INFO-FLOW: Workspace C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1 opened at Sun Dec 13 05:56:46 -0600 2020
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_clock -quiet -name default -uncertainty 0.5 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.121 sec.
Command     ap_source done; 0.121 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 1.907 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.116 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 2.451 sec.
Execute   set_part xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.215 sec.
Execute   create_clock -period 4 -name default 
Execute   config_sdx -target none 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'bnn.cc' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling bnn.cc as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       is_encrypted bnn.cc 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "bnn.cc"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.pp.0.cc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E bnn.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.pp.0.cc
Command       clang done; 1.107 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.pp.0.cc std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.972 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.pp.0.cc  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.pp.0.cc"  -o "C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.pp.0.cc -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/useless.bc
Command       clang done; 2.787 sec.
INFO-FLOW: Done: GCC PP time: 5.9 seconds per iteration
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.pp.0.cc std=gnu++98 -directive=C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.919 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.pp.0.cc std=gnu++98 -directive=C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.537 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.bnn.pp.0.cc.diag.yml C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.bnn.pp.0.cc.out.log 2> C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.bnn.pp.0.cc.err.log 
Command       ap_eval done; 1.465 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.pp.0.cc std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/tidy-3.1.bnn.pp.0.cc.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/tidy-3.1.bnn.pp.0.cc.out.log 2> C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/tidy-3.1.bnn.pp.0.cc.err.log 
Command         ap_eval done; 2.741 sec.
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/xilinx-legacy-rewriter.bnn.pp.0.cc.out.log 2> C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/xilinx-legacy-rewriter.bnn.pp.0.cc.err.log 
Command         ap_eval done; 1.285 sec.
Command       tidy_31 done; 4.237 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 7.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.pragma.1.cc std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.pragma.1.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.986 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.pragma.2.cc"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.pragma.2.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.bc
Command       clang done; 2.621 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bnn.g.bc -hls-opt -except-internalize FracNet -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.489 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 210.020 ; gain = 117.875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 210.020 ; gain = 117.875
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/a.pp.bc -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.116 sec.
Execute         llvm-ld C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.33 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top FracNet -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'FracNet' (bnn.cc:404).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'FracNet' (bnn.cc:402).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_pw' (./layer.h:160).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_pw' (./layer.h:158).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_pw' (./layer.h:150).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_pw' (./layer.h:148).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_pw' (./layer.h:146).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_pw' (./layer.h:136).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_pw' (./layer.h:134).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_pw' (./layer.h:132).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:93).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:91).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:81).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:79).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:77).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:67).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:65).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:63).
INFO: [XFORM 203-603] Inlining function 'to2bit' into 'bn_relu_sc_relu' (./layer.h:416).
INFO: [XFORM 203-603] Inlining function 'to2bit' into 'bn_relu_small' (./layer.h:301).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s1' into 'FracNet' (bnn.cc:478).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s1' into 'FracNet' (bnn.cc:632).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s1' into 'FracNet' (bnn.cc:786).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s1' into 'FracNet' (bnn.cc:940).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s1' into 'FracNet' (bnn.cc:1018).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s1' into 'FracNet' (bnn.cc:1096).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s1' into 'FracNet' (bnn.cc:1174).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s1' into 'FracNet' (bnn.cc:1253).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s1' into 'FracNet' (bnn.cc:1409).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:509).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:586).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:663).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:740).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:817).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:894).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:971).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:1049).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:1127).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:1206).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:1284).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:1362).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:1440).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s2' into 'FracNet' (bnn.cc:555).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s2' into 'FracNet' (bnn.cc:709).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s2' into 'FracNet' (bnn.cc:863).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s2' into 'FracNet' (bnn.cc:1331).
Command         transform done; 1.461 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 283.090 ; gain = 190.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'compute_engine_32_1' into 'pg_conv3x3_tile' (./pgconv.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_engine_32_1' into 'pg_conv1x1_tile' (./pgconv.h:205) automatically.
Command         transform done; 0.989 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ./layer.h:267: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.129 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 283.090 ; gain = 190.945
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/a.g.1.bc to C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_engine_32_1' (./pgconv.h:44:26).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (bnn.cc:62) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4.1.1' (bnn.cc:73) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5.1.1' (bnn.cc:236) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-27.1' (bnn.cc:235) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-28.1' (bnn.cc:72) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-29.1' (bnn.cc:235) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./layer.h:522) in function 'avgpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./pgconv.h:185) in function 'pg_conv1x1_tile' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (./layer.h:230) in function 'load_conv1x1_weights' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./layer.h:363) in function 'bn_relu_sc_relu' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./layer.h:259) in function 'load_shortcut' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./layer.h:292) in function 'bn_relu_small' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./pgconv.h:111) in function 'pg_conv3x3_tile' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (./layer.h:182) in function 'load_conv3x3_weights' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./pgconv.h:46) in function 'compute_engine_32_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./layer.h:31) in function 'FracNet' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./layer.h:31) in function 'FracNet' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (bnn.cc:62) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (bnn.cc:73) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (bnn.cc:236) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-27.1' (bnn.cc:235) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-28.1' (bnn.cc:72) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-29.1' (bnn.cc:235) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./layer.h:524) in function 'avgpool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./layer.h:530) in function 'avgpool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./pgconv.h:202) in function 'pg_conv1x1_tile' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./layer.h:233) in function 'load_conv1x1_weights' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./layer.h:31) in function 'load_layer_1D_weights_pw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./layer.h:31) in function 'load_layer_1D_weights_pw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./layer.h:31) in function 'load_layer_1D_weights_pw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (./layer.h:31) in function 'load_layer_1D_weights_pw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (./layer.h:31) in function 'load_layer_1D_weights_pw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (./layer.h:31) in function 'load_layer_1D_weights_pw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (./layer.h:31) in function 'load_layer_1D_weights_pw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (./layer.h:31) in function 'load_layer_1D_weights_pw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./layer.h:374) in function 'bn_relu_sc_relu' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./layer.h:379) in function 'bn_relu_sc_relu' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (./layer.h:387) in function 'bn_relu_sc_relu' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (./layer.h:392) in function 'bn_relu_sc_relu' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (./layer.h:399) in function 'bn_relu_sc_relu' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.6' (./layer.h:404) in function 'bn_relu_sc_relu' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.7' (./layer.h:409) in function 'bn_relu_sc_relu' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.8' (./layer.h:415) in function 'bn_relu_sc_relu' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./layer.h:262) in function 'load_shortcut' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./layer.h:294) in function 'bn_relu_small' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./pgconv.h:115) in function 'pg_conv3x3_tile' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./pgconv.h:128) in function 'pg_conv3x3_tile' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (./pgconv.h:138) in function 'pg_conv3x3_tile' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (./pgconv.h:141) in function 'pg_conv3x3_tile' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1.1' (./pgconv.h:142) in function 'pg_conv3x3_tile' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (./pgconv.h:155) in function 'pg_conv3x3_tile' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (./layer.h:186) in function 'load_conv3x3_weights' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'out_buf_sc.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_buf_all.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight3x3_tile_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight1x1_tile_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv3x3_0_threshold.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv3x3_1_weight.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv3x3_1_bias.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pw_0_threshold.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pw_1_weight.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pw_1_bias.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'relu1_shift_x.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'relu1_shift_y.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'relu1_weight.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'relu2_shift_x.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'relu2_shift_y.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'relu2_weight.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bn1_weight.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bn1_bias.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bn2_weight.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bn2_bias.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.V' (./layer.h:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_feature_t1.V' (./layer.h:347) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'msb_window_buffer.V' (./pgconv.h:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'msb_partial_out_feature.V' (./pgconv.h:106) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight3x3_tile_buffer.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'msb_window_buffer.V' (./pgconv.h:102) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight3x3_tile_buffer.V'  in dimension 3 completely.
Command         transform done; 163.034 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./pgconv.h:111:45) to (./pgconv.h:145:7) in function 'pg_conv3x3_tile'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./pgconv.h:185:43) to (./pgconv.h:185:35) in function 'pg_conv1x1_tile'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./layer.h:258:18) in function 'load_shortcut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:182:40) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:292:48) to (./layer.h:292:39) in function 'bn_relu_small'... converting 577 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:363:48) to (./layer.h:363:39) in function 'bn_relu_sc_relu'... converting 1601 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:522:38) to (./layer.h:522:30) in function 'avgpool'... converting 129 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:532:2) to (./layer.h:515:37) in function 'avgpool'... converting 129 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pg_conv1x1_tile' (./pgconv.h:165)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'load_layer_1D_weights_pw' (./layer.h:112)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'load_conv3x3_weights' (./layer.h:166)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_engine_32_1' (./pgconv.h:44:2)...31 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bn_relu_sc_relu' (./layer.h:310)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FracNet' (bnn.cc:281)...3 expression(s) balanced.
Command         transform done; 207.388 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:14 ; elapsed = 00:06:41 . Memory (MB): peak = 487.602 ; gain = 395.457
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Tile' (./pgconv.h:110:36) in function 'pg_conv3x3_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Tile' (./pgconv.h:184:33) in function 'pg_conv1x1_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./layer.h:258:18) in function 'load_shortcut'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./layer.h:181:19) in function 'load_conv3x3_weights'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./layer.h:180:16) in function 'load_conv3x3_weights'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./layer.h:291:18) in function 'bn_relu_small'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./layer.h:362:18) in function 'bn_relu_sc_relu'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./layer.h:521:19) in function 'avgpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (./layer.h:515:19) in function 'avgpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./layer.h:514:18) in function 'avgpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_GetImg' (bnn.cc:412:42) in function 'FracNet'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (bnn.cc:410:20) in function 'FracNet' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_Conv1' (bnn.cc:408:52) in function 'FracNet' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-631] Renaming function 'load_layer_1D_weights_pw' to 'load_layer_1D_weight' (./layer.h:30:1)
WARNING: [XFORM 203-631] Renaming function 'load_layer_1D_weights_conv' to 'load_layer_1D_weight.1' (./layer.h:30:1)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[2].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[1].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[5].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[15].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[6].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[4].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[3].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[7].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[9].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[11].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[12].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[13].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[8].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[14].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[10].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[0].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[20].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[17].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[31].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[22].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[26].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[16].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[18].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[19].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[21].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[30].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[28].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[25].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[23].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[27].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[29].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[24].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.11'.
INFO: [XFORM 203-811] Inferring bus burst read of length 2 on port 'BUS512' (./layer.h:30:50).
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'conv_weight_1x1_all.V' (./layer.h:232:54). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 3 on port 'conv_weight_3x3_all.V' (./layer.h:185:51). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'msb_outputs[0].V' (./pgconv.h:156:5)
INFO: [HLS 200-472] Inferring partial write operation for 'msb_line_buffer_0.V' (./pgconv.h:123:31)
INFO: [HLS 200-472] Inferring partial write operation for 'msb_line_buffer_1.V' (./pgconv.h:124:31)
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_all.V.0' (./pgconv.h:207:6)
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_sc.V.0' (./layer.h:532:29)
INFO: [HLS 200-472] Inferring partial write operation for 'feat_buf_all_0.V' (bnn.cc:418:7)
INFO: [HLS 200-472] Inferring partial write operation for 'feat_buf_all_0.V' (bnn.cc:420:7)
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_sc[0].V' (./layer.h:267:45)
INFO: [HLS 200-472] Inferring partial write operation for 'feat_buf_all_1.V.2' (./layer.h:302:72)
INFO: [HLS 200-472] Inferring partial write operation for 'feat_buf_all_0.V.2' (./layer.h:303:72)
INFO: [HLS 200-472] Inferring partial write operation for 'feat_buf_all_1.V' (./layer.h:417:36)
INFO: [HLS 200-472] Inferring partial write operation for 'feat_buf_all_0.V.4' (./layer.h:418:36)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'load_layer_1D_weight_1' is missing or was optimized away (bnn.cc:301:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'matmul32' is missing or was optimized away (bnn.cc:306:1)
Command         transform done; 430.075 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:13:23 ; elapsed = 00:13:51 . Memory (MB): peak = 1169.441 ; gain = 1077.297
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 804.569 sec.
Command     elaborate done; 827.369 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'FracNet' ...
Execute       ap_set_top_model FracNet 
WARNING: [SYN 201-103] Legalizing function name 'load_layer_1D_weight.1' to 'load_layer_1D_weight_1'.
Execute       get_model_list FracNet -filter all-wo-channel -topdown 
Execute       preproc_iomode -model FracNet 
Execute       preproc_iomode -model avgpool 
Execute       preproc_iomode -model pg_conv1x1_tile 
Execute       preproc_iomode -model load_conv1x1_weights 
Execute       preproc_iomode -model load_layer_1D_weight 
Execute       preproc_iomode -model bn_relu_sc_relu 
Execute       preproc_iomode -model load_shortcut 
Execute       preproc_iomode -model load_layer_1D_weight.1 
Execute       preproc_iomode -model bn_relu_small 
Execute       preproc_iomode -model pg_conv3x3_tile 
Execute       preproc_iomode -model compute_engine_32_1 
Execute       preproc_iomode -model load_conv3x3_weights 
Execute       get_model_list FracNet -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_conv3x3_weights compute_engine_32_1 pg_conv3x3_tile bn_relu_small load_layer_1D_weight.1 load_shortcut bn_relu_sc_relu load_layer_1D_weight load_conv1x1_weights pg_conv1x1_tile avgpool FracNet
INFO-FLOW: Configuring Module : load_conv3x3_weights ...
Execute       set_default_model load_conv3x3_weights 
Execute       apply_spec_resource_limit load_conv3x3_weights 
INFO-FLOW: Configuring Module : compute_engine_32_1 ...
Execute       set_default_model compute_engine_32_1 
Execute       apply_spec_resource_limit compute_engine_32_1 
INFO-FLOW: Configuring Module : pg_conv3x3_tile ...
Execute       set_default_model pg_conv3x3_tile 
Execute       apply_spec_resource_limit pg_conv3x3_tile 
INFO-FLOW: Configuring Module : bn_relu_small ...
Execute       set_default_model bn_relu_small 
Execute       apply_spec_resource_limit bn_relu_small 
INFO-FLOW: Configuring Module : load_layer_1D_weight.1 ...
Execute       set_default_model load_layer_1D_weight.1 
Execute       apply_spec_resource_limit load_layer_1D_weight.1 
INFO-FLOW: Configuring Module : load_shortcut ...
Execute       set_default_model load_shortcut 
Execute       apply_spec_resource_limit load_shortcut 
INFO-FLOW: Configuring Module : bn_relu_sc_relu ...
Execute       set_default_model bn_relu_sc_relu 
Execute       apply_spec_resource_limit bn_relu_sc_relu 
INFO-FLOW: Configuring Module : load_layer_1D_weight ...
Execute       set_default_model load_layer_1D_weight 
Execute       apply_spec_resource_limit load_layer_1D_weight 
INFO-FLOW: Configuring Module : load_conv1x1_weights ...
Execute       set_default_model load_conv1x1_weights 
Execute       apply_spec_resource_limit load_conv1x1_weights 
INFO-FLOW: Configuring Module : pg_conv1x1_tile ...
Execute       set_default_model pg_conv1x1_tile 
Execute       apply_spec_resource_limit pg_conv1x1_tile 
INFO-FLOW: Configuring Module : avgpool ...
Execute       set_default_model avgpool 
Execute       apply_spec_resource_limit avgpool 
INFO-FLOW: Configuring Module : FracNet ...
Execute       set_default_model FracNet 
Command       set_default_model done; 2.892 sec.
Execute       apply_spec_resource_limit FracNet 
INFO-FLOW: Model list for preprocess: load_conv3x3_weights compute_engine_32_1 pg_conv3x3_tile bn_relu_small load_layer_1D_weight.1 load_shortcut bn_relu_sc_relu load_layer_1D_weight load_conv1x1_weights pg_conv1x1_tile avgpool FracNet
INFO-FLOW: Preprocessing Module: load_conv3x3_weights ...
Execute       set_default_model load_conv3x3_weights 
Execute       cdfg_preprocess -model load_conv3x3_weights 
Command       cdfg_preprocess done; 0.195 sec.
Execute       rtl_gen_preprocess load_conv3x3_weights 
INFO-FLOW: Preprocessing Module: compute_engine_32_1 ...
Execute       set_default_model compute_engine_32_1 
Execute       cdfg_preprocess -model compute_engine_32_1 
Execute       rtl_gen_preprocess compute_engine_32_1 
INFO-FLOW: Preprocessing Module: pg_conv3x3_tile ...
Execute       set_default_model pg_conv3x3_tile 
Execute       cdfg_preprocess -model pg_conv3x3_tile 
Command       cdfg_preprocess done; 0.531 sec.
Execute       rtl_gen_preprocess pg_conv3x3_tile 
INFO-FLOW: Preprocessing Module: bn_relu_small ...
Execute       set_default_model bn_relu_small 
Execute       cdfg_preprocess -model bn_relu_small 
Execute       rtl_gen_preprocess bn_relu_small 
INFO-FLOW: Preprocessing Module: load_layer_1D_weight.1 ...
Execute       set_default_model load_layer_1D_weight.1 
Execute       cdfg_preprocess -model load_layer_1D_weight.1 
Execute       rtl_gen_preprocess load_layer_1D_weight.1 
INFO-FLOW: Preprocessing Module: load_shortcut ...
Execute       set_default_model load_shortcut 
Execute       cdfg_preprocess -model load_shortcut 
Execute       rtl_gen_preprocess load_shortcut 
INFO-FLOW: Preprocessing Module: bn_relu_sc_relu ...
Execute       set_default_model bn_relu_sc_relu 
Execute       cdfg_preprocess -model bn_relu_sc_relu 
Execute       rtl_gen_preprocess bn_relu_sc_relu 
INFO-FLOW: Preprocessing Module: load_layer_1D_weight ...
Execute       set_default_model load_layer_1D_weight 
Execute       cdfg_preprocess -model load_layer_1D_weight 
Execute       rtl_gen_preprocess load_layer_1D_weight 
INFO-FLOW: Preprocessing Module: load_conv1x1_weights ...
Execute       set_default_model load_conv1x1_weights 
Execute       cdfg_preprocess -model load_conv1x1_weights 
Execute       rtl_gen_preprocess load_conv1x1_weights 
INFO-FLOW: Preprocessing Module: pg_conv1x1_tile ...
Execute       set_default_model pg_conv1x1_tile 
Execute       cdfg_preprocess -model pg_conv1x1_tile 
Execute       rtl_gen_preprocess pg_conv1x1_tile 
INFO-FLOW: Preprocessing Module: avgpool ...
Execute       set_default_model avgpool 
Execute       cdfg_preprocess -model avgpool 
Execute       rtl_gen_preprocess avgpool 
INFO-FLOW: Preprocessing Module: FracNet ...
Execute       set_default_model FracNet 
Command       set_default_model done; 2.832 sec.
Execute       cdfg_preprocess -model FracNet 
Command       cdfg_preprocess done; 15.513 sec.
Execute       rtl_gen_preprocess FracNet 
INFO-FLOW: Model list for synthesis: load_conv3x3_weights compute_engine_32_1 pg_conv3x3_tile bn_relu_small load_layer_1D_weight.1 load_shortcut bn_relu_sc_relu load_layer_1D_weight load_conv1x1_weights pg_conv1x1_tile avgpool FracNet
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv3x3_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_conv3x3_weights 
Execute       schedule -model load_conv3x3_weights 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.88 sec.
INFO: [HLS 200-111]  Elapsed time: 854.725 seconds; current allocated memory: 1001.755 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv3x3_weights.verbose.sched.rpt 
Command       syn_report done; 2.651 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv3x3_weights.sched.adb -f 
Command       db_write done; 2.706 sec.
INFO-FLOW: Finish scheduling load_conv3x3_weights.
Execute       set_default_model load_conv3x3_weights 
Execute       bind -model load_conv3x3_weights 
BIND OPTION: model=load_conv3x3_weights
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.134 sec.
INFO: [HLS 200-111]  Elapsed time: 5.99 seconds; current allocated memory: 1004.179 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv3x3_weights.verbose.bind.rpt 
Command       syn_report done; 2.836 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv3x3_weights.bind.adb -f 
Command       db_write done; 2.692 sec.
INFO-FLOW: Finish binding load_conv3x3_weights.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_engine_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_engine_32_1 
Execute       schedule -model compute_engine_32_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_engine_32_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.125 sec.
INFO: [HLS 200-111]  Elapsed time: 6.183 seconds; current allocated memory: 1004.866 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/compute_engine_32_1.verbose.sched.rpt 
Command       syn_report done; 0.599 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/compute_engine_32_1.sched.adb -f 
Command       db_write done; 0.572 sec.
INFO-FLOW: Finish scheduling compute_engine_32_1.
Execute       set_default_model compute_engine_32_1 
Execute       bind -model compute_engine_32_1 
BIND OPTION: model=compute_engine_32_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.736 seconds; current allocated memory: 1005.462 MB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/compute_engine_32_1.verbose.bind.rpt 
Command       syn_report done; 0.773 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/compute_engine_32_1.bind.adb -f 
Command       db_write done; 0.551 sec.
INFO-FLOW: Finish binding compute_engine_32_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pg_conv3x3_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pg_conv3x3_tile 
Execute       schedule -model pg_conv3x3_tile 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Tile_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 15.253 sec.
INFO: [HLS 200-111]  Elapsed time: 17.134 seconds; current allocated memory: 1.011 GB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv3x3_tile.verbose.sched.rpt 
Command       syn_report done; 9.927 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv3x3_tile.sched.adb -f 
Command       db_write done; 9.405 sec.
INFO-FLOW: Finish scheduling pg_conv3x3_tile.
Execute       set_default_model pg_conv3x3_tile 
Execute       bind -model pg_conv3x3_tile 
BIND OPTION: model=pg_conv3x3_tile
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 17.061 sec.
INFO: [HLS 200-111]  Elapsed time: 36.942 seconds; current allocated memory: 1.041 GB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv3x3_tile.verbose.bind.rpt 
Command       syn_report done; 58.692 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv3x3_tile.bind.adb -f 
Command       db_write done; 11.991 sec.
INFO-FLOW: Finish binding pg_conv3x3_tile.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bn_relu_small' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bn_relu_small 
Execute       schedule -model bn_relu_small 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.326 sec.
INFO: [HLS 200-111]  Elapsed time: 73.594 seconds; current allocated memory: 1.073 GB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_small.verbose.sched.rpt 
Command       syn_report done; 10.113 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_small.sched.adb -f 
Command       db_write done; 8.214 sec.
INFO-FLOW: Finish scheduling bn_relu_small.
Execute       set_default_model bn_relu_small 
Execute       bind -model bn_relu_small 
BIND OPTION: model=bn_relu_small
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.036 sec.
INFO: [HLS 200-111]  Elapsed time: 20.942 seconds; current allocated memory: 1.085 GB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_small.verbose.bind.rpt 
Command       syn_report done; 13.837 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_small.bind.adb -f 
Command       db_write done; 8.077 sec.
INFO-FLOW: Finish binding bn_relu_small.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_layer_1D_weight_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_layer_1D_weight.1 
Execute       schedule -model load_layer_1D_weight.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.188 sec.
INFO: [HLS 200-111]  Elapsed time: 22.677 seconds; current allocated memory: 1.089 GB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight_1.verbose.sched.rpt 
Command       syn_report done; 1.629 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight_1.sched.adb -f 
Command       db_write done; 1.577 sec.
INFO-FLOW: Finish scheduling load_layer_1D_weight.1.
Execute       set_default_model load_layer_1D_weight.1 
Execute       bind -model load_layer_1D_weight.1 
BIND OPTION: model=load_layer_1D_weight.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111]  Elapsed time: 3.919 seconds; current allocated memory: 1.092 GB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight_1.verbose.bind.rpt 
Command       syn_report done; 1.629 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight_1.bind.adb -f 
Command       db_write done; 1.598 sec.
INFO-FLOW: Finish binding load_layer_1D_weight.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_shortcut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_shortcut 
Execute       schedule -model load_shortcut 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 4.068 seconds; current allocated memory: 1.092 GB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_shortcut.verbose.sched.rpt 
Command       syn_report done; 0.44 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_shortcut.sched.adb -f 
Command       db_write done; 0.334 sec.
INFO-FLOW: Finish scheduling load_shortcut.
Execute       set_default_model load_shortcut 
Execute       bind -model load_shortcut 
BIND OPTION: model=load_shortcut
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.423 seconds; current allocated memory: 1.093 GB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_shortcut.verbose.bind.rpt 
Command       syn_report done; 0.453 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_shortcut.bind.adb -f 
Command       db_write done; 0.321 sec.
INFO-FLOW: Finish binding load_shortcut.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bn_relu_sc_relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bn_relu_sc_relu 
Execute       schedule -model bn_relu_sc_relu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 28.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 9.874 sec.
INFO: [HLS 200-111]  Elapsed time: 11.258 seconds; current allocated memory: 1.120 GB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_sc_relu.verbose.sched.rpt 
Command       syn_report done; 29.148 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_sc_relu.sched.adb -f 
Command       db_write done; 27.154 sec.
INFO-FLOW: Finish scheduling bn_relu_sc_relu.
Execute       set_default_model bn_relu_sc_relu 
Execute       bind -model bn_relu_sc_relu 
BIND OPTION: model=bn_relu_sc_relu
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 9.605 sec.
INFO: [HLS 200-111]  Elapsed time: 66.554 seconds; current allocated memory: 1.173 GB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_sc_relu.verbose.bind.rpt 
Command       syn_report done; 47.468 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_sc_relu.bind.adb -f 
Command       db_write done; 26.618 sec.
INFO-FLOW: Finish binding bn_relu_sc_relu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_layer_1D_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_layer_1D_weight 
Execute       schedule -model load_layer_1D_weight 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.183 sec.
INFO: [HLS 200-111]  Elapsed time: 74.936 seconds; current allocated memory: 1.183 GB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight.verbose.sched.rpt 
Command       syn_report done; 1.584 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight.sched.adb -f 
Command       db_write done; 1.671 sec.
INFO-FLOW: Finish scheduling load_layer_1D_weight.
Execute       set_default_model load_layer_1D_weight 
Execute       bind -model load_layer_1D_weight 
BIND OPTION: model=load_layer_1D_weight
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.106 sec.
INFO: [HLS 200-111]  Elapsed time: 4.027 seconds; current allocated memory: 1.185 GB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight.verbose.bind.rpt 
Command       syn_report done; 1.67 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight.bind.adb -f 
Command       db_write done; 1.612 sec.
INFO-FLOW: Finish binding load_layer_1D_weight.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv1x1_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_conv1x1_weights 
Execute       schedule -model load_conv1x1_weights 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.137 sec.
INFO: [HLS 200-111]  Elapsed time: 4.093 seconds; current allocated memory: 1.185 GB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv1x1_weights.verbose.sched.rpt 
Command       syn_report done; 0.527 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv1x1_weights.sched.adb -f 
Command       db_write done; 0.476 sec.
INFO-FLOW: Finish scheduling load_conv1x1_weights.
Execute       set_default_model load_conv1x1_weights 
Execute       bind -model load_conv1x1_weights 
BIND OPTION: model=load_conv1x1_weights
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.733 seconds; current allocated memory: 1.186 GB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv1x1_weights.verbose.bind.rpt 
Command       syn_report done; 0.621 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv1x1_weights.bind.adb -f 
Command       db_write done; 0.472 sec.
INFO-FLOW: Finish binding load_conv1x1_weights.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pg_conv1x1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pg_conv1x1_tile 
Execute       schedule -model pg_conv1x1_tile 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Tile_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.68 sec.
INFO: [HLS 200-111]  Elapsed time: 2.429 seconds; current allocated memory: 1.187 GB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv1x1_tile.verbose.sched.rpt 
Command       syn_report done; 1.326 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv1x1_tile.sched.adb -f 
Command       db_write done; 1.097 sec.
INFO-FLOW: Finish scheduling pg_conv1x1_tile.
Execute       set_default_model pg_conv1x1_tile 
Execute       bind -model pg_conv1x1_tile 
BIND OPTION: model=pg_conv1x1_tile
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.822 sec.
INFO: [HLS 200-111]  Elapsed time: 4.874 seconds; current allocated memory: 1.189 GB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv1x1_tile.verbose.bind.rpt 
Command       syn_report done; 6.501 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv1x1_tile.bind.adb -f 
Command       db_write done; 1.127 sec.
INFO-FLOW: Finish binding pg_conv1x1_tile.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'avgpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model avgpool 
Execute       schedule -model avgpool 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.346 sec.
INFO: [HLS 200-111]  Elapsed time: 9.62 seconds; current allocated memory: 1.197 GB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/avgpool.verbose.sched.rpt 
Command       syn_report done; 5.499 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/avgpool.sched.adb -f 
Command       db_write done; 4.785 sec.
INFO-FLOW: Finish scheduling avgpool.
Execute       set_default_model avgpool 
Execute       bind -model avgpool 
BIND OPTION: model=avgpool
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.185 sec.
INFO: [HLS 200-111]  Elapsed time: 12.154 seconds; current allocated memory: 1.204 GB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/avgpool.verbose.bind.rpt 
Command       syn_report done; 8.906 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/avgpool.bind.adb -f 
Command       db_write done; 6.23 sec.
INFO-FLOW: Finish binding avgpool.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FracNet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FracNet 
Command       set_default_model done; 2.704 sec.
Execute       schedule -model FracNet 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_GetImg_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 19.33 sec.
INFO: [HLS 200-111]  Elapsed time: 37.912 seconds; current allocated memory: 1.266 GB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.verbose.sched.rpt 
Command       syn_report done; 63.96 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.sched.adb -f 
Command       db_write done; 67.099 sec.
INFO-FLOW: Finish scheduling FracNet.
Execute       set_default_model FracNet 
Command       set_default_model done; 2.284 sec.
Execute       bind -model FracNet 
BIND OPTION: model=FracNet
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.9844ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation ('call_ln424', bnn.cc:424) to 'load_conv3x3_weights' (4.98 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 131.315 sec.
INFO: [HLS 200-111]  Elapsed time: 265.474 seconds; current allocated memory: 1.363 GB.
Execute       syn_report -verbosereport -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.verbose.bind.rpt 
Command       syn_report done; 150.609 sec.
Execute       db_write -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.bind.adb -f 
Command       db_write done; 64.765 sec.
INFO-FLOW: Finish binding FracNet.
Execute       get_model_list FracNet -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess load_conv3x3_weights 
Execute       rtl_gen_preprocess compute_engine_32_1 
Execute       rtl_gen_preprocess pg_conv3x3_tile 
Execute       rtl_gen_preprocess bn_relu_small 
Execute       rtl_gen_preprocess load_layer_1D_weight.1 
Execute       rtl_gen_preprocess load_shortcut 
Execute       rtl_gen_preprocess bn_relu_sc_relu 
Execute       rtl_gen_preprocess load_layer_1D_weight 
Execute       rtl_gen_preprocess load_conv1x1_weights 
Execute       rtl_gen_preprocess pg_conv1x1_tile 
Execute       rtl_gen_preprocess avgpool 
Execute       rtl_gen_preprocess FracNet 
INFO-FLOW: Model list for RTL generation: load_conv3x3_weights compute_engine_32_1 pg_conv3x3_tile bn_relu_small load_layer_1D_weight.1 load_shortcut bn_relu_sc_relu load_layer_1D_weight load_conv1x1_weights pg_conv1x1_tile avgpool FracNet
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv3x3_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_conv3x3_weights -vendor xilinx -mg_file C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv3x3_weights.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'FracNet_urem_5ns_3ns_5_9_1' to 'FracNet_urem_5ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_6ns_7ns_6ns_11_1_1' to 'FracNet_mac_muladcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_urem_5ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv3x3_weights'.
Command       create_rtl_model done; 0.216 sec.
INFO: [HLS 200-111]  Elapsed time: 216.569 seconds; current allocated memory: 1.404 GB.
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_conv3x3_weights -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/systemc/load_conv3x3_weights -synmodules load_conv3x3_weights compute_engine_32_1 pg_conv3x3_tile bn_relu_small load_layer_1D_weight.1 load_shortcut bn_relu_sc_relu load_layer_1D_weight load_conv1x1_weights pg_conv1x1_tile avgpool FracNet 
Execute       gen_rtl load_conv3x3_weights -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/vhdl/load_conv3x3_weights 
Execute       gen_rtl load_conv3x3_weights -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/verilog/load_conv3x3_weights 
Execute       syn_report -csynth -model load_conv3x3_weights -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/load_conv3x3_weights_csynth.rpt 
Command       syn_report done; 0.248 sec.
Execute       syn_report -rtlxml -model load_conv3x3_weights -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/load_conv3x3_weights_csynth.xml 
Command       syn_report done; 0.117 sec.
Execute       syn_report -verbosereport -model load_conv3x3_weights -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv3x3_weights.verbose.rpt 
Command       syn_report done; 2.654 sec.
Execute       db_write -model load_conv3x3_weights -f -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv3x3_weights.adb 
Command       db_write done; 2.607 sec.
Execute       gen_tb_info load_conv3x3_weights -p C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv3x3_weights 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_engine_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_engine_32_1 -vendor xilinx -mg_file C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/compute_engine_32_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_engine_32_1'.
INFO: [HLS 200-111]  Elapsed time: 10.977 seconds; current allocated memory: 1.407 GB.
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_engine_32_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/systemc/compute_engine_32_1 -synmodules load_conv3x3_weights compute_engine_32_1 pg_conv3x3_tile bn_relu_small load_layer_1D_weight.1 load_shortcut bn_relu_sc_relu load_layer_1D_weight load_conv1x1_weights pg_conv1x1_tile avgpool FracNet 
Execute       gen_rtl compute_engine_32_1 -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/vhdl/compute_engine_32_1 
Execute       gen_rtl compute_engine_32_1 -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/verilog/compute_engine_32_1 
Execute       syn_report -csynth -model compute_engine_32_1 -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/compute_engine_32_1_csynth.rpt 
Command       syn_report done; 0.106 sec.
Execute       syn_report -rtlxml -model compute_engine_32_1 -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/compute_engine_32_1_csynth.xml 
Execute       syn_report -verbosereport -model compute_engine_32_1 -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/compute_engine_32_1.verbose.rpt 
Command       syn_report done; 0.761 sec.
Execute       db_write -model compute_engine_32_1 -f -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/compute_engine_32_1.adb 
Command       db_write done; 0.584 sec.
Execute       gen_tb_info compute_engine_32_1 -p C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/compute_engine_32_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pg_conv3x3_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pg_conv3x3_tile -vendor xilinx -mg_file C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv3x3_tile.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pg_conv3x3_tile_msb_line_buffer_0_V' to 'pg_conv3x3_tile_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pg_conv3x3_tile_msb_line_buffer_1_V' to 'pg_conv3x3_tile_meOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_4ns_8ns_11ns_12_1_1' to 'FracNet_mac_muladfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_8ns_14s_8ns_22_1_1' to 'FracNet_mac_muladg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pg_conv3x3_tile'.
Command       create_rtl_model done; 7.189 sec.
INFO: [HLS 200-111]  Elapsed time: 10.571 seconds; current allocated memory: 1.432 GB.
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl pg_conv3x3_tile -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/systemc/pg_conv3x3_tile -synmodules load_conv3x3_weights compute_engine_32_1 pg_conv3x3_tile bn_relu_small load_layer_1D_weight.1 load_shortcut bn_relu_sc_relu load_layer_1D_weight load_conv1x1_weights pg_conv1x1_tile avgpool FracNet 
Execute       gen_rtl pg_conv3x3_tile -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/vhdl/pg_conv3x3_tile 
Execute       gen_rtl pg_conv3x3_tile -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/verilog/pg_conv3x3_tile 
Execute       syn_report -csynth -model pg_conv3x3_tile -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/pg_conv3x3_tile_csynth.rpt 
Command       syn_report done; 2.709 sec.
Execute       syn_report -rtlxml -model pg_conv3x3_tile -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/pg_conv3x3_tile_csynth.xml 
Command       syn_report done; 1.297 sec.
Execute       syn_report -verbosereport -model pg_conv3x3_tile -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv3x3_tile.verbose.rpt 
Command       syn_report done; 60.698 sec.
Execute       db_write -model pg_conv3x3_tile -f -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv3x3_tile.adb 
Command       db_write done; 16.088 sec.
Execute       gen_tb_info pg_conv3x3_tile -p C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv3x3_tile 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bn_relu_small' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bn_relu_small -vendor xilinx -mg_file C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_small.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_9ns_32s_40_2_1' to 'FracNet_mul_9ns_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_8ns_32s_32_2_1' to 'FracNet_mul_8ns_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_9ns_4s_10ns_12_1_1' to 'FracNet_mac_muladjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_mul_16s_16s_32_1_1' to 'FracNet_mul_mul_1kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_8ns_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_9ns_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_mul_1kbM': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bn_relu_small'.
Command       create_rtl_model done; 0.889 sec.
INFO: [HLS 200-111]  Elapsed time: 98.907 seconds; current allocated memory: 1.485 GB.
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl bn_relu_small -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/systemc/bn_relu_small -synmodules load_conv3x3_weights compute_engine_32_1 pg_conv3x3_tile bn_relu_small load_layer_1D_weight.1 load_shortcut bn_relu_sc_relu load_layer_1D_weight load_conv1x1_weights pg_conv1x1_tile avgpool FracNet 
Execute       gen_rtl bn_relu_small -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/vhdl/bn_relu_small 
Execute       gen_rtl bn_relu_small -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/verilog/bn_relu_small 
Execute       syn_report -csynth -model bn_relu_small -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/bn_relu_small_csynth.rpt 
Command       syn_report done; 3.143 sec.
Execute       syn_report -rtlxml -model bn_relu_small -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/bn_relu_small_csynth.xml 
Command       syn_report done; 1.56 sec.
Execute       syn_report -verbosereport -model bn_relu_small -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_small.verbose.rpt 
Command       syn_report done; 15.987 sec.
Execute       db_write -model bn_relu_small -f -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_small.adb 
Command       db_write done; 12.345 sec.
Execute       gen_tb_info bn_relu_small -p C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_small 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_layer_1D_weight_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_layer_1D_weight.1 -vendor xilinx -mg_file C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_layer_1D_weight_1'.
Command       create_rtl_model done; 5.262 sec.
INFO: [HLS 200-111]  Elapsed time: 55.225 seconds; current allocated memory: 1.640 GB.
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_layer_1D_weight.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/systemc/load_layer_1D_weight_1 -synmodules load_conv3x3_weights compute_engine_32_1 pg_conv3x3_tile bn_relu_small load_layer_1D_weight.1 load_shortcut bn_relu_sc_relu load_layer_1D_weight load_conv1x1_weights pg_conv1x1_tile avgpool FracNet 
Execute       gen_rtl load_layer_1D_weight.1 -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/vhdl/load_layer_1D_weight_1 
Execute       gen_rtl load_layer_1D_weight.1 -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/verilog/load_layer_1D_weight_1 
Execute       syn_report -csynth -model load_layer_1D_weight.1 -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/load_layer_1D_weight_1_csynth.rpt 
Execute       syn_report -rtlxml -model load_layer_1D_weight.1 -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/load_layer_1D_weight_1_csynth.xml 
Execute       syn_report -verbosereport -model load_layer_1D_weight.1 -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight_1.verbose.rpt 
Command       syn_report done; 1.508 sec.
Execute       db_write -model load_layer_1D_weight.1 -f -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight_1.adb 
Command       db_write done; 1.976 sec.
Execute       gen_tb_info load_layer_1D_weight.1 -p C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_shortcut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_shortcut -vendor xilinx -mg_file C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_shortcut.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_29s_9ns_36_2_1' to 'FracNet_mul_29s_9lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_9ns_36s_44_2_1' to 'FracNet_mul_9ns_3mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_8ns_4ns_7ns_11_1_1' to 'FracNet_mac_muladncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_29s_9lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_9ns_3mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_shortcut'.
INFO: [HLS 200-111]  Elapsed time: 7.236 seconds; current allocated memory: 1.638 GB.
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_shortcut -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/systemc/load_shortcut -synmodules load_conv3x3_weights compute_engine_32_1 pg_conv3x3_tile bn_relu_small load_layer_1D_weight.1 load_shortcut bn_relu_sc_relu load_layer_1D_weight load_conv1x1_weights pg_conv1x1_tile avgpool FracNet 
Execute       gen_rtl load_shortcut -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/vhdl/load_shortcut 
Execute       gen_rtl load_shortcut -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/verilog/load_shortcut 
Execute       syn_report -csynth -model load_shortcut -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/load_shortcut_csynth.rpt 
Execute       syn_report -rtlxml -model load_shortcut -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/load_shortcut_csynth.xml 
Execute       syn_report -verbosereport -model load_shortcut -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_shortcut.verbose.rpt 
Command       syn_report done; 0.568 sec.
Execute       db_write -model load_shortcut -f -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_shortcut.adb 
Command       db_write done; 1.034 sec.
Execute       gen_tb_info load_shortcut -p C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_shortcut 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bn_relu_sc_relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bn_relu_sc_relu -vendor xilinx -mg_file C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_sc_relu.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'FracNet_sdiv_32ns_5ns_32_36_seq_1' to 'FracNet_sdiv_32nsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_udiv_4ns_4ns_4_8_seq_1' to 'FracNet_udiv_4ns_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_32s_8ns_32_2_1' to 'FracNet_mul_32s_8qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_7ns_32s_32_2_1' to 'FracNet_mul_7ns_3rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_9ns_33s_40_2_1' to 'FracNet_mul_9ns_3sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_6ns_7ns_32ns_32_1_1' to 'FracNet_mac_muladtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_4ns_4ns_3ns_5_1_1' to 'FracNet_mac_muladudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_4ns_7ns_1ns_8_1_1' to 'FracNet_mac_muladvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_7ns_5ns_8ns_12_1_1' to 'FracNet_mac_muladwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_mul_12ns_16s_28_1_1' to 'FracNet_mul_mul_1xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_mul_11ns_16s_27_1_1' to 'FracNet_mul_mul_1yd2' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bn_relu_sc_relu' is 9451 from HDL expression: (1'b1 == ap_CS_fsm_state37)
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladtde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_32s_8qcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_7ns_3rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_9ns_3sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_mul_1kbM': 96 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_mul_1xdS': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_mul_1yd2': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_sdiv_32nsocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_udiv_4ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bn_relu_sc_relu'.
Command       create_rtl_model done; 3.066 sec.
INFO: [HLS 200-111]  Elapsed time: 6.524 seconds; current allocated memory: 1.710 GB.
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl bn_relu_sc_relu -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/systemc/bn_relu_sc_relu -synmodules load_conv3x3_weights compute_engine_32_1 pg_conv3x3_tile bn_relu_small load_layer_1D_weight.1 load_shortcut bn_relu_sc_relu load_layer_1D_weight load_conv1x1_weights pg_conv1x1_tile avgpool FracNet 
Command       gen_rtl done; 0.21 sec.
Execute       gen_rtl bn_relu_sc_relu -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/vhdl/bn_relu_sc_relu 
Command       gen_rtl done; 0.11 sec.
Execute       gen_rtl bn_relu_sc_relu -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/verilog/bn_relu_sc_relu 
Command       gen_rtl done; 0.132 sec.
Execute       syn_report -csynth -model bn_relu_sc_relu -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/bn_relu_sc_relu_csynth.rpt 
Command       syn_report done; 10.19 sec.
Execute       syn_report -rtlxml -model bn_relu_sc_relu -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/bn_relu_sc_relu_csynth.xml 
Command       syn_report done; 4.931 sec.
Execute       syn_report -verbosereport -model bn_relu_sc_relu -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_sc_relu.verbose.rpt 
Command       syn_report done; 51.359 sec.
Execute       db_write -model bn_relu_sc_relu -f -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_sc_relu.adb 
Command       db_write done; 45.97 sec.
Execute       gen_tb_info bn_relu_sc_relu -p C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_sc_relu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_layer_1D_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_layer_1D_weight -vendor xilinx -mg_file C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_layer_1D_weight'.
Command       create_rtl_model done; 5.117 sec.
INFO: [HLS 200-111]  Elapsed time: 170.863 seconds; current allocated memory: 1.891 GB.
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_layer_1D_weight -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/systemc/load_layer_1D_weight -synmodules load_conv3x3_weights compute_engine_32_1 pg_conv3x3_tile bn_relu_small load_layer_1D_weight.1 load_shortcut bn_relu_sc_relu load_layer_1D_weight load_conv1x1_weights pg_conv1x1_tile avgpool FracNet 
Execute       gen_rtl load_layer_1D_weight -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/vhdl/load_layer_1D_weight 
Execute       gen_rtl load_layer_1D_weight -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/verilog/load_layer_1D_weight 
Execute       syn_report -csynth -model load_layer_1D_weight -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/load_layer_1D_weight_csynth.rpt 
Execute       syn_report -rtlxml -model load_layer_1D_weight -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/load_layer_1D_weight_csynth.xml 
Execute       syn_report -verbosereport -model load_layer_1D_weight -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight.verbose.rpt 
Command       syn_report done; 1.791 sec.
Execute       db_write -model load_layer_1D_weight -f -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight.adb 
Command       db_write done; 3.124 sec.
Execute       gen_tb_info load_layer_1D_weight -p C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv1x1_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_conv1x1_weights -vendor xilinx -mg_file C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv1x1_weights.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv1x1_weights'.
Command       create_rtl_model done; 0.148 sec.
INFO: [HLS 200-111]  Elapsed time: 8.96 seconds; current allocated memory: 1.891 GB.
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_conv1x1_weights -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/systemc/load_conv1x1_weights -synmodules load_conv3x3_weights compute_engine_32_1 pg_conv3x3_tile bn_relu_small load_layer_1D_weight.1 load_shortcut bn_relu_sc_relu load_layer_1D_weight load_conv1x1_weights pg_conv1x1_tile avgpool FracNet 
Execute       gen_rtl load_conv1x1_weights -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/vhdl/load_conv1x1_weights 
Execute       gen_rtl load_conv1x1_weights -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/verilog/load_conv1x1_weights 
Execute       syn_report -csynth -model load_conv1x1_weights -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/load_conv1x1_weights_csynth.rpt 
Execute       syn_report -rtlxml -model load_conv1x1_weights -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/load_conv1x1_weights_csynth.xml 
Execute       syn_report -verbosereport -model load_conv1x1_weights -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv1x1_weights.verbose.rpt 
Command       syn_report done; 0.598 sec.
Execute       db_write -model load_conv1x1_weights -f -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv1x1_weights.adb 
Command       db_write done; 1.989 sec.
Execute       gen_tb_info load_conv1x1_weights -p C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv1x1_weights 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pg_conv1x1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pg_conv1x1_tile -vendor xilinx -mg_file C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv1x1_tile.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_8ns_13s_15ns_20_1_1' to 'FracNet_mac_muladzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_ama_addmuladd_3ns_3ns_7ns_11ns_11_1_1' to 'FracNet_ama_addmuAem' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_ama_addmuAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladzec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pg_conv1x1_tile'.
Command       create_rtl_model done; 0.207 sec.
INFO: [HLS 200-111]  Elapsed time: 4.915 seconds; current allocated memory: 1.894 GB.
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl pg_conv1x1_tile -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/systemc/pg_conv1x1_tile -synmodules load_conv3x3_weights compute_engine_32_1 pg_conv3x3_tile bn_relu_small load_layer_1D_weight.1 load_shortcut bn_relu_sc_relu load_layer_1D_weight load_conv1x1_weights pg_conv1x1_tile avgpool FracNet 
Execute       gen_rtl pg_conv1x1_tile -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/vhdl/pg_conv1x1_tile 
Execute       gen_rtl pg_conv1x1_tile -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/verilog/pg_conv1x1_tile 
Execute       syn_report -csynth -model pg_conv1x1_tile -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/pg_conv1x1_tile_csynth.rpt 
Command       syn_report done; 0.177 sec.
Execute       syn_report -rtlxml -model pg_conv1x1_tile -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/pg_conv1x1_tile_csynth.xml 
Execute       syn_report -verbosereport -model pg_conv1x1_tile -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv1x1_tile.verbose.rpt 
Command       syn_report done; 6.503 sec.
Execute       db_write -model pg_conv1x1_tile -f -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv1x1_tile.adb 
Command       db_write done; 3.288 sec.
Execute       gen_tb_info pg_conv1x1_tile -p C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv1x1_tile 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'avgpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model avgpool -vendor xilinx -mg_file C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/avgpool.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_8ns_5s_7ns_11_1_1' to 'FracNet_mac_muladBew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'avgpool'.
Command       create_rtl_model done; 0.465 sec.
INFO: [HLS 200-111]  Elapsed time: 13.341 seconds; current allocated memory: 1.910 GB.
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl avgpool -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/systemc/avgpool -synmodules load_conv3x3_weights compute_engine_32_1 pg_conv3x3_tile bn_relu_small load_layer_1D_weight.1 load_shortcut bn_relu_sc_relu load_layer_1D_weight load_conv1x1_weights pg_conv1x1_tile avgpool FracNet 
Execute       gen_rtl avgpool -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/vhdl/avgpool 
Execute       gen_rtl avgpool -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/verilog/avgpool 
Execute       syn_report -csynth -model avgpool -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/avgpool_csynth.rpt 
Command       syn_report done; 1.69 sec.
Execute       syn_report -rtlxml -model avgpool -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/avgpool_csynth.xml 
Command       syn_report done; 0.855 sec.
Execute       syn_report -verbosereport -model avgpool -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/avgpool.verbose.rpt 
Command       syn_report done; 11.036 sec.
Execute       db_write -model avgpool -f -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/avgpool.adb 
Command       db_write done; 10.678 sec.
Execute       gen_tb_info avgpool -p C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/avgpool 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FracNet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FracNet -vendor xilinx -mg_file C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/BUS32' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/BUS512' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/DDR512' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/image_thermo_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/conv_weight_3x3_all_new_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/conv_weight_1x1_all_new_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/weights_all_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/DDR_buf_pack_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FracNet' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FracNet_feat_buf_all_0_V' to 'FracNet_feat_buf_CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_395' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_396' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_397' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_398' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_399' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_400' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_401' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_402' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_403' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_391' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_392' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_393' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_394' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_404' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_405' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_406' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_407' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_408' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_409' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_410' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_411' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_412' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_413' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_414' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_415' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_416' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_417' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_418' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_419' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_420' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_421' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_422' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_423' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_424' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_425' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_426' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_427' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_428' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_429' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_430' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_431' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_432' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_433' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_434' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_435' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_436' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_437' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_438' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_439' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_440' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_441' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_442' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_445' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_446' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_447' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_448' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_449' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_450' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_451' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_452' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_453' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_454' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_455' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_456' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_457' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_458' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_459' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_460' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_461' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_462' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_463' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_464' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_465' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_466' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_467' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_468' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_469' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_470' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_471' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_472' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_473' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_474' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_54' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_0' to 'FracNet_out_buf_aDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_1' to 'FracNet_out_buf_aEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_2' to 'FracNet_out_buf_aFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_3' to 'FracNet_out_buf_aGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_4' to 'FracNet_out_buf_aHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_5' to 'FracNet_out_buf_aIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_6' to 'FracNet_out_buf_aJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_7' to 'FracNet_out_buf_aKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_8' to 'FracNet_out_buf_aLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_9' to 'FracNet_out_buf_aMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_10' to 'FracNet_out_buf_aNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_11' to 'FracNet_out_buf_aOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_12' to 'FracNet_out_buf_aPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_13' to 'FracNet_out_buf_aQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_14' to 'FracNet_out_buf_aRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_15' to 'FracNet_out_buf_aShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_16' to 'FracNet_out_buf_aThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_17' to 'FracNet_out_buf_aUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_18' to 'FracNet_out_buf_aVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_19' to 'FracNet_out_buf_aWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_20' to 'FracNet_out_buf_aXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_21' to 'FracNet_out_buf_aYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_22' to 'FracNet_out_buf_aZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_23' to 'FracNet_out_buf_a0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_24' to 'FracNet_out_buf_a1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_25' to 'FracNet_out_buf_a2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_26' to 'FracNet_out_buf_a3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_27' to 'FracNet_out_buf_a4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_28' to 'FracNet_out_buf_a5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_29' to 'FracNet_out_buf_a6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_30' to 'FracNet_out_buf_a7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_31' to 'FracNet_out_buf_a8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_feat_buf_all_1_V' to 'FracNet_feat_buf_9j0' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_0' to 'FracNet_out_buf_sbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_1' to 'FracNet_out_buf_sbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_2' to 'FracNet_out_buf_sbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_3' to 'FracNet_out_buf_sbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_4' to 'FracNet_out_buf_sbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_5' to 'FracNet_out_buf_sbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_6' to 'FracNet_out_buf_sbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_7' to 'FracNet_out_buf_sbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_8' to 'FracNet_out_buf_sbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_9' to 'FracNet_out_buf_sbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_10' to 'FracNet_out_buf_sbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_11' to 'FracNet_out_buf_sbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_12' to 'FracNet_out_buf_sbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_13' to 'FracNet_out_buf_sbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_14' to 'FracNet_out_buf_sbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_15' to 'FracNet_out_buf_sbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_16' to 'FracNet_out_buf_sbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_17' to 'FracNet_out_buf_sbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_18' to 'FracNet_out_buf_sbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_19' to 'FracNet_out_buf_sbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_20' to 'FracNet_out_buf_sbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_21' to 'FracNet_out_buf_sbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_22' to 'FracNet_out_buf_sbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_23' to 'FracNet_out_buf_sbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_24' to 'FracNet_out_buf_sbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_25' to 'FracNet_out_buf_sbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_26' to 'FracNet_out_buf_sbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_27' to 'FracNet_out_buf_sbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_28' to 'FracNet_out_buf_sbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_29' to 'FracNet_out_buf_sbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_30' to 'FracNet_out_buf_sbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_31' to 'FracNet_out_buf_sbFp' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_6' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'image_thermo_V', 'conv_weight_3x3_all_new_V', 'conv_weight_1x1_all_new_V', 'weights_all_V' and 'DDR_buf_pack_V' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_10s_9ns_8ns_17_1_1' to 'FracNet_mac_muladbGp' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'FracNet' is 9217 from HDL expression: ((1'b1 == ap_CS_fsm_state341) | (1'b1 == ap_CS_fsm_state339) | (1'b1 == ap_CS_fsm_state316) | (1'b1 == ap_CS_fsm_state314) | (1'b1 == ap_CS_fsm_state291) | (1'b1 == ap_CS_fsm_state289) | (1'b1 == ap_CS_fsm_state266) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state241) | (1'b1 == ap_CS_fsm_state239) | (1'b1 == ap_CS_fsm_state216) | (1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state191) | (1'b1 == ap_CS_fsm_state189) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state162) | (1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state27))
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladbGp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FracNet'.
Command       create_rtl_model done; 58.558 sec.
INFO: [HLS 200-111]  Elapsed time: 95.399 seconds; current allocated memory: 2.154 GB.
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       gen_rtl FracNet -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/systemc/FracNet -synmodules load_conv3x3_weights compute_engine_32_1 pg_conv3x3_tile bn_relu_small load_layer_1D_weight.1 load_shortcut bn_relu_sc_relu load_layer_1D_weight load_conv1x1_weights pg_conv1x1_tile avgpool FracNet 
Command       gen_rtl done; 0.288 sec.
Execute       gen_rtl FracNet -istop -style xilinx -f -lang vhdl -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/vhdl/FracNet 
Command       gen_rtl done; 1.859 sec.
Execute       gen_rtl FracNet -istop -style xilinx -f -lang vlog -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/verilog/FracNet 
Command       gen_rtl done; 1.026 sec.
Execute       syn_report -csynth -model FracNet -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/FracNet_csynth.rpt 
Command       syn_report done; 0.898 sec.
Execute       syn_report -rtlxml -model FracNet -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/syn/report/FracNet_csynth.xml 
Command       syn_report done; 0.865 sec.
Execute       syn_report -verbosereport -model FracNet -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.verbose.rpt 
Command       syn_report done; 148.398 sec.
Execute       db_write -model FracNet -f -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.adb 
Command       db_write done; 73.39 sec.
Execute       gen_tb_info FracNet -p C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet 
Execute       export_constraint_db -f -tool general -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.constraint.tcl 
Execute       syn_report -designview -model FracNet -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.design.xml 
Command       syn_report done; 19.82 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model FracNet -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model FracNet -o C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks FracNet 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain FracNet 
INFO-FLOW: Model list for RTL component generation: load_conv3x3_weights compute_engine_32_1 pg_conv3x3_tile bn_relu_small load_layer_1D_weight.1 load_shortcut bn_relu_sc_relu load_layer_1D_weight load_conv1x1_weights pg_conv1x1_tile avgpool FracNet
INFO-FLOW: Handling components in module [load_conv3x3_weights] ... 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv3x3_weights.compgen.tcl 
INFO-FLOW: Found component FracNet_urem_5ns_bkb.
INFO-FLOW: Append model FracNet_urem_5ns_bkb
INFO-FLOW: Found component FracNet_mac_muladcud.
INFO-FLOW: Append model FracNet_mac_muladcud
INFO-FLOW: Handling components in module [compute_engine_32_1] ... 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/compute_engine_32_1.compgen.tcl 
INFO-FLOW: Handling components in module [pg_conv3x3_tile] ... 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv3x3_tile.compgen.tcl 
INFO-FLOW: Found component FracNet_mac_muladfYi.
INFO-FLOW: Append model FracNet_mac_muladfYi
INFO-FLOW: Found component FracNet_mac_muladg8j.
INFO-FLOW: Append model FracNet_mac_muladg8j
INFO-FLOW: Found component pg_conv3x3_tile_mdEe.
INFO-FLOW: Append model pg_conv3x3_tile_mdEe
INFO-FLOW: Handling components in module [bn_relu_small] ... 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_small.compgen.tcl 
INFO-FLOW: Found component FracNet_mul_9ns_3hbi.
INFO-FLOW: Append model FracNet_mul_9ns_3hbi
INFO-FLOW: Found component FracNet_mul_8ns_3ibs.
INFO-FLOW: Append model FracNet_mul_8ns_3ibs
INFO-FLOW: Found component FracNet_mac_muladjbC.
INFO-FLOW: Append model FracNet_mac_muladjbC
INFO-FLOW: Found component FracNet_mul_mul_1kbM.
INFO-FLOW: Append model FracNet_mul_mul_1kbM
INFO-FLOW: Handling components in module [load_layer_1D_weight_1] ... 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight_1.compgen.tcl 
INFO-FLOW: Handling components in module [load_shortcut] ... 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_shortcut.compgen.tcl 
INFO-FLOW: Found component FracNet_mul_29s_9lbW.
INFO-FLOW: Append model FracNet_mul_29s_9lbW
INFO-FLOW: Found component FracNet_mul_9ns_3mb6.
INFO-FLOW: Append model FracNet_mul_9ns_3mb6
INFO-FLOW: Found component FracNet_mac_muladncg.
INFO-FLOW: Append model FracNet_mac_muladncg
INFO-FLOW: Handling components in module [bn_relu_sc_relu] ... 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_sc_relu.compgen.tcl 
INFO-FLOW: Found component FracNet_sdiv_32nsocq.
INFO-FLOW: Append model FracNet_sdiv_32nsocq
INFO-FLOW: Found component FracNet_udiv_4ns_pcA.
INFO-FLOW: Append model FracNet_udiv_4ns_pcA
INFO-FLOW: Found component FracNet_mul_32s_8qcK.
INFO-FLOW: Append model FracNet_mul_32s_8qcK
INFO-FLOW: Found component FracNet_mul_7ns_3rcU.
INFO-FLOW: Append model FracNet_mul_7ns_3rcU
INFO-FLOW: Found component FracNet_mul_9ns_3sc4.
INFO-FLOW: Append model FracNet_mul_9ns_3sc4
INFO-FLOW: Found component FracNet_mac_muladtde.
INFO-FLOW: Append model FracNet_mac_muladtde
INFO-FLOW: Found component FracNet_mac_muladudo.
INFO-FLOW: Append model FracNet_mac_muladudo
INFO-FLOW: Found component FracNet_mac_muladvdy.
INFO-FLOW: Append model FracNet_mac_muladvdy
INFO-FLOW: Found component FracNet_mac_muladwdI.
INFO-FLOW: Append model FracNet_mac_muladwdI
INFO-FLOW: Found component FracNet_mul_mul_1xdS.
INFO-FLOW: Append model FracNet_mul_mul_1xdS
INFO-FLOW: Found component FracNet_mul_mul_1yd2.
INFO-FLOW: Append model FracNet_mul_mul_1yd2
INFO-FLOW: Handling components in module [load_layer_1D_weight] ... 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight.compgen.tcl 
INFO-FLOW: Handling components in module [load_conv1x1_weights] ... 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv1x1_weights.compgen.tcl 
INFO-FLOW: Handling components in module [pg_conv1x1_tile] ... 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv1x1_tile.compgen.tcl 
INFO-FLOW: Found component FracNet_mac_muladzec.
INFO-FLOW: Append model FracNet_mac_muladzec
INFO-FLOW: Found component FracNet_ama_addmuAem.
INFO-FLOW: Append model FracNet_ama_addmuAem
INFO-FLOW: Handling components in module [avgpool] ... 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/avgpool.compgen.tcl 
INFO-FLOW: Found component FracNet_mac_muladBew.
INFO-FLOW: Append model FracNet_mac_muladBew
INFO-FLOW: Handling components in module [FracNet] ... 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.compgen.tcl 
INFO-FLOW: Found component FracNet_mac_muladbGp.
INFO-FLOW: Append model FracNet_mac_muladbGp
INFO-FLOW: Found component FracNet_feat_buf_CeG.
INFO-FLOW: Append model FracNet_feat_buf_CeG
INFO-FLOW: Found component FracNet_out_buf_aDeQ.
INFO-FLOW: Append model FracNet_out_buf_aDeQ
INFO-FLOW: Found component FracNet_feat_buf_9j0.
INFO-FLOW: Append model FracNet_feat_buf_9j0
INFO-FLOW: Found component FracNet_out_buf_sbak.
INFO-FLOW: Append model FracNet_out_buf_sbak
INFO-FLOW: Found component FracNet_CTRL_s_axi.
INFO-FLOW: Append model FracNet_CTRL_s_axi
INFO-FLOW: Found component FracNet_BUS32_m_axi.
INFO-FLOW: Append model FracNet_BUS32_m_axi
INFO-FLOW: Found component FracNet_BUS512_m_axi.
INFO-FLOW: Append model FracNet_BUS512_m_axi
INFO-FLOW: Found component FracNet_DDR512_m_axi.
INFO-FLOW: Append model FracNet_DDR512_m_axi
INFO-FLOW: Append model load_conv3x3_weights
INFO-FLOW: Append model compute_engine_32_1
INFO-FLOW: Append model pg_conv3x3_tile
INFO-FLOW: Append model bn_relu_small
INFO-FLOW: Append model load_layer_1D_weight_1
INFO-FLOW: Append model load_shortcut
INFO-FLOW: Append model bn_relu_sc_relu
INFO-FLOW: Append model load_layer_1D_weight
INFO-FLOW: Append model load_conv1x1_weights
INFO-FLOW: Append model pg_conv1x1_tile
INFO-FLOW: Append model avgpool
INFO-FLOW: Append model FracNet
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: FracNet_urem_5ns_bkb FracNet_mac_muladcud FracNet_mac_muladfYi FracNet_mac_muladg8j pg_conv3x3_tile_mdEe FracNet_mul_9ns_3hbi FracNet_mul_8ns_3ibs FracNet_mac_muladjbC FracNet_mul_mul_1kbM FracNet_mul_29s_9lbW FracNet_mul_9ns_3mb6 FracNet_mac_muladncg FracNet_sdiv_32nsocq FracNet_udiv_4ns_pcA FracNet_mul_32s_8qcK FracNet_mul_7ns_3rcU FracNet_mul_9ns_3sc4 FracNet_mac_muladtde FracNet_mac_muladudo FracNet_mac_muladvdy FracNet_mac_muladwdI FracNet_mul_mul_1xdS FracNet_mul_mul_1yd2 FracNet_mac_muladzec FracNet_ama_addmuAem FracNet_mac_muladBew FracNet_mac_muladbGp FracNet_feat_buf_CeG FracNet_out_buf_aDeQ FracNet_feat_buf_9j0 FracNet_out_buf_sbak FracNet_CTRL_s_axi FracNet_BUS32_m_axi FracNet_BUS512_m_axi FracNet_DDR512_m_axi load_conv3x3_weights compute_engine_32_1 pg_conv3x3_tile bn_relu_small load_layer_1D_weight_1 load_shortcut bn_relu_sc_relu load_layer_1D_weight load_conv1x1_weights pg_conv1x1_tile avgpool FracNet
INFO-FLOW: To file: write model FracNet_urem_5ns_bkb
INFO-FLOW: To file: write model FracNet_mac_muladcud
INFO-FLOW: To file: write model FracNet_mac_muladfYi
INFO-FLOW: To file: write model FracNet_mac_muladg8j
INFO-FLOW: To file: write model pg_conv3x3_tile_mdEe
INFO-FLOW: To file: write model FracNet_mul_9ns_3hbi
INFO-FLOW: To file: write model FracNet_mul_8ns_3ibs
INFO-FLOW: To file: write model FracNet_mac_muladjbC
INFO-FLOW: To file: write model FracNet_mul_mul_1kbM
INFO-FLOW: To file: write model FracNet_mul_29s_9lbW
INFO-FLOW: To file: write model FracNet_mul_9ns_3mb6
INFO-FLOW: To file: write model FracNet_mac_muladncg
INFO-FLOW: To file: write model FracNet_sdiv_32nsocq
INFO-FLOW: To file: write model FracNet_udiv_4ns_pcA
INFO-FLOW: To file: write model FracNet_mul_32s_8qcK
INFO-FLOW: To file: write model FracNet_mul_7ns_3rcU
INFO-FLOW: To file: write model FracNet_mul_9ns_3sc4
INFO-FLOW: To file: write model FracNet_mac_muladtde
INFO-FLOW: To file: write model FracNet_mac_muladudo
INFO-FLOW: To file: write model FracNet_mac_muladvdy
INFO-FLOW: To file: write model FracNet_mac_muladwdI
INFO-FLOW: To file: write model FracNet_mul_mul_1xdS
INFO-FLOW: To file: write model FracNet_mul_mul_1yd2
INFO-FLOW: To file: write model FracNet_mac_muladzec
INFO-FLOW: To file: write model FracNet_ama_addmuAem
INFO-FLOW: To file: write model FracNet_mac_muladBew
INFO-FLOW: To file: write model FracNet_mac_muladbGp
INFO-FLOW: To file: write model FracNet_feat_buf_CeG
INFO-FLOW: To file: write model FracNet_out_buf_aDeQ
INFO-FLOW: To file: write model FracNet_feat_buf_9j0
INFO-FLOW: To file: write model FracNet_out_buf_sbak
INFO-FLOW: To file: write model FracNet_CTRL_s_axi
INFO-FLOW: To file: write model FracNet_BUS32_m_axi
INFO-FLOW: To file: write model FracNet_BUS512_m_axi
INFO-FLOW: To file: write model FracNet_DDR512_m_axi
INFO-FLOW: To file: write model load_conv3x3_weights
INFO-FLOW: To file: write model compute_engine_32_1
INFO-FLOW: To file: write model pg_conv3x3_tile
INFO-FLOW: To file: write model bn_relu_small
INFO-FLOW: To file: write model load_layer_1D_weight_1
INFO-FLOW: To file: write model load_shortcut
INFO-FLOW: To file: write model bn_relu_sc_relu
INFO-FLOW: To file: write model load_layer_1D_weight
INFO-FLOW: To file: write model load_conv1x1_weights
INFO-FLOW: To file: write model pg_conv1x1_tile
INFO-FLOW: To file: write model avgpool
INFO-FLOW: To file: write model FracNet
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model FracNet -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.63 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.151 sec.
Command       ap_source done; 0.152 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv3x3_weights.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_urem_5ns_bkb_div'
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command       ap_source done; 0.161 sec.
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/compute_engine_32_1.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv3x3_tile.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO: [RTMG 210-278] Implementing memory 'pg_conv3x3_tile_mdEe_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.231 sec.
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_small.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_mul_9ns_3hbi_MulnS_0'
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_mul_8ns_3ibs_MulnS_1'
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.375 sec.
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight_1.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_shortcut.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_mul_29s_9lbW_MulnS_2'
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_mul_9ns_3mb6_MulnS_3'
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command       ap_source done; 0.332 sec.
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_sc_relu.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_sdiv_32nsocq_div'
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_udiv_4ns_pcA_div'
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_mul_32s_8qcK_MulnS_4'
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_mul_7ns_3rcU_MulnS_5'
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_mul_9ns_3sc4_MulnS_6'
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 1.007 sec.
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv1x1_weights.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv1x1_tile.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command       ap_source done; 0.153 sec.
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/avgpool.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO: [RTMG 210-278] Implementing memory 'FracNet_feat_buf_CeG_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'FracNet_out_buf_aDeQ_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'FracNet_feat_buf_9j0_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'FracNet_out_buf_sbak_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source ./CTRL.slave.tcl 
Execute         is_m_axi_addr64 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.688 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.139 sec.
Command       ap_source done; 0.14 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=FracNet xml_exists=0
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv3x3_weights.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/compute_engine_32_1.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv3x3_tile.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_small.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight_1.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_shortcut.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_sc_relu.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv1x1_weights.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv1x1_tile.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/avgpool.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv3x3_weights.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/compute_engine_32_1.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv3x3_tile.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_small.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight_1.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_shortcut.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_sc_relu.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv1x1_weights.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv1x1_tile.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/avgpool.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.108 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv3x3_weights.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/compute_engine_32_1.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv3x3_tile.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_small.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight_1.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_shortcut.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_sc_relu.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv1x1_weights.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv1x1_tile.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/avgpool.compgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.constraint.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=47 #gSsdmPorts=0
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.compgen.dataonly.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.compgen.dataonly.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.compgen.dataonly.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.constraint.tcl 
Execute       sc_get_clocks FracNet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv3x3_weights.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/compute_engine_32_1.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv3x3_tile.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_small.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight_1.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_shortcut.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_sc_relu.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv1x1_weights.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv1x1_tile.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/avgpool.tbgen.tcl 
Execute       source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:34:35 ; elapsed = 00:43:45 . Memory (MB): peak = 3650.152 ; gain = 3558.008
INFO: [VHDL 208-304] Generating VHDL RTL for FracNet.
INFO: [VLOG 209-307] Generating Verilog RTL for FracNet.
Command     autosyn done; 1794.28 sec.
Command   csynth_design done; 2621.68 sec.
Command ap_source done; 2624.51 sec.
Execute cleanup_all 
Command cleanup_all done; 1.901 sec.
INFO-FLOW: Workspace C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1 opened at Sun Dec 13 06:41:10 -0600 2020
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_clock -quiet -name default -uncertainty 0.5 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.137 sec.
Command     ap_source done; 0.137 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 2.04 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.225 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 2.56 sec.
Execute   export_design -flow syn -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -flow syn -rtl verilog
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.125 sec.
Command     ap_source done; 0.125 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.123 sec.
Command     ap_source done; 0.124 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=FracNet xml_exists=1
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv3x3_weights.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/compute_engine_32_1.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv3x3_tile.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_small.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight_1.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_shortcut.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_sc_relu.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv1x1_weights.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv1x1_tile.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/avgpool.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv3x3_weights.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/compute_engine_32_1.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv3x3_tile.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_small.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight_1.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_shortcut.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_sc_relu.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv1x1_weights.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv1x1_tile.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/avgpool.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command     ap_source done; 0.122 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv3x3_weights.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/compute_engine_32_1.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv3x3_tile.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_small.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight_1.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_shortcut.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_sc_relu.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv1x1_weights.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv1x1_tile.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/avgpool.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.compgen.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.constraint.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.compgen.dataonly.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.compgen.dataonly.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=FracNet
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=FracNet
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.constraint.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.135 sec.
Command     ap_source done; 0.135 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:CMD:   auto_impl: eval: -tool vivado -flow syn -rtl verilog
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.127 sec.
Command     ap_source done; 0.127 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.102 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.155 sec.
Command     ap_source done; 0.155 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/verilog
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv3x3_weights.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/compute_engine_32_1.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv3x3_tile.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_small.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight_1.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_shortcut.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/bn_relu_sc_relu.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_layer_1D_weight.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/load_conv1x1_weights.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/pg_conv1x1_tile.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/avgpool.compgen.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.constraint.tcl 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/FracNet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.132 sec.
Command     ap_source done; 0.132 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_ip_cache 
Execute     get_config_export -vivado_enable_slr_assignment 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     get_config_export -vivado_bd_cell_properties 
Execute     get_config_export -vivado_synth_design_args 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_run_properties 
INFO-FLOW: DBG:CMD: auto_impl: vlog syn exec C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/implsyn.bat
Command   export_design done; 1243.48 sec.
Command ap_source done; 1246.05 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1 opened at Sun Dec 13 15:05:53 -0600 2020
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_clock -quiet -name default -uncertainty 0.5 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.132 sec.
Command     ap_source done; 0.133 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 2.442 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.116 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.713 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 3.079 sec.
Execute   csim_design -O -ldflags -Wl,--stack,268435456 -clean -quiet 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/tb.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/tb.cc 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/other_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/other_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv3x3_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv3x3_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1x1_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1x1_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1_input.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1_input.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/array_def.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/array_def.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/typedefs.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/typedefs.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/pgconv.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/pgconv.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/layer.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/layer.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/dimension_def.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/dimension_def.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.cc 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 218.985 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 229.657 sec.
Command ap_source done; 232.747 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1 opened at Sun Dec 13 15:11:48 -0600 2020
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_clock -quiet -name default -uncertainty 0.5 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.124 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.178 sec.
Command     ap_source done; 0.178 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 2.554 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.106 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.808 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 3.251 sec.
Execute   csim_design -O -ldflags -Wl,--stack,268435456 -clean -quiet 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/tb.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/tb.cc 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/other_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/other_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv3x3_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv3x3_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1x1_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1x1_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1_input.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1_input.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/array_def.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/array_def.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/typedefs.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/typedefs.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/pgconv.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/pgconv.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/layer.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/layer.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/dimension_def.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/dimension_def.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.cc 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 222.059 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 232.709 sec.
Command ap_source done; 235.969 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1 opened at Sun Dec 13 15:23:23 -0600 2020
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_clock -quiet -name default -uncertainty 0.5 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.108 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.162 sec.
Command     ap_source done; 0.162 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 2.14 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.104 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.392 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 2.794 sec.
Execute   csim_design -O -ldflags -Wl,--stack,268435456 -clean -quiet 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/tb.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/tb.cc 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/other_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/other_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv3x3_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv3x3_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1x1_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1x1_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1_input.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1_input.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/array_def.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/array_def.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/typedefs.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/typedefs.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/pgconv.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/pgconv.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/layer.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/layer.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/dimension_def.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/dimension_def.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.cc 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 205.884 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 215.621 sec.
Command ap_source done; 218.423 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1 opened at Sun Dec 13 15:29:45 -0600 2020
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_clock -quiet -name default -uncertainty 0.5 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.148 sec.
Command     ap_source done; 0.148 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 2.099 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.149 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.419 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
INFO-FLOW: Workspace C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1 opened at Sun Dec 13 15:30:05 -0600 2020
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_clock -quiet -name default -uncertainty 0.5 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.129 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.176 sec.
Command     ap_source done; 0.177 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 2.094 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.106 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.336 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 2.775 sec.
Execute   csim_design -O -ldflags -Wl,--stack,268435456 -clean -quiet 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/array_def.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/array_def.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1_input.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1_input.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1x1_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1x1_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1x1_weights_host.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1x1_weights_host.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv3x3_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv3x3_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv3x3_weights_host.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv3x3_weights_host.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/other_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/other_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/other_weights_host.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/other_weights_host.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/tb.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/tb.cc 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/typedefs.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/typedefs.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/pgconv.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/pgconv.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/layer.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/layer.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/dimension_def.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/dimension_def.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.cc 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 209.34 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 219.266 sec.
Command ap_source done; 222.049 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1 opened at Sun Dec 13 15:48:44 -0600 2020
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_clock -quiet -name default -uncertainty 0.5 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.169 sec.
Command     ap_source done; 0.171 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 2.31 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.536 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 2.929 sec.
Execute   csim_design -O -ldflags -Wl,--stack,268435456 -clean -quiet 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/array_def.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/array_def.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1_input.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1_input.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1x1_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1x1_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1x1_weights_host.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1x1_weights_host.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv3x3_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv3x3_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv3x3_weights_host.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv3x3_weights_host.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/other_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/other_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/other_weights_host.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/other_weights_host.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/tb.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/tb.cc 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/typedefs.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/typedefs.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/pgconv.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/pgconv.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/layer.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/layer.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/dimension_def.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/dimension_def.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.cc 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 206.877 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 216.593 sec.
Command ap_source done; 219.53 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1 opened at Sun Dec 13 15:55:33 -0600 2020
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_clock -quiet -name default -uncertainty 0.5 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.107 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.167 sec.
Command     ap_source done; 0.169 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 2.199 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.126 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.465 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 2.877 sec.
Execute   csim_design -O -ldflags -Wl,--stack,268435456 -clean -quiet 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.496 sec.
Command ap_source done; error code: 1; 3.382 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1 opened at Sun Dec 13 15:56:32 -0600 2020
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_clock -quiet -name default -uncertainty 0.5 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.147 sec.
Command     ap_source done; 0.147 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 2.353 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.127 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.649 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 3.043 sec.
Execute   csim_design -O -ldflags -Wl,--stack,268435456 -clean -quiet 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/array_def.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/array_def.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1_input.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1_input.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1x1_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1x1_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv3x3_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv3x3_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/other_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/other_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/tb.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/tb.cc 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.cc 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/dimension_def.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/dimension_def.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/layer.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/layer.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/pgconv.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/pgconv.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/typedefs.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/typedefs.h 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 202.153 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 212.64 sec.
Command ap_source done; 215.693 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1 opened at Sun Dec 13 16:27:44 -0600 2020
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_clock -quiet -name default -uncertainty 0.5 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.128 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.198 sec.
Command     ap_source done; 0.198 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 2.537 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.104 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.801 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 3.275 sec.
Execute   csim_design -O -ldflags -Wl,--stack,268435456 -clean -quiet 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/array_def.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/array_def.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1_input.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1_input.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1x1_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1x1_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv3x3_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv3x3_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/other_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/other_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/tb.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/tb.cc 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.cc 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/dimension_def.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/dimension_def.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/layer.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/layer.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/pgconv.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/pgconv.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/typedefs.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/typedefs.h 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 224.708 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 236.237 sec.
Command ap_source done; 239.523 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1 opened at Sun Dec 13 16:34:40 -0600 2020
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_clock -quiet -name default -uncertainty 0.5 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.148 sec.
Command     ap_source done; 0.148 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 2.251 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.107 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.515 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 2.911 sec.
Execute   csim_design -O -ldflags -Wl,--stack,268435456 -clean -quiet 
Execute     source C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/array_def.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/array_def.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1_input.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1_input.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1x1_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv1x1_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv3x3_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/conv3x3_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/other_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/other_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/tb.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/tb.cc 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.cc 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/bnn.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/dimension_def.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/dimension_def.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/layer.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/layer.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/pgconv.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/pgconv.h 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/typedefs.h 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/typedefs.h 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 215.244 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 225.829 sec.
Command ap_source done; 228.748 sec.
Execute cleanup_all 
