// Seed: 2570980082
macromodule module_0;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign module_1.type_18 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output tri id_2,
    input tri1 id_3,
    input wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    input supply0 id_7,
    output wand id_8,
    input wire id_9,
    input uwire id_10,
    input wor id_11,
    output uwire id_12,
    input tri0 id_13,
    input tri id_14
);
  wire id_16;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
