-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
-- Date        : Mon Jan  6 15:11:52 2025
-- Host        : hkl running 64-bit Ubuntu 22.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top Aurora_64B_Framing_lane2_Y0Y1 -prefix
--               Aurora_64B_Framing_lane2_Y0Y1_ Aurora_64B_Framing_lane2_Y0Y1_sim_netlist.vhdl
-- Design      : Aurora_64B_Framing_lane2_Y0Y1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k325tffv900-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_AXI_TO_LL is
  port (
    new_pkt_r : out STD_LOGIC;
    new_pkt_r_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_AXI_TO_LL;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_AXI_TO_LL is
begin
new_pkt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => new_pkt_r_reg_0,
      Q => new_pkt_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_BLOCK_SYNC_SM is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    system_reset_r2 : out STD_LOGIC;
    blocksync_out_i : out STD_LOGIC;
    blocksync_all_lanes_inrxclk : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxheadervalid_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    blocksync_out_lane1_i : in STD_LOGIC
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_BLOCK_SYNC_SM;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_BLOCK_SYNC_SM is
  signal BLOCKSYNC_OUT_i_1_n_0 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RXGEARBOXSLIP_OUT_i_2_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_3_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_5_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_6_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_7_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_8_n_0 : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal \begin_r_i_2__1_n_0\ : STD_LOGIC;
  signal begin_r_i_3_n_0 : STD_LOGIC;
  signal begin_r_i_4_n_0 : STD_LOGIC;
  signal \^blocksync_out_i\ : STD_LOGIC;
  signal data2 : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_sh_invalid_c : STD_LOGIC;
  signal next_sh_valid_c : STD_LOGIC;
  signal next_slip_c : STD_LOGIC;
  signal next_sync_done_c : STD_LOGIC;
  signal next_test_sh_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \sh_count_equals_max_i__14\ : STD_LOGIC;
  signal \sh_invalid_cnt_equals_zero_i__4\ : STD_LOGIC;
  signal sh_invalid_r_i_2_n_0 : STD_LOGIC;
  signal slip_pulse_i : STD_LOGIC;
  signal sync_done_r : STD_LOGIC;
  signal sync_done_r_i_3_n_0 : STD_LOGIC;
  signal sync_done_r_i_4_n_0 : STD_LOGIC;
  signal sync_header_count_i0 : STD_LOGIC;
  signal \sync_header_count_i[0]_i_3_n_0\ : STD_LOGIC;
  signal sync_header_count_i_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sync_header_count_i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sync_header_invalid_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \sync_header_invalid_count_i_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal system_reset_r : STD_LOGIC;
  signal \^system_reset_r2\ : STD_LOGIC;
  signal test_sh_r : STD_LOGIC;
  signal test_sh_r_i_2_n_0 : STD_LOGIC;
  signal \NLW_sync_header_count_i_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of BLOCKSYNC_OUT_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of RXGEARBOXSLIP_OUT_i_3 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of RXGEARBOXSLIP_OUT_i_5 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of blocksync_all_lanes_inrxclk_q_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of sync_done_r_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of sync_done_r_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[6]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[7]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[8]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[9]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of test_sh_r_i_2 : label is "soft_lutpair3";
begin
  D(0) <= \^d\(0);
  blocksync_out_i <= \^blocksync_out_i\;
  system_reset_r2 <= \^system_reset_r2\;
BLOCKSYNC_OUT_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \^system_reset_r2\,
      I2 => \^blocksync_out_i\,
      I3 => sync_done_r,
      O => BLOCKSYNC_OUT_i_1_n_0
    );
BLOCKSYNC_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => BLOCKSYNC_OUT_i_1_n_0,
      Q => \^blocksync_out_i\,
      R => '0'
    );
RXGEARBOXSLIP_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444000"
    )
        port map (
      I0 => p_1_in(1),
      I1 => RXGEARBOXSLIP_OUT_i_2_n_0,
      I2 => RXGEARBOXSLIP_OUT_i_3_n_0,
      I3 => \sh_count_equals_max_i__14\,
      I4 => RXGEARBOXSLIP_OUT_i_5_n_0,
      O => slip_pulse_i
    );
RXGEARBOXSLIP_OUT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => sync_done_r,
      I1 => p_1_in(1),
      I2 => p_1_in(2),
      I3 => p_1_in(3),
      I4 => test_sh_r,
      I5 => begin_r,
      O => RXGEARBOXSLIP_OUT_i_2_n_0
    );
RXGEARBOXSLIP_OUT_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_1_in(3),
      I1 => begin_r_i_3_n_0,
      I2 => \sh_invalid_cnt_equals_zero_i__4\,
      O => RXGEARBOXSLIP_OUT_i_3_n_0
    );
RXGEARBOXSLIP_OUT_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => RXGEARBOXSLIP_OUT_i_6_n_0,
      I1 => sync_header_count_i_reg(1),
      I2 => sync_header_count_i_reg(0),
      I3 => sync_header_count_i_reg(3),
      I4 => sync_header_count_i_reg(2),
      I5 => RXGEARBOXSLIP_OUT_i_7_n_0,
      O => \sh_count_equals_max_i__14\
    );
RXGEARBOXSLIP_OUT_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_1_in(2),
      I1 => begin_r_i_3_n_0,
      I2 => data2,
      I3 => p_1_in(1),
      O => RXGEARBOXSLIP_OUT_i_5_n_0
    );
RXGEARBOXSLIP_OUT_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sync_header_count_i_reg(7),
      I1 => sync_header_count_i_reg(6),
      I2 => sync_header_count_i_reg(4),
      I3 => sync_header_count_i_reg(5),
      O => RXGEARBOXSLIP_OUT_i_6_n_0
    );
RXGEARBOXSLIP_OUT_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sync_header_count_i_reg(13),
      I1 => sync_header_count_i_reg(12),
      I2 => sync_header_count_i_reg(14),
      I3 => sync_header_count_i_reg(15),
      I4 => RXGEARBOXSLIP_OUT_i_8_n_0,
      O => RXGEARBOXSLIP_OUT_i_7_n_0
    );
RXGEARBOXSLIP_OUT_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sync_header_count_i_reg(10),
      I1 => sync_header_count_i_reg(11),
      I2 => sync_header_count_i_reg(8),
      I3 => sync_header_count_i_reg(9),
      O => RXGEARBOXSLIP_OUT_i_8_n_0
    );
RXGEARBOXSLIP_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => slip_pulse_i,
      Q => \^d\(0),
      R => '0'
    );
\begin_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFBAAAAA"
    )
        port map (
      I0 => \begin_r_i_2__1_n_0\,
      I1 => \sh_invalid_cnt_equals_zero_i__4\,
      I2 => p_1_in(3),
      I3 => p_1_in(2),
      I4 => \sh_count_equals_max_i__14\,
      I5 => begin_r_i_3_n_0,
      O => next_begin_c
    );
\begin_r_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => RXGEARBOXSLIP_OUT_i_2_n_0,
      I1 => sync_done_r,
      I2 => data2,
      I3 => p_1_in(1),
      O => \begin_r_i_2__1_n_0\
    );
begin_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(1),
      I1 => \sync_header_invalid_count_i_reg__0\(0),
      I2 => \sync_header_invalid_count_i_reg__0\(3),
      I3 => \sync_header_invalid_count_i_reg__0\(2),
      I4 => begin_r_i_4_n_0,
      I5 => \^blocksync_out_i\,
      O => begin_r_i_3_n_0
    );
begin_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(4),
      I1 => \sync_header_invalid_count_i_reg__0\(5),
      I2 => \sync_header_invalid_count_i_reg__0\(6),
      I3 => \sync_header_invalid_count_i_reg__0\(7),
      I4 => \sync_header_invalid_count_i_reg__0\(9),
      I5 => \sync_header_invalid_count_i_reg__0\(8),
      O => begin_r_i_4_n_0
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => \^system_reset_r2\
    );
blocksync_all_lanes_inrxclk_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^blocksync_out_i\,
      I1 => blocksync_out_lane1_i,
      O => blocksync_all_lanes_inrxclk
    );
sh_invalid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000900000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => sh_invalid_r_i_2_n_0,
      I3 => sync_done_r,
      I4 => test_sh_r,
      I5 => p_1_in(1),
      O => next_sh_invalid_c
    );
sh_invalid_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => begin_r,
      I1 => rxheadervalid_i,
      I2 => p_1_in(2),
      I3 => p_1_in(3),
      O => sh_invalid_r_i_2_n_0
    );
sh_invalid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_sh_invalid_c,
      Q => p_1_in(2),
      R => \^system_reset_r2\
    );
sh_valid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000600000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => sh_invalid_r_i_2_n_0,
      I3 => sync_done_r,
      I4 => test_sh_r,
      I5 => p_1_in(1),
      O => next_sh_valid_c
    );
sh_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_sh_valid_c,
      Q => p_1_in(3),
      R => \^system_reset_r2\
    );
\slip_count_i[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(1),
      O => p_0_in
    );
\slip_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \^d\(0),
      Q => \p_1_in__0\(1),
      R => p_0_in
    );
\slip_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(10),
      Q => \p_1_in__0\(11),
      R => p_0_in
    );
\slip_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(11),
      Q => \p_1_in__0\(12),
      R => p_0_in
    );
\slip_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(12),
      Q => \p_1_in__0\(13),
      R => p_0_in
    );
\slip_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(13),
      Q => \p_1_in__0\(14),
      R => p_0_in
    );
\slip_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(14),
      Q => \p_1_in__0\(15),
      R => p_0_in
    );
\slip_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(15),
      Q => data2,
      R => p_0_in
    );
\slip_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(1),
      Q => \p_1_in__0\(2),
      R => p_0_in
    );
\slip_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(2),
      Q => \p_1_in__0\(3),
      R => p_0_in
    );
\slip_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(3),
      Q => \p_1_in__0\(4),
      R => p_0_in
    );
\slip_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(4),
      Q => \p_1_in__0\(5),
      R => p_0_in
    );
\slip_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(5),
      Q => \p_1_in__0\(6),
      R => p_0_in
    );
\slip_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(6),
      Q => \p_1_in__0\(7),
      R => p_0_in
    );
\slip_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(7),
      Q => \p_1_in__0\(8),
      R => p_0_in
    );
\slip_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(8),
      Q => \p_1_in__0\(9),
      R => p_0_in
    );
\slip_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(9),
      Q => \p_1_in__0\(10),
      R => p_0_in
    );
slip_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA20000000"
    )
        port map (
      I0 => RXGEARBOXSLIP_OUT_i_2_n_0,
      I1 => \sh_invalid_cnt_equals_zero_i__4\,
      I2 => begin_r_i_3_n_0,
      I3 => p_1_in(3),
      I4 => \sh_count_equals_max_i__14\,
      I5 => RXGEARBOXSLIP_OUT_i_5_n_0,
      O => next_slip_c
    );
slip_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_slip_c,
      Q => p_1_in(1),
      R => \^system_reset_r2\
    );
sync_done_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sh_invalid_cnt_equals_zero_i__4\,
      I1 => sync_done_r_i_3_n_0,
      I2 => \sh_count_equals_max_i__14\,
      O => next_sync_done_c
    );
sync_done_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => sync_done_r_i_4_n_0,
      I1 => \sync_header_invalid_count_i_reg__0\(2),
      I2 => \sync_header_invalid_count_i_reg__0\(3),
      I3 => \sync_header_invalid_count_i_reg__0\(0),
      I4 => \sync_header_invalid_count_i_reg__0\(1),
      O => \sh_invalid_cnt_equals_zero_i__4\
    );
sync_done_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(2),
      I2 => sync_done_r,
      I3 => p_1_in(1),
      I4 => begin_r,
      I5 => test_sh_r,
      O => sync_done_r_i_3_n_0
    );
sync_done_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(4),
      I1 => \sync_header_invalid_count_i_reg__0\(5),
      I2 => \sync_header_invalid_count_i_reg__0\(6),
      I3 => \sync_header_invalid_count_i_reg__0\(7),
      I4 => \sync_header_invalid_count_i_reg__0\(9),
      I5 => \sync_header_invalid_count_i_reg__0\(8),
      O => sync_done_r_i_4_n_0
    );
sync_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_sync_done_c,
      Q => sync_done_r,
      R => \^system_reset_r2\
    );
\sync_header_count_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(2),
      O => sync_header_count_i0
    );
\sync_header_count_i[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_header_count_i_reg(0),
      O => \sync_header_count_i[0]_i_3_n_0\
    );
\sync_header_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2_n_7\,
      Q => sync_header_count_i_reg(0),
      R => begin_r
    );
\sync_header_count_i_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sync_header_count_i_reg[0]_i_2_n_0\,
      CO(2) => \sync_header_count_i_reg[0]_i_2_n_1\,
      CO(1) => \sync_header_count_i_reg[0]_i_2_n_2\,
      CO(0) => \sync_header_count_i_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \sync_header_count_i_reg[0]_i_2_n_4\,
      O(2) => \sync_header_count_i_reg[0]_i_2_n_5\,
      O(1) => \sync_header_count_i_reg[0]_i_2_n_6\,
      O(0) => \sync_header_count_i_reg[0]_i_2_n_7\,
      S(3 downto 1) => sync_header_count_i_reg(3 downto 1),
      S(0) => \sync_header_count_i[0]_i_3_n_0\
    );
\sync_header_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1_n_5\,
      Q => sync_header_count_i_reg(10),
      R => begin_r
    );
\sync_header_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1_n_4\,
      Q => sync_header_count_i_reg(11),
      R => begin_r
    );
\sync_header_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1_n_7\,
      Q => sync_header_count_i_reg(12),
      R => begin_r
    );
\sync_header_count_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sync_header_count_i_reg[8]_i_1_n_0\,
      CO(3) => \NLW_sync_header_count_i_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sync_header_count_i_reg[12]_i_1_n_1\,
      CO(1) => \sync_header_count_i_reg[12]_i_1_n_2\,
      CO(0) => \sync_header_count_i_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sync_header_count_i_reg[12]_i_1_n_4\,
      O(2) => \sync_header_count_i_reg[12]_i_1_n_5\,
      O(1) => \sync_header_count_i_reg[12]_i_1_n_6\,
      O(0) => \sync_header_count_i_reg[12]_i_1_n_7\,
      S(3 downto 0) => sync_header_count_i_reg(15 downto 12)
    );
\sync_header_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1_n_6\,
      Q => sync_header_count_i_reg(13),
      R => begin_r
    );
\sync_header_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1_n_5\,
      Q => sync_header_count_i_reg(14),
      R => begin_r
    );
\sync_header_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1_n_4\,
      Q => sync_header_count_i_reg(15),
      R => begin_r
    );
\sync_header_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2_n_6\,
      Q => sync_header_count_i_reg(1),
      R => begin_r
    );
\sync_header_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2_n_5\,
      Q => sync_header_count_i_reg(2),
      R => begin_r
    );
\sync_header_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2_n_4\,
      Q => sync_header_count_i_reg(3),
      R => begin_r
    );
\sync_header_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1_n_7\,
      Q => sync_header_count_i_reg(4),
      R => begin_r
    );
\sync_header_count_i_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sync_header_count_i_reg[0]_i_2_n_0\,
      CO(3) => \sync_header_count_i_reg[4]_i_1_n_0\,
      CO(2) => \sync_header_count_i_reg[4]_i_1_n_1\,
      CO(1) => \sync_header_count_i_reg[4]_i_1_n_2\,
      CO(0) => \sync_header_count_i_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sync_header_count_i_reg[4]_i_1_n_4\,
      O(2) => \sync_header_count_i_reg[4]_i_1_n_5\,
      O(1) => \sync_header_count_i_reg[4]_i_1_n_6\,
      O(0) => \sync_header_count_i_reg[4]_i_1_n_7\,
      S(3 downto 0) => sync_header_count_i_reg(7 downto 4)
    );
\sync_header_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1_n_6\,
      Q => sync_header_count_i_reg(5),
      R => begin_r
    );
\sync_header_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1_n_5\,
      Q => sync_header_count_i_reg(6),
      R => begin_r
    );
\sync_header_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1_n_4\,
      Q => sync_header_count_i_reg(7),
      R => begin_r
    );
\sync_header_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1_n_7\,
      Q => sync_header_count_i_reg(8),
      R => begin_r
    );
\sync_header_count_i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sync_header_count_i_reg[4]_i_1_n_0\,
      CO(3) => \sync_header_count_i_reg[8]_i_1_n_0\,
      CO(2) => \sync_header_count_i_reg[8]_i_1_n_1\,
      CO(1) => \sync_header_count_i_reg[8]_i_1_n_2\,
      CO(0) => \sync_header_count_i_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sync_header_count_i_reg[8]_i_1_n_4\,
      O(2) => \sync_header_count_i_reg[8]_i_1_n_5\,
      O(1) => \sync_header_count_i_reg[8]_i_1_n_6\,
      O(0) => \sync_header_count_i_reg[8]_i_1_n_7\,
      S(3 downto 0) => sync_header_count_i_reg(11 downto 8)
    );
\sync_header_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1_n_6\,
      Q => sync_header_count_i_reg(9),
      R => begin_r
    );
\sync_header_invalid_count_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(0),
      O => \p_0_in__3\(0)
    );
\sync_header_invalid_count_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(0),
      I1 => \sync_header_invalid_count_i_reg__0\(1),
      O => \p_0_in__3\(1)
    );
\sync_header_invalid_count_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(0),
      I1 => \sync_header_invalid_count_i_reg__0\(1),
      I2 => \sync_header_invalid_count_i_reg__0\(2),
      O => \p_0_in__3\(2)
    );
\sync_header_invalid_count_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(2),
      I1 => \sync_header_invalid_count_i_reg__0\(1),
      I2 => \sync_header_invalid_count_i_reg__0\(0),
      I3 => \sync_header_invalid_count_i_reg__0\(3),
      O => \p_0_in__3\(3)
    );
\sync_header_invalid_count_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(3),
      I1 => \sync_header_invalid_count_i_reg__0\(0),
      I2 => \sync_header_invalid_count_i_reg__0\(1),
      I3 => \sync_header_invalid_count_i_reg__0\(2),
      I4 => \sync_header_invalid_count_i_reg__0\(4),
      O => \p_0_in__3\(4)
    );
\sync_header_invalid_count_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(2),
      I1 => \sync_header_invalid_count_i_reg__0\(1),
      I2 => \sync_header_invalid_count_i_reg__0\(0),
      I3 => \sync_header_invalid_count_i_reg__0\(3),
      I4 => \sync_header_invalid_count_i_reg__0\(4),
      I5 => \sync_header_invalid_count_i_reg__0\(5),
      O => \p_0_in__3\(5)
    );
\sync_header_invalid_count_i[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I1 => \sync_header_invalid_count_i_reg__0\(6),
      O => \p_0_in__3\(6)
    );
\sync_header_invalid_count_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(6),
      I1 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I2 => \sync_header_invalid_count_i_reg__0\(7),
      O => \p_0_in__3\(7)
    );
\sync_header_invalid_count_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(7),
      I1 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I2 => \sync_header_invalid_count_i_reg__0\(6),
      I3 => \sync_header_invalid_count_i_reg__0\(8),
      O => \p_0_in__3\(8)
    );
\sync_header_invalid_count_i[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(8),
      I1 => \sync_header_invalid_count_i_reg__0\(6),
      I2 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I3 => \sync_header_invalid_count_i_reg__0\(7),
      I4 => \sync_header_invalid_count_i_reg__0\(9),
      O => \p_0_in__3\(9)
    );
\sync_header_invalid_count_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(2),
      I1 => \sync_header_invalid_count_i_reg__0\(1),
      I2 => \sync_header_invalid_count_i_reg__0\(0),
      I3 => \sync_header_invalid_count_i_reg__0\(3),
      I4 => \sync_header_invalid_count_i_reg__0\(4),
      I5 => \sync_header_invalid_count_i_reg__0\(5),
      O => \sync_header_invalid_count_i[9]_i_2_n_0\
    );
\sync_header_invalid_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__3\(0),
      Q => \sync_header_invalid_count_i_reg__0\(0),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__3\(1),
      Q => \sync_header_invalid_count_i_reg__0\(1),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__3\(2),
      Q => \sync_header_invalid_count_i_reg__0\(2),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__3\(3),
      Q => \sync_header_invalid_count_i_reg__0\(3),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__3\(4),
      Q => \sync_header_invalid_count_i_reg__0\(4),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__3\(5),
      Q => \sync_header_invalid_count_i_reg__0\(5),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__3\(6),
      Q => \sync_header_invalid_count_i_reg__0\(6),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__3\(7),
      Q => \sync_header_invalid_count_i_reg__0\(7),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__3\(8),
      Q => \sync_header_invalid_count_i_reg__0\(8),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__3\(9),
      Q => \sync_header_invalid_count_i_reg__0\(9),
      R => begin_r
    );
system_reset_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => system_reset_r,
      Q => \^system_reset_r2\,
      R => '0'
    );
system_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => SR(0),
      Q => system_reset_r,
      R => '0'
    );
test_sh_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABA0000FFBA0000"
    )
        port map (
      I0 => begin_r,
      I1 => rxheadervalid_i,
      I2 => test_sh_r,
      I3 => test_sh_r_i_2_n_0,
      I4 => RXGEARBOXSLIP_OUT_i_2_n_0,
      I5 => \sh_count_equals_max_i__14\,
      O => next_test_sh_c
    );
test_sh_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => begin_r_i_3_n_0,
      I1 => p_1_in(2),
      I2 => p_1_in(3),
      O => test_sh_r_i_2_n_0
    );
test_sh_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_test_sh_c,
      Q => test_sh_r,
      R => \^system_reset_r2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_BLOCK_SYNC_SM_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    blocksync_out_lane1_i : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    system_reset_r2 : in STD_LOGIC;
    rxheadervalid_lane1_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_BLOCK_SYNC_SM_12 : entity is "Aurora_64B_Framing_lane2_Y0Y1_BLOCK_SYNC_SM";
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_BLOCK_SYNC_SM_12;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_BLOCK_SYNC_SM_12 is
  signal \BLOCKSYNC_OUT_i_1__0_n_0\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RXGEARBOXSLIP_OUT_i_2__0_n_0\ : STD_LOGIC;
  signal \RXGEARBOXSLIP_OUT_i_3__0_n_0\ : STD_LOGIC;
  signal \RXGEARBOXSLIP_OUT_i_5__0_n_0\ : STD_LOGIC;
  signal \RXGEARBOXSLIP_OUT_i_6__0_n_0\ : STD_LOGIC;
  signal \RXGEARBOXSLIP_OUT_i_7__0_n_0\ : STD_LOGIC;
  signal \RXGEARBOXSLIP_OUT_i_8__0_n_0\ : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal \begin_r_i_2__2_n_0\ : STD_LOGIC;
  signal \begin_r_i_3__0_n_0\ : STD_LOGIC;
  signal \begin_r_i_4__0_n_0\ : STD_LOGIC;
  signal \^blocksync_out_lane1_i\ : STD_LOGIC;
  signal data2 : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_sh_invalid_c : STD_LOGIC;
  signal next_sh_valid_c : STD_LOGIC;
  signal next_slip_c : STD_LOGIC;
  signal next_sync_done_c : STD_LOGIC;
  signal next_test_sh_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \sh_count_equals_max_i__14\ : STD_LOGIC;
  signal \sh_invalid_cnt_equals_zero_i__4\ : STD_LOGIC;
  signal \sh_invalid_r_i_2__0_n_0\ : STD_LOGIC;
  signal slip_pulse_i : STD_LOGIC;
  signal sync_done_r : STD_LOGIC;
  signal \sync_done_r_i_3__0_n_0\ : STD_LOGIC;
  signal \sync_done_r_i_4__0_n_0\ : STD_LOGIC;
  signal sync_header_count_i0 : STD_LOGIC;
  signal \sync_header_count_i[0]_i_3__0_n_0\ : STD_LOGIC;
  signal sync_header_count_i_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sync_header_count_i_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \sync_header_invalid_count_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal sync_header_invalid_count_i_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal test_sh_r : STD_LOGIC;
  signal \test_sh_r_i_2__0_n_0\ : STD_LOGIC;
  signal \NLW_sync_header_count_i_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RXGEARBOXSLIP_OUT_i_3__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \RXGEARBOXSLIP_OUT_i_5__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \sync_done_r_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \sync_done_r_i_2__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[0]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[1]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[2]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[3]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[4]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[6]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[7]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[8]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[9]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \test_sh_r_i_2__0\ : label is "soft_lutpair11";
begin
  D(0) <= \^d\(0);
  blocksync_out_lane1_i <= \^blocksync_out_lane1_i\;
\BLOCKSYNC_OUT_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => system_reset_r2,
      I1 => p_1_in(1),
      I2 => \^blocksync_out_lane1_i\,
      I3 => sync_done_r,
      O => \BLOCKSYNC_OUT_i_1__0_n_0\
    );
BLOCKSYNC_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \BLOCKSYNC_OUT_i_1__0_n_0\,
      Q => \^blocksync_out_lane1_i\,
      R => '0'
    );
\RXGEARBOXSLIP_OUT_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444000"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \RXGEARBOXSLIP_OUT_i_2__0_n_0\,
      I2 => \RXGEARBOXSLIP_OUT_i_3__0_n_0\,
      I3 => \sh_count_equals_max_i__14\,
      I4 => \RXGEARBOXSLIP_OUT_i_5__0_n_0\,
      O => slip_pulse_i
    );
\RXGEARBOXSLIP_OUT_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => sync_done_r,
      I1 => p_1_in(1),
      I2 => p_1_in(2),
      I3 => p_1_in(3),
      I4 => test_sh_r,
      I5 => begin_r,
      O => \RXGEARBOXSLIP_OUT_i_2__0_n_0\
    );
\RXGEARBOXSLIP_OUT_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \begin_r_i_3__0_n_0\,
      I2 => \sh_invalid_cnt_equals_zero_i__4\,
      O => \RXGEARBOXSLIP_OUT_i_3__0_n_0\
    );
\RXGEARBOXSLIP_OUT_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \RXGEARBOXSLIP_OUT_i_6__0_n_0\,
      I1 => sync_header_count_i_reg(1),
      I2 => sync_header_count_i_reg(0),
      I3 => sync_header_count_i_reg(3),
      I4 => sync_header_count_i_reg(2),
      I5 => \RXGEARBOXSLIP_OUT_i_7__0_n_0\,
      O => \sh_count_equals_max_i__14\
    );
\RXGEARBOXSLIP_OUT_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \begin_r_i_3__0_n_0\,
      I2 => data2,
      I3 => p_1_in(1),
      O => \RXGEARBOXSLIP_OUT_i_5__0_n_0\
    );
\RXGEARBOXSLIP_OUT_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sync_header_count_i_reg(7),
      I1 => sync_header_count_i_reg(6),
      I2 => sync_header_count_i_reg(4),
      I3 => sync_header_count_i_reg(5),
      O => \RXGEARBOXSLIP_OUT_i_6__0_n_0\
    );
\RXGEARBOXSLIP_OUT_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sync_header_count_i_reg(13),
      I1 => sync_header_count_i_reg(12),
      I2 => sync_header_count_i_reg(14),
      I3 => sync_header_count_i_reg(15),
      I4 => \RXGEARBOXSLIP_OUT_i_8__0_n_0\,
      O => \RXGEARBOXSLIP_OUT_i_7__0_n_0\
    );
\RXGEARBOXSLIP_OUT_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sync_header_count_i_reg(10),
      I1 => sync_header_count_i_reg(11),
      I2 => sync_header_count_i_reg(8),
      I3 => sync_header_count_i_reg(9),
      O => \RXGEARBOXSLIP_OUT_i_8__0_n_0\
    );
RXGEARBOXSLIP_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => slip_pulse_i,
      Q => \^d\(0),
      R => '0'
    );
\begin_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFBAAAAA"
    )
        port map (
      I0 => \begin_r_i_2__2_n_0\,
      I1 => \sh_invalid_cnt_equals_zero_i__4\,
      I2 => p_1_in(3),
      I3 => p_1_in(2),
      I4 => \sh_count_equals_max_i__14\,
      I5 => \begin_r_i_3__0_n_0\,
      O => next_begin_c
    );
\begin_r_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => \RXGEARBOXSLIP_OUT_i_2__0_n_0\,
      I1 => sync_done_r,
      I2 => data2,
      I3 => p_1_in(1),
      O => \begin_r_i_2__2_n_0\
    );
\begin_r_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(1),
      I1 => sync_header_invalid_count_i_reg(0),
      I2 => sync_header_invalid_count_i_reg(3),
      I3 => sync_header_invalid_count_i_reg(2),
      I4 => \begin_r_i_4__0_n_0\,
      I5 => \^blocksync_out_lane1_i\,
      O => \begin_r_i_3__0_n_0\
    );
\begin_r_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(4),
      I1 => sync_header_invalid_count_i_reg(5),
      I2 => sync_header_invalid_count_i_reg(6),
      I3 => sync_header_invalid_count_i_reg(7),
      I4 => sync_header_invalid_count_i_reg(9),
      I5 => sync_header_invalid_count_i_reg(8),
      O => \begin_r_i_4__0_n_0\
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => system_reset_r2
    );
\sh_invalid_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000900000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \sh_invalid_r_i_2__0_n_0\,
      I3 => sync_done_r,
      I4 => test_sh_r,
      I5 => p_1_in(1),
      O => next_sh_invalid_c
    );
\sh_invalid_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => begin_r,
      I1 => rxheadervalid_lane1_i,
      I2 => p_1_in(2),
      I3 => p_1_in(3),
      O => \sh_invalid_r_i_2__0_n_0\
    );
sh_invalid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_sh_invalid_c,
      Q => p_1_in(2),
      R => system_reset_r2
    );
\sh_valid_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000600000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \sh_invalid_r_i_2__0_n_0\,
      I3 => sync_done_r,
      I4 => test_sh_r,
      I5 => p_1_in(1),
      O => next_sh_valid_c
    );
sh_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_sh_valid_c,
      Q => p_1_in(3),
      R => system_reset_r2
    );
\slip_count_i[15]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(1),
      O => p_0_in
    );
\slip_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \^d\(0),
      Q => \p_1_in__0\(1),
      R => p_0_in
    );
\slip_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(10),
      Q => \p_1_in__0\(11),
      R => p_0_in
    );
\slip_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(11),
      Q => \p_1_in__0\(12),
      R => p_0_in
    );
\slip_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(12),
      Q => \p_1_in__0\(13),
      R => p_0_in
    );
\slip_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(13),
      Q => \p_1_in__0\(14),
      R => p_0_in
    );
\slip_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(14),
      Q => \p_1_in__0\(15),
      R => p_0_in
    );
\slip_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(15),
      Q => data2,
      R => p_0_in
    );
\slip_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(1),
      Q => \p_1_in__0\(2),
      R => p_0_in
    );
\slip_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(2),
      Q => \p_1_in__0\(3),
      R => p_0_in
    );
\slip_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(3),
      Q => \p_1_in__0\(4),
      R => p_0_in
    );
\slip_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(4),
      Q => \p_1_in__0\(5),
      R => p_0_in
    );
\slip_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(5),
      Q => \p_1_in__0\(6),
      R => p_0_in
    );
\slip_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(6),
      Q => \p_1_in__0\(7),
      R => p_0_in
    );
\slip_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(7),
      Q => \p_1_in__0\(8),
      R => p_0_in
    );
\slip_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(8),
      Q => \p_1_in__0\(9),
      R => p_0_in
    );
\slip_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(9),
      Q => \p_1_in__0\(10),
      R => p_0_in
    );
\slip_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA20000000"
    )
        port map (
      I0 => \RXGEARBOXSLIP_OUT_i_2__0_n_0\,
      I1 => \sh_invalid_cnt_equals_zero_i__4\,
      I2 => \begin_r_i_3__0_n_0\,
      I3 => p_1_in(3),
      I4 => \sh_count_equals_max_i__14\,
      I5 => \RXGEARBOXSLIP_OUT_i_5__0_n_0\,
      O => next_slip_c
    );
slip_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_slip_c,
      Q => p_1_in(1),
      R => system_reset_r2
    );
\sync_done_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sh_invalid_cnt_equals_zero_i__4\,
      I1 => \sync_done_r_i_3__0_n_0\,
      I2 => \sh_count_equals_max_i__14\,
      O => next_sync_done_c
    );
\sync_done_r_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \sync_done_r_i_4__0_n_0\,
      I1 => sync_header_invalid_count_i_reg(2),
      I2 => sync_header_invalid_count_i_reg(3),
      I3 => sync_header_invalid_count_i_reg(0),
      I4 => sync_header_invalid_count_i_reg(1),
      O => \sh_invalid_cnt_equals_zero_i__4\
    );
\sync_done_r_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(2),
      I2 => sync_done_r,
      I3 => p_1_in(1),
      I4 => begin_r,
      I5 => test_sh_r,
      O => \sync_done_r_i_3__0_n_0\
    );
\sync_done_r_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(4),
      I1 => sync_header_invalid_count_i_reg(5),
      I2 => sync_header_invalid_count_i_reg(6),
      I3 => sync_header_invalid_count_i_reg(7),
      I4 => sync_header_invalid_count_i_reg(9),
      I5 => sync_header_invalid_count_i_reg(8),
      O => \sync_done_r_i_4__0_n_0\
    );
sync_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_sync_done_c,
      Q => sync_done_r,
      R => system_reset_r2
    );
\sync_header_count_i[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(2),
      O => sync_header_count_i0
    );
\sync_header_count_i[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_header_count_i_reg(0),
      O => \sync_header_count_i[0]_i_3__0_n_0\
    );
\sync_header_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2__0_n_7\,
      Q => sync_header_count_i_reg(0),
      R => begin_r
    );
\sync_header_count_i_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sync_header_count_i_reg[0]_i_2__0_n_0\,
      CO(2) => \sync_header_count_i_reg[0]_i_2__0_n_1\,
      CO(1) => \sync_header_count_i_reg[0]_i_2__0_n_2\,
      CO(0) => \sync_header_count_i_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \sync_header_count_i_reg[0]_i_2__0_n_4\,
      O(2) => \sync_header_count_i_reg[0]_i_2__0_n_5\,
      O(1) => \sync_header_count_i_reg[0]_i_2__0_n_6\,
      O(0) => \sync_header_count_i_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => sync_header_count_i_reg(3 downto 1),
      S(0) => \sync_header_count_i[0]_i_3__0_n_0\
    );
\sync_header_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1__0_n_5\,
      Q => sync_header_count_i_reg(10),
      R => begin_r
    );
\sync_header_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1__0_n_4\,
      Q => sync_header_count_i_reg(11),
      R => begin_r
    );
\sync_header_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1__0_n_7\,
      Q => sync_header_count_i_reg(12),
      R => begin_r
    );
\sync_header_count_i_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sync_header_count_i_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_sync_header_count_i_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \sync_header_count_i_reg[12]_i_1__0_n_1\,
      CO(1) => \sync_header_count_i_reg[12]_i_1__0_n_2\,
      CO(0) => \sync_header_count_i_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sync_header_count_i_reg[12]_i_1__0_n_4\,
      O(2) => \sync_header_count_i_reg[12]_i_1__0_n_5\,
      O(1) => \sync_header_count_i_reg[12]_i_1__0_n_6\,
      O(0) => \sync_header_count_i_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => sync_header_count_i_reg(15 downto 12)
    );
\sync_header_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1__0_n_6\,
      Q => sync_header_count_i_reg(13),
      R => begin_r
    );
\sync_header_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1__0_n_5\,
      Q => sync_header_count_i_reg(14),
      R => begin_r
    );
\sync_header_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1__0_n_4\,
      Q => sync_header_count_i_reg(15),
      R => begin_r
    );
\sync_header_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2__0_n_6\,
      Q => sync_header_count_i_reg(1),
      R => begin_r
    );
\sync_header_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2__0_n_5\,
      Q => sync_header_count_i_reg(2),
      R => begin_r
    );
\sync_header_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2__0_n_4\,
      Q => sync_header_count_i_reg(3),
      R => begin_r
    );
\sync_header_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1__0_n_7\,
      Q => sync_header_count_i_reg(4),
      R => begin_r
    );
\sync_header_count_i_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sync_header_count_i_reg[0]_i_2__0_n_0\,
      CO(3) => \sync_header_count_i_reg[4]_i_1__0_n_0\,
      CO(2) => \sync_header_count_i_reg[4]_i_1__0_n_1\,
      CO(1) => \sync_header_count_i_reg[4]_i_1__0_n_2\,
      CO(0) => \sync_header_count_i_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sync_header_count_i_reg[4]_i_1__0_n_4\,
      O(2) => \sync_header_count_i_reg[4]_i_1__0_n_5\,
      O(1) => \sync_header_count_i_reg[4]_i_1__0_n_6\,
      O(0) => \sync_header_count_i_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => sync_header_count_i_reg(7 downto 4)
    );
\sync_header_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1__0_n_6\,
      Q => sync_header_count_i_reg(5),
      R => begin_r
    );
\sync_header_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1__0_n_5\,
      Q => sync_header_count_i_reg(6),
      R => begin_r
    );
\sync_header_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1__0_n_4\,
      Q => sync_header_count_i_reg(7),
      R => begin_r
    );
\sync_header_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1__0_n_7\,
      Q => sync_header_count_i_reg(8),
      R => begin_r
    );
\sync_header_count_i_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sync_header_count_i_reg[4]_i_1__0_n_0\,
      CO(3) => \sync_header_count_i_reg[8]_i_1__0_n_0\,
      CO(2) => \sync_header_count_i_reg[8]_i_1__0_n_1\,
      CO(1) => \sync_header_count_i_reg[8]_i_1__0_n_2\,
      CO(0) => \sync_header_count_i_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sync_header_count_i_reg[8]_i_1__0_n_4\,
      O(2) => \sync_header_count_i_reg[8]_i_1__0_n_5\,
      O(1) => \sync_header_count_i_reg[8]_i_1__0_n_6\,
      O(0) => \sync_header_count_i_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => sync_header_count_i_reg(11 downto 8)
    );
\sync_header_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1__0_n_6\,
      Q => sync_header_count_i_reg(9),
      R => begin_r
    );
\sync_header_invalid_count_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      O => \p_0_in__5\(0)
    );
\sync_header_invalid_count_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      I1 => sync_header_invalid_count_i_reg(1),
      O => \p_0_in__5\(1)
    );
\sync_header_invalid_count_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(2),
      O => \p_0_in__5\(2)
    );
\sync_header_invalid_count_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(3),
      O => \p_0_in__5\(3)
    );
\sync_header_invalid_count_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(3),
      I1 => sync_header_invalid_count_i_reg(0),
      I2 => sync_header_invalid_count_i_reg(1),
      I3 => sync_header_invalid_count_i_reg(2),
      I4 => sync_header_invalid_count_i_reg(4),
      O => \p_0_in__5\(4)
    );
\sync_header_invalid_count_i[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(3),
      I4 => sync_header_invalid_count_i_reg(4),
      I5 => sync_header_invalid_count_i_reg(5),
      O => \p_0_in__5\(5)
    );
\sync_header_invalid_count_i[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sync_header_invalid_count_i[9]_i_2__0_n_0\,
      I1 => sync_header_invalid_count_i_reg(6),
      O => \p_0_in__5\(6)
    );
\sync_header_invalid_count_i[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(6),
      I1 => \sync_header_invalid_count_i[9]_i_2__0_n_0\,
      I2 => sync_header_invalid_count_i_reg(7),
      O => \p_0_in__5\(7)
    );
\sync_header_invalid_count_i[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(7),
      I1 => \sync_header_invalid_count_i[9]_i_2__0_n_0\,
      I2 => sync_header_invalid_count_i_reg(6),
      I3 => sync_header_invalid_count_i_reg(8),
      O => \p_0_in__5\(8)
    );
\sync_header_invalid_count_i[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(8),
      I1 => sync_header_invalid_count_i_reg(6),
      I2 => \sync_header_invalid_count_i[9]_i_2__0_n_0\,
      I3 => sync_header_invalid_count_i_reg(7),
      I4 => sync_header_invalid_count_i_reg(9),
      O => \p_0_in__5\(9)
    );
\sync_header_invalid_count_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(3),
      I4 => sync_header_invalid_count_i_reg(4),
      I5 => sync_header_invalid_count_i_reg(5),
      O => \sync_header_invalid_count_i[9]_i_2__0_n_0\
    );
\sync_header_invalid_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__5\(0),
      Q => sync_header_invalid_count_i_reg(0),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__5\(1),
      Q => sync_header_invalid_count_i_reg(1),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__5\(2),
      Q => sync_header_invalid_count_i_reg(2),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__5\(3),
      Q => sync_header_invalid_count_i_reg(3),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__5\(4),
      Q => sync_header_invalid_count_i_reg(4),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__5\(5),
      Q => sync_header_invalid_count_i_reg(5),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__5\(6),
      Q => sync_header_invalid_count_i_reg(6),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__5\(7),
      Q => sync_header_invalid_count_i_reg(7),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__5\(8),
      Q => sync_header_invalid_count_i_reg(8),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__5\(9),
      Q => sync_header_invalid_count_i_reg(9),
      R => begin_r
    );
\test_sh_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABA0000FFBA0000"
    )
        port map (
      I0 => begin_r,
      I1 => rxheadervalid_lane1_i,
      I2 => test_sh_r,
      I3 => \test_sh_r_i_2__0_n_0\,
      I4 => \RXGEARBOXSLIP_OUT_i_2__0_n_0\,
      I5 => \sh_count_equals_max_i__14\,
      O => next_test_sh_c
    );
\test_sh_r_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \begin_r_i_3__0_n_0\,
      I1 => p_1_in(2),
      I2 => p_1_in(3),
      O => \test_sh_r_i_2__0_n_0\
    );
test_sh_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_test_sh_c,
      Q => test_sh_r,
      R => system_reset_r2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CHANNEL_BOND_GEN is
  port (
    gen_ch_bond_int_reg_0 : out STD_LOGIC;
    gen_ch_bond_int_reg_1 : out STD_LOGIC;
    gen_ch_bond_int_reg_2 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 1 );
    datavalid_in_r : in STD_LOGIC;
    \free_count_r_reg[4]_0\ : in STD_LOGIC;
    gen_ch_bond_int_reg_3 : in STD_LOGIC
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CHANNEL_BOND_GEN;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CHANNEL_BOND_GEN is
  signal \free_count_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \free_count_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \free_count_r_reg__0\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal gen_ch_bond_int_i_1_n_0 : STD_LOGIC;
  signal \^gen_ch_bond_int_reg_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_DATA[53]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \TX_DATA[53]_i_3\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \free_count_r[0]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \free_count_r[0]_i_3\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \free_count_r[1]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \free_count_r[2]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \free_count_r[3]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \free_count_r[4]_i_1\ : label is "soft_lutpair189";
begin
  gen_ch_bond_int_reg_0 <= \^gen_ch_bond_int_reg_0\;
\TX_DATA[53]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_ch_bond_int_reg_0\,
      I1 => gen_cc_i(1),
      O => gen_ch_bond_int_reg_2
    );
\TX_DATA[53]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_ch_bond_int_reg_0\,
      I1 => gen_cc_i(0),
      O => gen_ch_bond_int_reg_1
    );
\free_count_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => datavalid_in_r,
      I1 => \free_count_r_reg__0\(0),
      I2 => \free_count_r[0]_i_3_n_0\,
      I3 => \free_count_r_reg[4]_0\,
      O => \free_count_r[0]_i_1_n_0\
    );
\free_count_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \free_count_r_reg__0\(1),
      I1 => \free_count_r_reg__0\(3),
      I2 => \free_count_r_reg__0\(4),
      I3 => \free_count_r_reg__0\(2),
      I4 => \free_count_r_reg__0\(0),
      O => \p_0_in__0\(4)
    );
\free_count_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \free_count_r_reg__0\(3),
      I1 => \free_count_r_reg__0\(4),
      I2 => \free_count_r_reg__0\(2),
      I3 => \free_count_r_reg__0\(1),
      O => \free_count_r[0]_i_3_n_0\
    );
\free_count_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \free_count_r_reg__0\(2),
      I1 => \free_count_r_reg__0\(4),
      I2 => \free_count_r_reg__0\(3),
      I3 => \free_count_r_reg__0\(1),
      O => \p_0_in__0\(3)
    );
\free_count_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \free_count_r_reg__0\(3),
      I1 => \free_count_r_reg__0\(4),
      I2 => \free_count_r_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\free_count_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \free_count_r_reg__0\(4),
      I1 => \free_count_r_reg__0\(3),
      O => \p_0_in__0\(1)
    );
\free_count_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \free_count_r_reg__0\(4),
      O => \p_0_in__0\(0)
    );
\free_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => datavalid_in_r,
      D => \p_0_in__0\(4),
      Q => \free_count_r_reg__0\(0),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => datavalid_in_r,
      D => \p_0_in__0\(3),
      Q => \free_count_r_reg__0\(1),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => datavalid_in_r,
      D => \p_0_in__0\(2),
      Q => \free_count_r_reg__0\(2),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => datavalid_in_r,
      D => \p_0_in__0\(1),
      Q => \free_count_r_reg__0\(3),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => datavalid_in_r,
      D => \p_0_in__0\(0),
      Q => \free_count_r_reg__0\(4),
      R => \free_count_r[0]_i_1_n_0\
    );
gen_ch_bond_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \free_count_r_reg__0\(1),
      I1 => \free_count_r_reg__0\(2),
      I2 => \free_count_r_reg__0\(4),
      I3 => \free_count_r_reg__0\(3),
      I4 => gen_ch_bond_int_reg_3,
      I5 => \free_count_r_reg__0\(0),
      O => gen_ch_bond_int_i_1_n_0
    );
gen_ch_bond_int_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => gen_ch_bond_int_i_1_n_0,
      Q => \^gen_ch_bond_int_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CHANNEL_ERR_DETECT is
  port (
    hard_err : out STD_LOGIC;
    channel_hard_err_c : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CHANNEL_ERR_DETECT;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CHANNEL_ERR_DETECT is
begin
CHANNEL_HARD_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => channel_hard_err_c,
      Q => hard_err,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CHANNEL_INIT_SM is
  port (
    reset_lanes_i : out STD_LOGIC;
    en_chan_sync_i : out STD_LOGIC;
    channel_bond_r_reg_0 : out STD_LOGIC;
    wait_for_lane_up_r_reg_0 : out STD_LOGIC;
    in0 : out STD_LOGIC;
    CHANNEL_UP_RX_IF_reg_0 : out STD_LOGIC;
    CHANNEL_UP_TX_IF_reg_0 : out STD_LOGIC;
    stg5_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wait_for_lane_up_r_reg_1 : out STD_LOGIC;
    stg5_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    stg5_reg_1 : out STD_LOGIC;
    R0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    channel_bond_r_reg_1 : out STD_LOGIC;
    CHANNEL_UP_TX_IF_reg_1 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    all_ch_bond_done_c : in STD_LOGIC;
    CHANNEL_UP_TX_IF_reg_2 : in STD_LOGIC;
    remote_ready_r_reg_0 : in STD_LOGIC;
    any_idles_r_reg_0 : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    \TX_DATA_reg[52]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[53]\ : in STD_LOGIC;
    \TX_DATA_reg[53]_0\ : in STD_LOGIC;
    \TX_DATA_reg[52]_0\ : in STD_LOGIC;
    \TX_DATA_reg[55]\ : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 1 );
    rst_pma_init_usrclk_0 : in STD_LOGIC;
    \TX_DATA_reg[52]_1\ : in STD_LOGIC;
    \TX_DATA_reg[53]_1\ : in STD_LOGIC;
    \TX_DATA_reg[53]_2\ : in STD_LOGIC;
    \TX_DATA_reg[52]_2\ : in STD_LOGIC;
    wait_for_lane_up_r_reg_2 : in STD_LOGIC;
    lane_up : in STD_LOGIC_VECTOR ( 0 to 0 );
    \chan_bond_timer_reg[0]_0\ : in STD_LOGIC;
    tx_dst_rdy_n_i : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    new_pkt_r : in STD_LOGIC
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CHANNEL_INIT_SM;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CHANNEL_INIT_SM is
  signal \^channel_up_rx_if_reg_0\ : STD_LOGIC;
  signal \^channel_up_tx_if_reg_0\ : STD_LOGIC;
  signal any_idles_r : STD_LOGIC;
  signal bond_passed_r : STD_LOGIC;
  signal chan_bond_reset_i : STD_LOGIC;
  signal chan_bond_timeout_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of chan_bond_timeout_val : signal is "true";
  signal chan_bond_timer : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \chan_bond_timer[0]_i_1_n_0\ : STD_LOGIC;
  signal \chan_bond_timer[8]_i_4_n_0\ : STD_LOGIC;
  signal chan_bond_timer_2 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal channel_bond_q : STD_LOGIC;
  signal channel_bond_qq : STD_LOGIC;
  signal channel_bond_r_i_1_n_0 : STD_LOGIC;
  signal \^channel_bond_r_reg_0\ : STD_LOGIC;
  signal channel_up_c : STD_LOGIC;
  signal channel_up_rx_c : STD_LOGIC;
  signal idle_xmit_cntr : STD_LOGIC;
  signal \idle_xmit_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[0]_i_5_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal ready_r : STD_LOGIC;
  signal \ready_r_i_1__1_n_0\ : STD_LOGIC;
  signal remote_ready_r : STD_LOGIC;
  signal reset_lanes_c : STD_LOGIC;
  signal reset_watchdog : STD_LOGIC;
  attribute RTL_KEEP of reset_watchdog : signal is "true";
  signal reset_watchdog_reg0_carry_i_1_n_0 : STD_LOGIC;
  signal reset_watchdog_reg0_carry_i_2_n_0 : STD_LOGIC;
  signal reset_watchdog_reg0_carry_i_3_n_0 : STD_LOGIC;
  signal reset_watchdog_reg0_carry_n_2 : STD_LOGIC;
  signal reset_watchdog_reg0_carry_n_3 : STD_LOGIC;
  signal wait_for_lane_up_r0 : STD_LOGIC;
  signal \^wait_for_lane_up_r_reg_0\ : STD_LOGIC;
  signal \^wait_for_lane_up_r_reg_1\ : STD_LOGIC;
  signal wait_for_remote_r : STD_LOGIC;
  signal wait_for_remote_r_i_1_n_0 : STD_LOGIC;
  signal wait_for_remote_r_i_2_n_0 : STD_LOGIC;
  signal wait_for_remote_r_i_3_n_0 : STD_LOGIC;
  signal watchdog_count_r : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \watchdog_count_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog_count_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog_count_r[2]_i_1_n_0\ : STD_LOGIC;
  signal NLW_reset_watchdog_reg0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_reset_watchdog_reg0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_DATA[53]_i_2__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \TX_DATA[55]_i_3__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \chan_bond_timer[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \chan_bond_timer[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \chan_bond_timer[3]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \chan_bond_timer[4]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \chan_bond_timer[7]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \chan_bond_timer[8]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of channel_bond_r_i_1 : label is "soft_lutpair194";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of en_chan_sync_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of en_chan_sync_flop_i : label is "FD";
  attribute SOFT_HLUTNM of gen_cc_flop_0_i_i_1 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of new_pkt_r_i_1 : label is "soft_lutpair190";
  attribute BOX_TYPE of reset_lanes_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_lanes_flop_0_i : label is "FD";
  attribute SOFT_HLUTNM of reset_lanes_flop_0_i_i_1 : label is "soft_lutpair192";
  attribute KEEP : string;
  attribute KEEP of reset_watchdog_reg : label is "yes";
begin
  CHANNEL_UP_RX_IF_reg_0 <= \^channel_up_rx_if_reg_0\;
  CHANNEL_UP_TX_IF_reg_0 <= \^channel_up_tx_if_reg_0\;
  channel_bond_r_reg_0 <= \^channel_bond_r_reg_0\;
  wait_for_lane_up_r_reg_0 <= \^wait_for_lane_up_r_reg_0\;
  wait_for_lane_up_r_reg_1 <= \^wait_for_lane_up_r_reg_1\;
CHANNEL_UP_RX_IF_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => bond_passed_r,
      I1 => ready_r,
      I2 => remote_ready_r,
      O => channel_up_rx_c
    );
CHANNEL_UP_RX_IF_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => channel_up_rx_c,
      Q => \^channel_up_rx_if_reg_0\,
      R => CHANNEL_UP_TX_IF_reg_2
    );
CHANNEL_UP_TX_IF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1500FFFF00000000"
    )
        port map (
      I0 => \^channel_bond_r_reg_0\,
      I1 => wait_for_remote_r,
      I2 => \idle_xmit_cntr[0]_i_4_n_0\,
      I3 => remote_ready_r,
      I4 => bond_passed_r,
      I5 => ready_r,
      O => channel_up_c
    );
CHANNEL_UP_TX_IF_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => channel_up_c,
      Q => \^channel_up_tx_if_reg_0\,
      R => CHANNEL_UP_TX_IF_reg_2
    );
CHAN_BOND_RESET_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => watchdog_count_r(1),
      I1 => watchdog_count_r(2),
      I2 => watchdog_count_r(0),
      O => chan_bond_reset_i
    );
CHAN_BOND_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => chan_bond_reset_i,
      Q => in0,
      R => '0'
    );
RX_SRC_RDY_N_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_up_rx_if_reg_0\,
      O => p_0_in
    );
\TX_DATA[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0B0B0B"
    )
        port map (
      I0 => \^wait_for_lane_up_r_reg_1\,
      I1 => \TX_DATA_reg[52]_0\,
      I2 => rst_pma_init_usrclk,
      I3 => \TX_DATA_reg[52]\,
      I4 => Q(2),
      I5 => \TX_DATA_reg[53]_0\,
      O => stg5_reg(0)
    );
\TX_DATA[52]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0B0B0B"
    )
        port map (
      I0 => \^wait_for_lane_up_r_reg_1\,
      I1 => \TX_DATA_reg[52]_2\,
      I2 => rst_pma_init_usrclk_0,
      I3 => \TX_DATA_reg[52]_1\,
      I4 => Q(0),
      I5 => \TX_DATA_reg[53]_2\,
      O => D(0)
    );
\TX_DATA[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2222222"
    )
        port map (
      I0 => \^wait_for_lane_up_r_reg_1\,
      I1 => rst_pma_init_usrclk,
      I2 => \TX_DATA_reg[52]\,
      I3 => Q(3),
      I4 => \TX_DATA_reg[53]\,
      I5 => \TX_DATA_reg[53]_0\,
      O => stg5_reg(1)
    );
\TX_DATA[53]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2222222"
    )
        port map (
      I0 => \^wait_for_lane_up_r_reg_1\,
      I1 => rst_pma_init_usrclk_0,
      I2 => \TX_DATA_reg[52]_1\,
      I3 => Q(1),
      I4 => \TX_DATA_reg[53]_1\,
      I5 => \TX_DATA_reg[53]_2\,
      O => D(1)
    );
\TX_DATA[53]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wait_for_lane_up_r_reg_0\,
      I1 => \^channel_bond_r_reg_0\,
      O => \^wait_for_lane_up_r_reg_1\
    );
\TX_DATA[55]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^channel_bond_r_reg_0\,
      I1 => \^wait_for_lane_up_r_reg_0\,
      I2 => \TX_DATA_reg[55]\,
      O => channel_bond_r_reg_1
    );
\TX_DATA[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => rst_pma_init_usrclk_0,
      I1 => \^channel_up_tx_if_reg_0\,
      I2 => \^wait_for_lane_up_r_reg_0\,
      I3 => \^channel_bond_r_reg_0\,
      I4 => \TX_DATA_reg[55]\,
      I5 => gen_cc_i(1),
      O => stg5_reg_1
    );
\TX_DATA[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => rst_pma_init_usrclk,
      I1 => \^channel_up_tx_if_reg_0\,
      I2 => \^wait_for_lane_up_r_reg_0\,
      I3 => \^channel_bond_r_reg_0\,
      I4 => \TX_DATA_reg[55]\,
      I5 => gen_cc_i(0),
      O => stg5_reg_0
    );
any_idles_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => any_idles_r_reg_0,
      Q => any_idles_r,
      R => '0'
    );
bond_passed_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => all_ch_bond_done_c,
      Q => bond_passed_r,
      R => '0'
    );
\chan_bond_timer[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001001111"
    )
        port map (
      I0 => \^wait_for_lane_up_r_reg_0\,
      I1 => bond_passed_r,
      I2 => channel_bond_q,
      I3 => channel_bond_qq,
      I4 => chan_bond_timer(0),
      I5 => \chan_bond_timer_reg[0]_0\,
      O => \chan_bond_timer[0]_i_1_n_0\
    );
\chan_bond_timer[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => chan_bond_timer(0),
      I1 => chan_bond_timer(1),
      O => p_2_in(1)
    );
\chan_bond_timer[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => chan_bond_timer(0),
      I1 => chan_bond_timer(1),
      I2 => chan_bond_timer(2),
      O => p_2_in(2)
    );
\chan_bond_timer[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => chan_bond_timer(1),
      I1 => chan_bond_timer(0),
      I2 => chan_bond_timer(2),
      I3 => chan_bond_timer(3),
      O => p_2_in(3)
    );
\chan_bond_timer[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => chan_bond_timer(2),
      I1 => chan_bond_timer(0),
      I2 => chan_bond_timer(1),
      I3 => chan_bond_timer(3),
      I4 => chan_bond_timer(4),
      O => p_2_in(4)
    );
\chan_bond_timer[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => chan_bond_timer(3),
      I1 => chan_bond_timer(1),
      I2 => chan_bond_timer(0),
      I3 => chan_bond_timer(2),
      I4 => chan_bond_timer(4),
      I5 => chan_bond_timer(5),
      O => p_2_in(5)
    );
\chan_bond_timer[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \chan_bond_timer[8]_i_4_n_0\,
      I1 => chan_bond_timer(6),
      O => p_2_in(6)
    );
\chan_bond_timer[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \chan_bond_timer[8]_i_4_n_0\,
      I1 => chan_bond_timer(6),
      I2 => chan_bond_timer(7),
      O => p_2_in(7)
    );
\chan_bond_timer[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => \chan_bond_timer_reg[0]_0\,
      I1 => channel_bond_qq,
      I2 => channel_bond_q,
      I3 => bond_passed_r,
      I4 => \^wait_for_lane_up_r_reg_0\,
      O => chan_bond_timer_2(8)
    );
\chan_bond_timer[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => chan_bond_timer(6),
      I1 => \chan_bond_timer[8]_i_4_n_0\,
      I2 => chan_bond_timer(7),
      I3 => chan_bond_timer(8),
      O => p_2_in(8)
    );
\chan_bond_timer[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => chan_bond_timer(5),
      I1 => chan_bond_timer(3),
      I2 => chan_bond_timer(1),
      I3 => chan_bond_timer(0),
      I4 => chan_bond_timer(2),
      I5 => chan_bond_timer(4),
      O => \chan_bond_timer[8]_i_4_n_0\
    );
\chan_bond_timer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \chan_bond_timer[0]_i_1_n_0\,
      Q => chan_bond_timer(0),
      R => '0'
    );
\chan_bond_timer_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_in(1),
      Q => chan_bond_timer(1),
      R => chan_bond_timer_2(8)
    );
\chan_bond_timer_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_in(2),
      Q => chan_bond_timer(2),
      R => chan_bond_timer_2(8)
    );
\chan_bond_timer_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_in(3),
      Q => chan_bond_timer(3),
      R => chan_bond_timer_2(8)
    );
\chan_bond_timer_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_in(4),
      Q => chan_bond_timer(4),
      R => chan_bond_timer_2(8)
    );
\chan_bond_timer_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_in(5),
      Q => chan_bond_timer(5),
      R => chan_bond_timer_2(8)
    );
\chan_bond_timer_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_in(6),
      Q => chan_bond_timer(6),
      R => chan_bond_timer_2(8)
    );
\chan_bond_timer_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_in(7),
      Q => chan_bond_timer(7),
      R => chan_bond_timer_2(8)
    );
\chan_bond_timer_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_in(8),
      Q => chan_bond_timer(8),
      R => chan_bond_timer_2(8)
    );
channel_bond_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \^channel_bond_r_reg_0\,
      Q => channel_bond_q,
      R => '0'
    );
channel_bond_qq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => channel_bond_q,
      Q => channel_bond_qq,
      R => '0'
    );
channel_bond_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => bond_passed_r,
      I1 => \^wait_for_lane_up_r_reg_0\,
      I2 => wait_for_lane_up_r0,
      O => channel_bond_r_i_1_n_0
    );
channel_bond_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => channel_bond_r_i_1_n_0,
      Q => \^channel_bond_r_reg_0\,
      R => '0'
    );
en_chan_sync_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \^channel_bond_r_reg_0\,
      Q => en_chan_sync_i,
      R => '0'
    );
gen_cc_flop_0_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      O => R0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(8)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(7)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(6)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(5)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(4)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(3)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(2)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(0)
    );
\idle_xmit_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => remote_ready_r,
      I1 => ready_r,
      I2 => bond_passed_r,
      I3 => \^wait_for_lane_up_r_reg_0\,
      O => \idle_xmit_cntr[0]_i_1_n_0\
    );
\idle_xmit_cntr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC8FF"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[5]\,
      I1 => wait_for_remote_r,
      I2 => any_idles_r,
      I3 => \idle_xmit_cntr[0]_i_4_n_0\,
      I4 => \idle_xmit_cntr[0]_i_5_n_0\,
      O => idle_xmit_cntr
    );
\idle_xmit_cntr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[3]\,
      I1 => \idle_xmit_cntr_reg_n_0_[5]\,
      I2 => \idle_xmit_cntr_reg_n_0_[4]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      I4 => \idle_xmit_cntr_reg_n_0_[1]\,
      I5 => \idle_xmit_cntr_reg_n_0_[0]\,
      O => \idle_xmit_cntr[0]_i_3_n_0\
    );
\idle_xmit_cntr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[0]\,
      I1 => \idle_xmit_cntr_reg_n_0_[1]\,
      I2 => \idle_xmit_cntr_reg_n_0_[2]\,
      I3 => \idle_xmit_cntr_reg_n_0_[4]\,
      I4 => \idle_xmit_cntr_reg_n_0_[5]\,
      I5 => \idle_xmit_cntr_reg_n_0_[3]\,
      O => \idle_xmit_cntr[0]_i_4_n_0\
    );
\idle_xmit_cntr[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[4]\,
      I1 => \idle_xmit_cntr_reg_n_0_[1]\,
      I2 => \idle_xmit_cntr_reg_n_0_[0]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      I4 => wait_for_remote_r,
      I5 => \idle_xmit_cntr_reg_n_0_[3]\,
      O => \idle_xmit_cntr[0]_i_5_n_0\
    );
\idle_xmit_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[1]\,
      I1 => \idle_xmit_cntr_reg_n_0_[3]\,
      I2 => \idle_xmit_cntr_reg_n_0_[5]\,
      I3 => \idle_xmit_cntr_reg_n_0_[4]\,
      I4 => \idle_xmit_cntr_reg_n_0_[2]\,
      I5 => \idle_xmit_cntr_reg_n_0_[0]\,
      O => \idle_xmit_cntr[1]_i_1_n_0\
    );
\idle_xmit_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA6AAA6AAA6AAA"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[2]\,
      I1 => \idle_xmit_cntr_reg_n_0_[4]\,
      I2 => \idle_xmit_cntr_reg_n_0_[5]\,
      I3 => \idle_xmit_cntr_reg_n_0_[3]\,
      I4 => \idle_xmit_cntr_reg_n_0_[1]\,
      I5 => \idle_xmit_cntr_reg_n_0_[0]\,
      O => \idle_xmit_cntr[2]_i_1_n_0\
    );
\idle_xmit_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA6A6A6A6A6A6A6A"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[3]\,
      I1 => \idle_xmit_cntr_reg_n_0_[5]\,
      I2 => \idle_xmit_cntr_reg_n_0_[4]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      I4 => \idle_xmit_cntr_reg_n_0_[0]\,
      I5 => \idle_xmit_cntr_reg_n_0_[1]\,
      O => \idle_xmit_cntr[3]_i_1_n_0\
    );
\idle_xmit_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5555555AAAAAAAA"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[5]\,
      I1 => \idle_xmit_cntr_reg_n_0_[1]\,
      I2 => \idle_xmit_cntr_reg_n_0_[0]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      I4 => \idle_xmit_cntr_reg_n_0_[3]\,
      I5 => \idle_xmit_cntr_reg_n_0_[4]\,
      O => \idle_xmit_cntr[4]_i_1_n_0\
    );
\idle_xmit_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[1]\,
      I1 => \idle_xmit_cntr_reg_n_0_[0]\,
      I2 => \idle_xmit_cntr_reg_n_0_[2]\,
      I3 => \idle_xmit_cntr_reg_n_0_[3]\,
      I4 => \idle_xmit_cntr_reg_n_0_[4]\,
      I5 => \idle_xmit_cntr_reg_n_0_[5]\,
      O => \idle_xmit_cntr[5]_i_1_n_0\
    );
\idle_xmit_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[0]_i_3_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[0]\,
      R => \idle_xmit_cntr[0]_i_1_n_0\
    );
\idle_xmit_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[1]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[1]\,
      R => \idle_xmit_cntr[0]_i_1_n_0\
    );
\idle_xmit_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[2]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[2]\,
      R => \idle_xmit_cntr[0]_i_1_n_0\
    );
\idle_xmit_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[3]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[3]\,
      R => \idle_xmit_cntr[0]_i_1_n_0\
    );
\idle_xmit_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[4]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[4]\,
      R => \idle_xmit_cntr[0]_i_1_n_0\
    );
\idle_xmit_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[5]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[5]\,
      R => \idle_xmit_cntr[0]_i_1_n_0\
    );
new_pkt_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA0020"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => tx_dst_rdy_n_i,
      I2 => s_axi_tx_tvalid,
      I3 => s_axi_tx_tlast,
      I4 => new_pkt_r,
      O => CHANNEL_UP_TX_IF_reg_1
    );
\ready_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4000000"
    )
        port map (
      I0 => \idle_xmit_cntr[0]_i_4_n_0\,
      I1 => wait_for_remote_r,
      I2 => ready_r,
      I3 => remote_ready_r,
      I4 => bond_passed_r,
      I5 => wait_for_lane_up_r0,
      O => \ready_r_i_1__1_n_0\
    );
ready_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \ready_r_i_1__1_n_0\,
      Q => ready_r,
      R => '0'
    );
remote_ready_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => remote_ready_r_reg_0,
      Q => remote_ready_r,
      R => '0'
    );
reset_lanes_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => reset_lanes_c,
      Q => reset_lanes_i,
      R => '0'
    );
reset_lanes_flop_0_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF15"
    )
        port map (
      I0 => \^wait_for_lane_up_r_reg_0\,
      I1 => wait_for_lane_up_r_reg_2,
      I2 => lane_up(0),
      I3 => CHANNEL_UP_TX_IF_reg_2,
      O => reset_lanes_c
    );
reset_watchdog_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in_0,
      Q => reset_watchdog,
      R => CHANNEL_UP_TX_IF_reg_2
    );
reset_watchdog_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_reset_watchdog_reg0_carry_CO_UNCONNECTED(3),
      CO(2) => p_0_in_0,
      CO(1) => reset_watchdog_reg0_carry_n_2,
      CO(0) => reset_watchdog_reg0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_reset_watchdog_reg0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => reset_watchdog_reg0_carry_i_1_n_0,
      S(1) => reset_watchdog_reg0_carry_i_2_n_0,
      S(0) => reset_watchdog_reg0_carry_i_3_n_0
    );
reset_watchdog_reg0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => chan_bond_timer(6),
      I1 => chan_bond_timeout_val(6),
      I2 => chan_bond_timeout_val(8),
      I3 => chan_bond_timer(8),
      I4 => chan_bond_timeout_val(7),
      I5 => chan_bond_timer(7),
      O => reset_watchdog_reg0_carry_i_1_n_0
    );
reset_watchdog_reg0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => chan_bond_timer(3),
      I1 => chan_bond_timeout_val(3),
      I2 => chan_bond_timeout_val(5),
      I3 => chan_bond_timer(5),
      I4 => chan_bond_timeout_val(4),
      I5 => chan_bond_timer(4),
      O => reset_watchdog_reg0_carry_i_2_n_0
    );
reset_watchdog_reg0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => chan_bond_timer(0),
      I1 => chan_bond_timeout_val(0),
      I2 => chan_bond_timeout_val(2),
      I3 => chan_bond_timer(2),
      I4 => chan_bond_timeout_val(1),
      I5 => chan_bond_timer(1),
      O => reset_watchdog_reg0_carry_i_3_n_0
    );
wait_for_lane_up_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => watchdog_count_r(0),
      I1 => watchdog_count_r(2),
      I2 => watchdog_count_r(1),
      I3 => CHANNEL_UP_TX_IF_reg_2,
      I4 => wait_for_lane_up_r_reg_2,
      I5 => lane_up(0),
      O => wait_for_lane_up_r0
    );
wait_for_lane_up_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => wait_for_lane_up_r0,
      Q => \^wait_for_lane_up_r_reg_0\,
      R => '0'
    );
wait_for_remote_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008C8C8C88"
    )
        port map (
      I0 => wait_for_remote_r_i_2_n_0,
      I1 => bond_passed_r,
      I2 => remote_ready_r,
      I3 => wait_for_remote_r,
      I4 => ready_r,
      I5 => wait_for_lane_up_r0,
      O => wait_for_remote_r_i_1_n_0
    );
wait_for_remote_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEAEEE"
    )
        port map (
      I0 => \^channel_bond_r_reg_0\,
      I1 => wait_for_remote_r,
      I2 => \idle_xmit_cntr_reg_n_0_[0]\,
      I3 => \idle_xmit_cntr_reg_n_0_[1]\,
      I4 => wait_for_remote_r_i_3_n_0,
      O => wait_for_remote_r_i_2_n_0
    );
wait_for_remote_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[3]\,
      I1 => \idle_xmit_cntr_reg_n_0_[5]\,
      I2 => \idle_xmit_cntr_reg_n_0_[4]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      O => wait_for_remote_r_i_3_n_0
    );
wait_for_remote_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => wait_for_remote_r_i_1_n_0,
      Q => wait_for_remote_r,
      R => '0'
    );
\watchdog_count_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => watchdog_count_r(0),
      I1 => watchdog_count_r(2),
      I2 => watchdog_count_r(1),
      I3 => reset_watchdog,
      O => \watchdog_count_r[0]_i_1_n_0\
    );
\watchdog_count_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC2"
    )
        port map (
      I0 => watchdog_count_r(0),
      I1 => watchdog_count_r(2),
      I2 => watchdog_count_r(1),
      I3 => reset_watchdog,
      O => \watchdog_count_r[1]_i_1_n_0\
    );
\watchdog_count_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => watchdog_count_r(0),
      I1 => watchdog_count_r(2),
      I2 => watchdog_count_r(1),
      I3 => reset_watchdog,
      O => \watchdog_count_r[2]_i_1_n_0\
    );
\watchdog_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \watchdog_count_r[0]_i_1_n_0\,
      Q => watchdog_count_r(0),
      R => CHANNEL_UP_TX_IF_reg_2
    );
\watchdog_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \watchdog_count_r[1]_i_1_n_0\,
      Q => watchdog_count_r(1),
      R => CHANNEL_UP_TX_IF_reg_2
    );
\watchdog_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \watchdog_count_r[2]_i_1_n_0\,
      Q => watchdog_count_r(2),
      R => CHANNEL_UP_TX_IF_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CH_BOND_MASTER is
  port (
    rxchanisaligned : out STD_LOGIC;
    do_rd_en_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    user_clk : in STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    rxchanisaligned1_out : in STD_LOGIC;
    master_do_rd_en_out_reg : in STD_LOGIC;
    enchansync_dlyd_i : in STD_LOGIC;
    master_do_rd_en_q : in STD_LOGIC;
    DOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CB_align_ver : in STD_LOGIC;
    CB_flag_flopped : in STD_LOGIC
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CH_BOND_MASTER;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CH_BOND_MASTER is
  signal alignment_done_r : STD_LOGIC;
  signal alignment_done_r_i_1_n_0 : STD_LOGIC;
  signal cb_rxdatavalid_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cb_rxdatavalid_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[2]_i_2__0_n_0\ : STD_LOGIC;
  signal count_maxskew_load : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \count_maxskew_load[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_maxskew_load[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_maxskew_load[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_maxskew_load[2]_i_2_n_0\ : STD_LOGIC;
  signal hold_rd_ptr_i : STD_LOGIC;
  signal \hold_rd_ptr_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_maxskew_load[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \count_maxskew_load[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \count_maxskew_load[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \hold_rd_ptr_i_1__0\ : label is "soft_lutpair31";
begin
\CHBONDO[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => count_maxskew_load(0),
      I1 => count_maxskew_load(2),
      I2 => count_maxskew_load(1),
      I3 => enchansync_dlyd_i,
      I4 => CB_align_ver,
      O => D(0)
    );
\CHBONDO[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444F4444"
    )
        port map (
      I0 => alignment_done_r,
      I1 => \cb_rxdatavalid_cnt[1]_i_2__0_n_0\,
      I2 => count_maxskew_load(0),
      I3 => count_maxskew_load(2),
      I4 => count_maxskew_load(1),
      O => D(1)
    );
alignment_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF020202"
    )
        port map (
      I0 => count_maxskew_load(2),
      I1 => count_maxskew_load(0),
      I2 => count_maxskew_load(1),
      I3 => enchansync_dlyd_i,
      I4 => alignment_done_r,
      O => alignment_done_r_i_1_n_0
    );
alignment_done_r_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => alignment_done_r_i_1_n_0,
      Q => alignment_done_r
    );
\cb_rxdatavalid_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FE0E0E0E"
    )
        port map (
      I0 => \cb_rxdatavalid_cnt[0]_i_2__0_n_0\,
      I1 => \cb_rxdatavalid_cnt[0]_i_3__0_n_0\,
      I2 => \cb_rxdatavalid_cnt[1]_i_2__0_n_0\,
      I3 => DOP(0),
      I4 => master_do_rd_en_q,
      I5 => \cb_rxdatavalid_cnt[0]_i_4__0_n_0\,
      O => \cb_rxdatavalid_cnt[0]_i_1__0_n_0\
    );
\cb_rxdatavalid_cnt[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FD50080"
    )
        port map (
      I0 => cb_rxdatavalid_cnt(1),
      I1 => DOP(1),
      I2 => master_do_rd_en_q,
      I3 => cb_rxdatavalid_cnt(0),
      I4 => cb_rxdatavalid_cnt(2),
      O => \cb_rxdatavalid_cnt[0]_i_2__0_n_0\
    );
\cb_rxdatavalid_cnt[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70000000"
    )
        port map (
      I0 => DOP(0),
      I1 => master_do_rd_en_q,
      I2 => cb_rxdatavalid_cnt(0),
      I3 => cb_rxdatavalid_cnt(2),
      I4 => cb_rxdatavalid_cnt(1),
      O => \cb_rxdatavalid_cnt[0]_i_3__0_n_0\
    );
\cb_rxdatavalid_cnt[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => enchansync_dlyd_i,
      I1 => master_do_rd_en_q,
      I2 => DOP(2),
      I3 => DOP(1),
      O => \cb_rxdatavalid_cnt[0]_i_4__0_n_0\
    );
\cb_rxdatavalid_cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0080"
    )
        port map (
      I0 => enchansync_dlyd_i,
      I1 => master_do_rd_en_q,
      I2 => DOP(2),
      I3 => DOP(1),
      I4 => \cb_rxdatavalid_cnt[1]_i_2__0_n_0\,
      I5 => \cb_rxdatavalid_cnt[1]_i_3_n_0\,
      O => \cb_rxdatavalid_cnt[1]_i_1__0_n_0\
    );
\cb_rxdatavalid_cnt[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888080"
    )
        port map (
      I0 => enchansync_dlyd_i,
      I1 => master_do_rd_en_q,
      I2 => DOP(3),
      I3 => CB_flag_flopped,
      I4 => DOP(2),
      O => \cb_rxdatavalid_cnt[1]_i_2__0_n_0\
    );
\cb_rxdatavalid_cnt[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9830303018303030"
    )
        port map (
      I0 => DOP(1),
      I1 => cb_rxdatavalid_cnt(1),
      I2 => cb_rxdatavalid_cnt(2),
      I3 => cb_rxdatavalid_cnt(0),
      I4 => master_do_rd_en_q,
      I5 => DOP(0),
      O => \cb_rxdatavalid_cnt[1]_i_3_n_0\
    );
\cb_rxdatavalid_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8888888"
    )
        port map (
      I0 => cb_rxdatavalid_cnt(2),
      I1 => cb_rxdatavalid_cnt(1),
      I2 => cb_rxdatavalid_cnt(0),
      I3 => master_do_rd_en_q,
      I4 => DOP(1),
      I5 => \cb_rxdatavalid_cnt[2]_i_2__0_n_0\,
      O => \cb_rxdatavalid_cnt[2]_i_1__0_n_0\
    );
\cb_rxdatavalid_cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFCC000000000000"
    )
        port map (
      I0 => CB_flag_flopped,
      I1 => DOP(3),
      I2 => DOP(1),
      I3 => DOP(2),
      I4 => master_do_rd_en_q,
      I5 => enchansync_dlyd_i,
      O => \cb_rxdatavalid_cnt[2]_i_2__0_n_0\
    );
\cb_rxdatavalid_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \cb_rxdatavalid_cnt[0]_i_1__0_n_0\,
      Q => cb_rxdatavalid_cnt(0)
    );
\cb_rxdatavalid_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \cb_rxdatavalid_cnt[1]_i_1__0_n_0\,
      Q => cb_rxdatavalid_cnt(1)
    );
\cb_rxdatavalid_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \cb_rxdatavalid_cnt[2]_i_1__0_n_0\,
      Q => cb_rxdatavalid_cnt(2)
    );
\count_maxskew_load[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => count_maxskew_load(2),
      I1 => count_maxskew_load(1),
      I2 => count_maxskew_load(0),
      I3 => \count_maxskew_load[2]_i_2_n_0\,
      O => \count_maxskew_load[0]_i_1_n_0\
    );
\count_maxskew_load[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0098"
    )
        port map (
      I0 => count_maxskew_load(0),
      I1 => count_maxskew_load(1),
      I2 => count_maxskew_load(2),
      I3 => \count_maxskew_load[2]_i_2_n_0\,
      O => \count_maxskew_load[1]_i_1_n_0\
    );
\count_maxskew_load[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \count_maxskew_load[2]_i_2_n_0\,
      I1 => count_maxskew_load(0),
      I2 => count_maxskew_load(1),
      I3 => count_maxskew_load(2),
      O => \count_maxskew_load[2]_i_1_n_0\
    );
\count_maxskew_load[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => cb_rxdatavalid_cnt(2),
      I1 => cb_rxdatavalid_cnt(1),
      I2 => cb_rxdatavalid_cnt(0),
      I3 => enchansync_dlyd_i,
      I4 => alignment_done_r,
      O => \count_maxskew_load[2]_i_2_n_0\
    );
\count_maxskew_load_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \count_maxskew_load[0]_i_1_n_0\,
      Q => count_maxskew_load(0)
    );
\count_maxskew_load_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \count_maxskew_load[1]_i_1_n_0\,
      Q => count_maxskew_load(1)
    );
\count_maxskew_load_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \count_maxskew_load[2]_i_1_n_0\,
      Q => count_maxskew_load(2)
    );
do_rd_en_lane1_i_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => master_do_rd_en_out_reg,
      I1 => hold_rd_ptr_i,
      O => do_rd_en_reg
    );
\hold_rd_ptr_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFE"
    )
        port map (
      I0 => \count_maxskew_load[2]_i_2_n_0\,
      I1 => count_maxskew_load(0),
      I2 => count_maxskew_load(1),
      I3 => count_maxskew_load(2),
      O => \hold_rd_ptr_i_1__0_n_0\
    );
hold_rd_ptr_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \hold_rd_ptr_i_1__0_n_0\,
      Q => hold_rd_ptr_i
    );
rxchanisaligned_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => rxchanisaligned1_out,
      Q => rxchanisaligned
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CH_BOND_SLAVE is
  port (
    rxchanisaligned : out STD_LOGIC;
    do_rd_en_reg : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    enchansync_dlyd_i : in STD_LOGIC;
    rxchanisaligned_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    underflow_flag_c : in STD_LOGIC;
    DOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cb_rxdatavalid_cnt_reg[2]_0\ : in STD_LOGIC;
    CB_flag_flopped : in STD_LOGIC;
    CB_align_ver : in STD_LOGIC;
    do_rd_en_i_inferred_i_1_0 : in STD_LOGIC
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CH_BOND_SLAVE;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CH_BOND_SLAVE is
  signal CB_av_s_r : STD_LOGIC;
  signal CB_av_s_r0 : STD_LOGIC;
  signal cb_rxdatavalid_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cb_rxdatavalid_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal hold_rd_ptr_i : STD_LOGIC;
  signal hold_rd_ptr_i_1_n_0 : STD_LOGIC;
  signal \master_ack_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \master_ack_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \master_ack_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \master_ack_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \master_ack_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal master_stop_next_cb_r : STD_LOGIC;
  signal master_stop_next_cb_r_i_1_n_0 : STD_LOGIC;
  signal master_stop_prev_cb_r : STD_LOGIC;
  signal master_stop_prev_cb_r_i_1_n_0 : STD_LOGIC;
  signal \^rxchanisaligned\ : STD_LOGIC;
  signal \rxchanisaligned_i_1__0_n_0\ : STD_LOGIC;
  signal slave_stop_cb_r : STD_LOGIC;
  signal slave_stop_cb_r_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CB_av_s_r_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \cb_rxdatavalid_cnt[0]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \cb_rxdatavalid_cnt[0]_i_4\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \cb_rxdatavalid_cnt[0]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \cb_rxdatavalid_cnt[1]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \master_ack_cnt[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \master_ack_cnt[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of master_stop_prev_cb_r_i_1 : label is "soft_lutpair16";
begin
  rxchanisaligned <= \^rxchanisaligned\;
CB_av_s_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CB_align_ver,
      I1 => enchansync_dlyd_i,
      O => CB_av_s_r0
    );
CB_av_s_r_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => CB_av_s_r0,
      Q => CB_av_s_r
    );
\cb_rxdatavalid_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAA00EA"
    )
        port map (
      I0 => \cb_rxdatavalid_cnt[0]_i_2_n_0\,
      I1 => cb_rxdatavalid_cnt(2),
      I2 => \cb_rxdatavalid_cnt[0]_i_3_n_0\,
      I3 => \master_ack_cnt[1]_i_2_n_0\,
      I4 => \cb_rxdatavalid_cnt[0]_i_4_n_0\,
      I5 => \cb_rxdatavalid_cnt[0]_i_5_n_0\,
      O => \cb_rxdatavalid_cnt[0]_i_1_n_0\
    );
\cb_rxdatavalid_cnt[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CCCE444"
    )
        port map (
      I0 => cb_rxdatavalid_cnt(1),
      I1 => cb_rxdatavalid_cnt(2),
      I2 => \cb_rxdatavalid_cnt_reg[2]_0\,
      I3 => DOP(1),
      I4 => cb_rxdatavalid_cnt(0),
      O => \cb_rxdatavalid_cnt[0]_i_2_n_0\
    );
\cb_rxdatavalid_cnt[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cb_rxdatavalid_cnt(0),
      I1 => cb_rxdatavalid_cnt(1),
      O => \cb_rxdatavalid_cnt[0]_i_3_n_0\
    );
\cb_rxdatavalid_cnt[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cb_rxdatavalid_cnt_reg[2]_0\,
      I1 => DOP(0),
      O => \cb_rxdatavalid_cnt[0]_i_4_n_0\
    );
\cb_rxdatavalid_cnt[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => DOP(1),
      I1 => enchansync_dlyd_i,
      I2 => DOP(2),
      I3 => \cb_rxdatavalid_cnt_reg[2]_0\,
      O => \cb_rxdatavalid_cnt[0]_i_5_n_0\
    );
\cb_rxdatavalid_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF98181818"
    )
        port map (
      I0 => \cb_rxdatavalid_cnt[1]_i_2_n_0\,
      I1 => cb_rxdatavalid_cnt(1),
      I2 => cb_rxdatavalid_cnt(2),
      I3 => DOP(0),
      I4 => \cb_rxdatavalid_cnt_reg[2]_0\,
      I5 => \cb_rxdatavalid_cnt[2]_i_2_n_0\,
      O => \cb_rxdatavalid_cnt[1]_i_1_n_0\
    );
\cb_rxdatavalid_cnt[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cb_rxdatavalid_cnt(0),
      I1 => DOP(1),
      I2 => \cb_rxdatavalid_cnt_reg[2]_0\,
      O => \cb_rxdatavalid_cnt[1]_i_2_n_0\
    );
\cb_rxdatavalid_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8888888"
    )
        port map (
      I0 => cb_rxdatavalid_cnt(2),
      I1 => cb_rxdatavalid_cnt(1),
      I2 => \cb_rxdatavalid_cnt_reg[2]_0\,
      I3 => DOP(1),
      I4 => cb_rxdatavalid_cnt(0),
      I5 => \cb_rxdatavalid_cnt[2]_i_2_n_0\,
      O => \cb_rxdatavalid_cnt[2]_i_1_n_0\
    );
\cb_rxdatavalid_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0C0D0C0F0C0D0C0"
    )
        port map (
      I0 => CB_flag_flopped,
      I1 => DOP(3),
      I2 => \cb_rxdatavalid_cnt_reg[2]_0\,
      I3 => DOP(2),
      I4 => enchansync_dlyd_i,
      I5 => DOP(1),
      O => \cb_rxdatavalid_cnt[2]_i_2_n_0\
    );
\cb_rxdatavalid_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \cb_rxdatavalid_cnt[0]_i_1_n_0\,
      Q => cb_rxdatavalid_cnt(0)
    );
\cb_rxdatavalid_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \cb_rxdatavalid_cnt[1]_i_1_n_0\,
      Q => cb_rxdatavalid_cnt(1)
    );
\cb_rxdatavalid_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \cb_rxdatavalid_cnt[2]_i_1_n_0\,
      Q => cb_rxdatavalid_cnt(2)
    );
do_rd_en_i_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => do_rd_en_i_inferred_i_1_0,
      I1 => hold_rd_ptr_i,
      O => do_rd_en_reg
    );
hold_rd_ptr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FF08FF080000"
    )
        port map (
      I0 => \cb_rxdatavalid_cnt[0]_i_3_n_0\,
      I1 => enchansync_dlyd_i,
      I2 => cb_rxdatavalid_cnt(2),
      I3 => slave_stop_cb_r,
      I4 => master_stop_prev_cb_r,
      I5 => master_stop_next_cb_r,
      O => hold_rd_ptr_i_1_n_0
    );
hold_rd_ptr_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => hold_rd_ptr_i_1_n_0,
      Q => hold_rd_ptr_i
    );
\master_ack_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BBB"
    )
        port map (
      I0 => \master_ack_cnt_reg_n_0_[1]\,
      I1 => \master_ack_cnt_reg_n_0_[0]\,
      I2 => \master_ack_cnt[1]_i_2_n_0\,
      I3 => enchansync_dlyd_i,
      O => \master_ack_cnt[0]_i_1_n_0\
    );
\master_ack_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
        port map (
      I0 => \master_ack_cnt_reg_n_0_[1]\,
      I1 => \master_ack_cnt_reg_n_0_[0]\,
      I2 => \master_ack_cnt[1]_i_2_n_0\,
      I3 => enchansync_dlyd_i,
      O => \master_ack_cnt[1]_i_1_n_0\
    );
\master_ack_cnt[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C8"
    )
        port map (
      I0 => DOP(3),
      I1 => \cb_rxdatavalid_cnt_reg[2]_0\,
      I2 => DOP(2),
      I3 => CB_flag_flopped,
      O => \master_ack_cnt[1]_i_2_n_0\
    );
\master_ack_cnt_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => user_clk,
      CE => '1',
      D => \master_ack_cnt[0]_i_1_n_0\,
      PRE => cbcc_reset_cbstg2_rd_clk,
      Q => \master_ack_cnt_reg_n_0_[0]\
    );
\master_ack_cnt_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => user_clk,
      CE => '1',
      D => \master_ack_cnt[1]_i_1_n_0\,
      PRE => cbcc_reset_cbstg2_rd_clk,
      Q => \master_ack_cnt_reg_n_0_[1]\
    );
master_stop_next_cb_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF002A0000"
    )
        port map (
      I0 => enchansync_dlyd_i,
      I1 => \master_ack_cnt_reg_n_0_[0]\,
      I2 => \master_ack_cnt_reg_n_0_[1]\,
      I3 => rxchanisaligned_reg_0(0),
      I4 => rxchanisaligned_reg_0(1),
      I5 => master_stop_next_cb_r,
      O => master_stop_next_cb_r_i_1_n_0
    );
master_stop_next_cb_r_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => master_stop_next_cb_r_i_1_n_0,
      Q => master_stop_next_cb_r
    );
master_stop_prev_cb_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F20"
    )
        port map (
      I0 => enchansync_dlyd_i,
      I1 => rxchanisaligned_reg_0(0),
      I2 => rxchanisaligned_reg_0(1),
      I3 => master_stop_prev_cb_r,
      O => master_stop_prev_cb_r_i_1_n_0
    );
master_stop_prev_cb_r_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => master_stop_prev_cb_r_i_1_n_0,
      Q => master_stop_prev_cb_r
    );
\rxchanisaligned_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFB0000FF00"
    )
        port map (
      I0 => CB_av_s_r,
      I1 => rxchanisaligned_reg_0(0),
      I2 => rxchanisaligned_reg_0(1),
      I3 => hold_rd_ptr_i,
      I4 => underflow_flag_c,
      I5 => \^rxchanisaligned\,
      O => \rxchanisaligned_i_1__0_n_0\
    );
rxchanisaligned_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \rxchanisaligned_i_1__0_n_0\,
      Q => \^rxchanisaligned\
    );
slave_stop_cb_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EE0000E0E00000"
    )
        port map (
      I0 => master_stop_next_cb_r,
      I1 => master_stop_prev_cb_r,
      I2 => slave_stop_cb_r,
      I3 => cb_rxdatavalid_cnt(2),
      I4 => enchansync_dlyd_i,
      I5 => \cb_rxdatavalid_cnt[0]_i_3_n_0\,
      O => slave_stop_cb_r_i_1_n_0
    );
slave_stop_cb_r_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => slave_stop_cb_r_i_1_n_0,
      Q => slave_stop_cb_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_DESCRAMBLER_64B66B is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CC_detect : out STD_LOGIC;
    CB_detect0 : out STD_LOGIC;
    \descrambler_reg[39]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    CC_detect_dlyd1 : in STD_LOGIC;
    CB_detect_dlyd0p5 : in STD_LOGIC;
    rxdatavalid_to_fifo_i : in STD_LOGIC;
    CC_detect_dlyd1_i_2_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \descrambler_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \unscrambled_data_i_reg[13]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_DESCRAMBLER_64B66B;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_DESCRAMBLER_64B66B is
  signal CC_detect_dlyd1_i_2_n_0 : STD_LOGIC;
  signal CC_detect_dlyd1_i_3_n_0 : STD_LOGIC;
  signal CC_detect_dlyd1_i_4_n_0 : STD_LOGIC;
  signal CC_detect_dlyd1_i_5_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \descrambler[57]_i_1_n_0\ : STD_LOGIC;
  signal \^descrambler_reg[39]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \descrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[52]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[53]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[54]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[55]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[56]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[57]\ : STD_LOGIC;
  signal p_100_in : STD_LOGIC;
  signal p_67_in : STD_LOGIC;
  signal p_69_in : STD_LOGIC;
  signal p_73_in : STD_LOGIC;
  signal p_75_in : STD_LOGIC;
  signal p_78_in : STD_LOGIC;
  signal p_80_in : STD_LOGIC;
  signal p_84_in : STD_LOGIC;
  signal p_86_in : STD_LOGIC;
  signal p_89_in : STD_LOGIC;
  signal p_91_in : STD_LOGIC;
  signal p_95_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal poly : STD_LOGIC_VECTOR ( 57 downto 32 );
  signal tempData : STD_LOGIC_VECTOR ( 0 to 17 );
  signal unscrambled_data_i0 : STD_LOGIC;
  signal unscrambled_data_i012_out : STD_LOGIC;
  signal unscrambled_data_i016_out : STD_LOGIC;
  signal unscrambled_data_i020_out : STD_LOGIC;
  signal unscrambled_data_i024_out : STD_LOGIC;
  signal unscrambled_data_i028_out : STD_LOGIC;
  signal unscrambled_data_i032_out : STD_LOGIC;
  signal unscrambled_data_i036_out : STD_LOGIC;
  signal unscrambled_data_i040_out : STD_LOGIC;
  signal unscrambled_data_i044_out : STD_LOGIC;
  signal unscrambled_data_i048_out : STD_LOGIC;
  signal unscrambled_data_i04_out : STD_LOGIC;
  signal unscrambled_data_i08_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CB_detect_dlyd0p5_i_1 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of CC_detect_dlyd1_i_1 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \unscrambled_data_i[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \unscrambled_data_i[10]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \unscrambled_data_i[11]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \unscrambled_data_i[12]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \unscrambled_data_i[19]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \unscrambled_data_i[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \unscrambled_data_i[20]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \unscrambled_data_i[21]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \unscrambled_data_i[22]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \unscrambled_data_i[23]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \unscrambled_data_i[24]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \unscrambled_data_i[25]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \unscrambled_data_i[26]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \unscrambled_data_i[27]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \unscrambled_data_i[28]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \unscrambled_data_i[29]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \unscrambled_data_i[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \unscrambled_data_i[30]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \unscrambled_data_i[31]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \unscrambled_data_i[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \unscrambled_data_i[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \unscrambled_data_i[5]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \unscrambled_data_i[6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \unscrambled_data_i[7]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \unscrambled_data_i[8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \unscrambled_data_i[9]_i_1\ : label is "soft_lutpair55";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  \descrambler_reg[39]_0\(1 downto 0) <= \^descrambler_reg[39]_0\(1 downto 0);
CB_detect_dlyd0p5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => CC_detect_dlyd1_i_2_n_0,
      I1 => \^q\(23),
      I2 => \^q\(22),
      I3 => \^q\(19),
      I4 => \^q\(27),
      O => CB_detect0
    );
CC_detect_dlyd1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => CC_detect_dlyd1_i_2_n_0,
      I1 => \^q\(22),
      I2 => \^q\(23),
      I3 => \^q\(19),
      I4 => \^q\(27),
      O => CC_detect
    );
CC_detect_dlyd1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => CC_detect_dlyd1_i_3_n_0,
      I1 => CC_detect_dlyd1_i_4_n_0,
      I2 => CC_detect_dlyd1_i_5_n_0,
      I3 => \^q\(21),
      I4 => rxdatavalid_to_fifo_i,
      I5 => \^q\(24),
      O => CC_detect_dlyd1_i_2_n_0
    );
CC_detect_dlyd1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^q\(17),
      I2 => \^q\(28),
      I3 => \^q\(18),
      O => CC_detect_dlyd1_i_3_n_0
    );
CC_detect_dlyd1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(26),
      I2 => CC_detect_dlyd1_i_2_0(1),
      I3 => \^q\(30),
      O => CC_detect_dlyd1_i_4_n_0
    );
CC_detect_dlyd1_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => CC_detect_dlyd1_i_2_0(0),
      I1 => \^q\(20),
      I2 => \^q\(31),
      I3 => \^q\(25),
      O => CC_detect_dlyd1_i_5_n_0
    );
CC_detect_pulse_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => CC_detect_dlyd1_i_2_n_0,
      I1 => \^q\(22),
      I2 => \^q\(23),
      I3 => \^q\(19),
      I4 => \^q\(27),
      I5 => CC_detect_dlyd1,
      O => D(1)
    );
\descrambler[57]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in0,
      O => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(0),
      Q => poly(32),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(10),
      Q => poly(42),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(11),
      Q => poly(43),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(12),
      Q => poly(44),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(13),
      Q => poly(45),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(14),
      Q => poly(46),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(15),
      Q => poly(47),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(16),
      Q => poly(48),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(17),
      Q => poly(49),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(18),
      Q => poly(50),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(19),
      Q => poly(51),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(1),
      Q => poly(33),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(20),
      Q => \^descrambler_reg[39]_0\(0),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(21),
      Q => poly(53),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(22),
      Q => poly(54),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(23),
      Q => poly(55),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(24),
      Q => poly(56),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(25),
      Q => poly(57),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(26),
      Q => p_67_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(27),
      Q => p_69_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(28),
      Q => p_73_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(29),
      Q => p_75_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(2),
      Q => poly(34),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(30),
      Q => p_78_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(31),
      Q => p_80_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(32),
      Q => p_84_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(33),
      Q => p_86_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(34),
      Q => p_89_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(35),
      Q => p_91_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(36),
      Q => p_95_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(37),
      Q => p_97_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[38]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(38),
      Q => p_100_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(39),
      Q => \^descrambler_reg[39]_0\(1),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(3),
      Q => poly(35),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(40),
      Q => \descrambler_reg_n_0_[40]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(41),
      Q => \descrambler_reg_n_0_[41]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(42),
      Q => \descrambler_reg_n_0_[42]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(43),
      Q => \descrambler_reg_n_0_[43]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[44]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(44),
      Q => \descrambler_reg_n_0_[44]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(45),
      Q => \descrambler_reg_n_0_[45]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[46]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(46),
      Q => \descrambler_reg_n_0_[46]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(47),
      Q => \descrambler_reg_n_0_[47]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(48),
      Q => \descrambler_reg_n_0_[48]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(49),
      Q => \descrambler_reg_n_0_[49]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(4),
      Q => poly(36),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(50),
      Q => \descrambler_reg_n_0_[50]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(51),
      Q => \descrambler_reg_n_0_[51]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \^descrambler_reg[39]_0\(0),
      Q => \descrambler_reg_n_0_[52]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(53),
      Q => \descrambler_reg_n_0_[53]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(54),
      Q => \descrambler_reg_n_0_[54]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(55),
      Q => \descrambler_reg_n_0_[55]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(56),
      Q => \descrambler_reg_n_0_[56]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(57),
      Q => \descrambler_reg_n_0_[57]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(5),
      Q => poly(37),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(6),
      Q => poly(38),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(7),
      Q => poly(39),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(8),
      Q => poly(40),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(9),
      Q => poly(41),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(39),
      I1 => \descrambler_reg[31]_0\(0),
      I2 => p_67_in,
      O => unscrambled_data_i0
    );
\unscrambled_data_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(49),
      I1 => \descrambler_reg[31]_0\(10),
      I2 => p_95_in,
      O => unscrambled_data_i040_out
    );
\unscrambled_data_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(50),
      I1 => \descrambler_reg[31]_0\(11),
      I2 => p_97_in,
      O => unscrambled_data_i044_out
    );
\unscrambled_data_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(51),
      I1 => \descrambler_reg[31]_0\(12),
      I2 => p_100_in,
      O => unscrambled_data_i048_out
    );
\unscrambled_data_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(53),
      I1 => \descrambler_reg[31]_0\(14),
      I2 => \descrambler_reg_n_0_[40]\,
      O => tempData(17)
    );
\unscrambled_data_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(54),
      I1 => \descrambler_reg[31]_0\(15),
      I2 => \descrambler_reg_n_0_[41]\,
      O => tempData(16)
    );
\unscrambled_data_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(55),
      I1 => \descrambler_reg[31]_0\(16),
      I2 => \descrambler_reg_n_0_[42]\,
      O => tempData(15)
    );
\unscrambled_data_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(56),
      I1 => \descrambler_reg[31]_0\(17),
      I2 => \descrambler_reg_n_0_[43]\,
      O => tempData(14)
    );
\unscrambled_data_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(57),
      I1 => \descrambler_reg[31]_0\(18),
      I2 => \descrambler_reg_n_0_[44]\,
      O => tempData(13)
    );
\unscrambled_data_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_67_in,
      I1 => \descrambler_reg[31]_0\(19),
      I2 => \descrambler_reg_n_0_[45]\,
      O => tempData(12)
    );
\unscrambled_data_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(40),
      I1 => \descrambler_reg[31]_0\(1),
      I2 => p_69_in,
      O => unscrambled_data_i04_out
    );
\unscrambled_data_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_69_in,
      I1 => \descrambler_reg[31]_0\(20),
      I2 => \descrambler_reg_n_0_[46]\,
      O => tempData(11)
    );
\unscrambled_data_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_73_in,
      I1 => \descrambler_reg[31]_0\(21),
      I2 => \descrambler_reg_n_0_[47]\,
      O => tempData(10)
    );
\unscrambled_data_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_75_in,
      I1 => \descrambler_reg[31]_0\(22),
      I2 => \descrambler_reg_n_0_[48]\,
      O => tempData(9)
    );
\unscrambled_data_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_78_in,
      I1 => \descrambler_reg[31]_0\(23),
      I2 => \descrambler_reg_n_0_[49]\,
      O => tempData(8)
    );
\unscrambled_data_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_80_in,
      I1 => \descrambler_reg[31]_0\(24),
      I2 => \descrambler_reg_n_0_[50]\,
      O => tempData(7)
    );
\unscrambled_data_i[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_84_in,
      I1 => \descrambler_reg[31]_0\(25),
      I2 => \descrambler_reg_n_0_[51]\,
      O => tempData(6)
    );
\unscrambled_data_i[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_86_in,
      I1 => \descrambler_reg[31]_0\(26),
      I2 => \descrambler_reg_n_0_[52]\,
      O => tempData(5)
    );
\unscrambled_data_i[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_89_in,
      I1 => \descrambler_reg[31]_0\(27),
      I2 => \descrambler_reg_n_0_[53]\,
      O => tempData(4)
    );
\unscrambled_data_i[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_91_in,
      I1 => \descrambler_reg[31]_0\(28),
      I2 => \descrambler_reg_n_0_[54]\,
      O => tempData(3)
    );
\unscrambled_data_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_95_in,
      I1 => \descrambler_reg[31]_0\(29),
      I2 => \descrambler_reg_n_0_[55]\,
      O => tempData(2)
    );
\unscrambled_data_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(41),
      I1 => \descrambler_reg[31]_0\(2),
      I2 => p_73_in,
      O => unscrambled_data_i08_out
    );
\unscrambled_data_i[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => \descrambler_reg[31]_0\(30),
      I2 => \descrambler_reg_n_0_[56]\,
      O => tempData(1)
    );
\unscrambled_data_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_100_in,
      I1 => \descrambler_reg[31]_0\(31),
      I2 => \descrambler_reg_n_0_[57]\,
      O => tempData(0)
    );
\unscrambled_data_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(42),
      I1 => \descrambler_reg[31]_0\(3),
      I2 => p_75_in,
      O => unscrambled_data_i012_out
    );
\unscrambled_data_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(43),
      I1 => \descrambler_reg[31]_0\(4),
      I2 => p_78_in,
      O => unscrambled_data_i016_out
    );
\unscrambled_data_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(44),
      I1 => \descrambler_reg[31]_0\(5),
      I2 => p_80_in,
      O => unscrambled_data_i020_out
    );
\unscrambled_data_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(45),
      I1 => \descrambler_reg[31]_0\(6),
      I2 => p_84_in,
      O => unscrambled_data_i024_out
    );
\unscrambled_data_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(46),
      I1 => \descrambler_reg[31]_0\(7),
      I2 => p_86_in,
      O => unscrambled_data_i028_out
    );
\unscrambled_data_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(47),
      I1 => \descrambler_reg[31]_0\(8),
      I2 => p_89_in,
      O => unscrambled_data_i032_out
    );
\unscrambled_data_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(48),
      I1 => \descrambler_reg[31]_0\(9),
      I2 => p_91_in,
      O => unscrambled_data_i036_out
    );
\unscrambled_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i0,
      Q => \^q\(0),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i040_out,
      Q => \^q\(10),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i044_out,
      Q => \^q\(11),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i048_out,
      Q => \^q\(12),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \unscrambled_data_i_reg[13]_0\(0),
      Q => \^q\(13),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(17),
      Q => \^q\(14),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(16),
      Q => \^q\(15),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(15),
      Q => \^q\(16),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(14),
      Q => \^q\(17),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(13),
      Q => \^q\(18),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(12),
      Q => \^q\(19),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i04_out,
      Q => \^q\(1),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(11),
      Q => \^q\(20),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(10),
      Q => \^q\(21),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(9),
      Q => \^q\(22),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(8),
      Q => \^q\(23),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(7),
      Q => \^q\(24),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(6),
      Q => \^q\(25),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(5),
      Q => \^q\(26),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(4),
      Q => \^q\(27),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(3),
      Q => \^q\(28),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(2),
      Q => \^q\(29),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i08_out,
      Q => \^q\(2),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(1),
      Q => \^q\(30),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(0),
      Q => \^q\(31),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i012_out,
      Q => \^q\(3),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i016_out,
      Q => \^q\(4),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i020_out,
      Q => \^q\(5),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i024_out,
      Q => \^q\(6),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i028_out,
      Q => \^q\(7),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i032_out,
      Q => \^q\(8),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i036_out,
      Q => \^q\(9),
      R => \descrambler[57]_i_1_n_0\
    );
\wdth_conv_1stage[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => CC_detect_dlyd1_i_2_n_0,
      I1 => \^q\(23),
      I2 => \^q\(22),
      I3 => \^q\(19),
      I4 => \^q\(27),
      I5 => CB_detect_dlyd0p5,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_DESCRAMBLER_64B66B_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UNSCRAMBLED_DATA_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CC_detect : out STD_LOGIC;
    CB_detect0 : out STD_LOGIC;
    descrambler : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    CC_detect_dlyd1 : in STD_LOGIC;
    CB_detect_dlyd0p5 : in STD_LOGIC;
    rxdatavalid_to_fifo_lane1_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \descrambler_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tempData : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_DESCRAMBLER_64B66B_13 : entity is "Aurora_64B_Framing_lane2_Y0Y1_DESCRAMBLER_64B66B";
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_DESCRAMBLER_64B66B_13;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_DESCRAMBLER_64B66B_13 is
  signal \CC_detect_dlyd1_i_2__0_n_0\ : STD_LOGIC;
  signal \CC_detect_dlyd1_i_3__0_n_0\ : STD_LOGIC;
  signal \CC_detect_dlyd1_i_4__0_n_0\ : STD_LOGIC;
  signal \CC_detect_dlyd1_i_5__0_n_0\ : STD_LOGIC;
  signal \^unscrambled_data_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^descrambler\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \descrambler[57]_i_1__0_n_0\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[52]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[53]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[54]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[55]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[56]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[57]\ : STD_LOGIC;
  signal p_100_in : STD_LOGIC;
  signal p_67_in : STD_LOGIC;
  signal p_69_in : STD_LOGIC;
  signal p_73_in : STD_LOGIC;
  signal p_75_in : STD_LOGIC;
  signal p_78_in : STD_LOGIC;
  signal p_80_in : STD_LOGIC;
  signal p_84_in : STD_LOGIC;
  signal p_86_in : STD_LOGIC;
  signal p_89_in : STD_LOGIC;
  signal p_91_in : STD_LOGIC;
  signal p_95_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal poly : STD_LOGIC_VECTOR ( 57 downto 32 );
  signal tempData_0 : STD_LOGIC_VECTOR ( 0 to 17 );
  signal unscrambled_data_i0 : STD_LOGIC;
  signal unscrambled_data_i012_out : STD_LOGIC;
  signal unscrambled_data_i016_out : STD_LOGIC;
  signal unscrambled_data_i020_out : STD_LOGIC;
  signal unscrambled_data_i024_out : STD_LOGIC;
  signal unscrambled_data_i028_out : STD_LOGIC;
  signal unscrambled_data_i032_out : STD_LOGIC;
  signal unscrambled_data_i036_out : STD_LOGIC;
  signal unscrambled_data_i040_out : STD_LOGIC;
  signal unscrambled_data_i044_out : STD_LOGIC;
  signal unscrambled_data_i048_out : STD_LOGIC;
  signal unscrambled_data_i04_out : STD_LOGIC;
  signal unscrambled_data_i08_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CB_detect_dlyd0p5_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \CC_detect_dlyd1_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \unscrambled_data_i[0]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \unscrambled_data_i[10]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \unscrambled_data_i[11]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \unscrambled_data_i[12]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \unscrambled_data_i[19]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \unscrambled_data_i[1]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \unscrambled_data_i[20]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \unscrambled_data_i[21]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \unscrambled_data_i[22]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \unscrambled_data_i[23]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \unscrambled_data_i[24]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \unscrambled_data_i[25]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \unscrambled_data_i[26]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \unscrambled_data_i[27]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \unscrambled_data_i[28]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \unscrambled_data_i[29]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \unscrambled_data_i[2]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \unscrambled_data_i[30]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \unscrambled_data_i[31]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \unscrambled_data_i[3]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \unscrambled_data_i[4]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \unscrambled_data_i[5]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \unscrambled_data_i[6]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \unscrambled_data_i[7]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \unscrambled_data_i[8]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \unscrambled_data_i[9]_i_1__0\ : label is "soft_lutpair69";
begin
  UNSCRAMBLED_DATA_OUT(31 downto 0) <= \^unscrambled_data_out\(31 downto 0);
  descrambler(1 downto 0) <= \^descrambler\(1 downto 0);
\CB_detect_dlyd0p5_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \CC_detect_dlyd1_i_2__0_n_0\,
      I1 => \^unscrambled_data_out\(23),
      I2 => \^unscrambled_data_out\(22),
      I3 => \^unscrambled_data_out\(19),
      I4 => \^unscrambled_data_out\(27),
      O => CB_detect0
    );
\CC_detect_dlyd1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \CC_detect_dlyd1_i_2__0_n_0\,
      I1 => \^unscrambled_data_out\(22),
      I2 => \^unscrambled_data_out\(23),
      I3 => \^unscrambled_data_out\(19),
      I4 => \^unscrambled_data_out\(27),
      O => CC_detect
    );
\CC_detect_dlyd1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \CC_detect_dlyd1_i_3__0_n_0\,
      I1 => \CC_detect_dlyd1_i_4__0_n_0\,
      I2 => \CC_detect_dlyd1_i_5__0_n_0\,
      I3 => \^unscrambled_data_out\(21),
      I4 => rxdatavalid_to_fifo_lane1_i,
      I5 => \^unscrambled_data_out\(24),
      O => \CC_detect_dlyd1_i_2__0_n_0\
    );
\CC_detect_dlyd1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^unscrambled_data_out\(29),
      I1 => \^unscrambled_data_out\(17),
      I2 => \^unscrambled_data_out\(28),
      I3 => \^unscrambled_data_out\(18),
      O => \CC_detect_dlyd1_i_3__0_n_0\
    );
\CC_detect_dlyd1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^unscrambled_data_out\(16),
      I1 => \^unscrambled_data_out\(26),
      I2 => Q(1),
      I3 => \^unscrambled_data_out\(30),
      O => \CC_detect_dlyd1_i_4__0_n_0\
    );
\CC_detect_dlyd1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(0),
      I1 => \^unscrambled_data_out\(20),
      I2 => \^unscrambled_data_out\(31),
      I3 => \^unscrambled_data_out\(25),
      O => \CC_detect_dlyd1_i_5__0_n_0\
    );
\CC_detect_pulse_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \CC_detect_dlyd1_i_2__0_n_0\,
      I1 => \^unscrambled_data_out\(22),
      I2 => \^unscrambled_data_out\(23),
      I3 => \^unscrambled_data_out\(19),
      I4 => \^unscrambled_data_out\(27),
      I5 => CC_detect_dlyd1,
      O => D(1)
    );
\descrambler[57]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in0,
      O => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(0),
      Q => poly(32),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(10),
      Q => poly(42),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(11),
      Q => poly(43),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(12),
      Q => poly(44),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(13),
      Q => poly(45),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(14),
      Q => poly(46),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(15),
      Q => poly(47),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(16),
      Q => poly(48),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(17),
      Q => poly(49),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(18),
      Q => poly(50),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(19),
      Q => poly(51),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(1),
      Q => poly(33),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(20),
      Q => \^descrambler\(0),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(21),
      Q => poly(53),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(22),
      Q => poly(54),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(23),
      Q => poly(55),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(24),
      Q => poly(56),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(25),
      Q => poly(57),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(26),
      Q => p_67_in,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(27),
      Q => p_69_in,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(28),
      Q => p_73_in,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(29),
      Q => p_75_in,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(2),
      Q => poly(34),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(30),
      Q => p_78_in,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(31),
      Q => p_80_in,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(32),
      Q => p_84_in,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(33),
      Q => p_86_in,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(34),
      Q => p_89_in,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(35),
      Q => p_91_in,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(36),
      Q => p_95_in,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(37),
      Q => p_97_in,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[38]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(38),
      Q => p_100_in,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(39),
      Q => \^descrambler\(1),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(3),
      Q => poly(35),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(40),
      Q => \descrambler_reg_n_0_[40]\,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(41),
      Q => \descrambler_reg_n_0_[41]\,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(42),
      Q => \descrambler_reg_n_0_[42]\,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(43),
      Q => \descrambler_reg_n_0_[43]\,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[44]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(44),
      Q => \descrambler_reg_n_0_[44]\,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(45),
      Q => \descrambler_reg_n_0_[45]\,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[46]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(46),
      Q => \descrambler_reg_n_0_[46]\,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(47),
      Q => \descrambler_reg_n_0_[47]\,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(48),
      Q => \descrambler_reg_n_0_[48]\,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(49),
      Q => \descrambler_reg_n_0_[49]\,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(4),
      Q => poly(36),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(50),
      Q => \descrambler_reg_n_0_[50]\,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(51),
      Q => \descrambler_reg_n_0_[51]\,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \^descrambler\(0),
      Q => \descrambler_reg_n_0_[52]\,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(53),
      Q => \descrambler_reg_n_0_[53]\,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(54),
      Q => \descrambler_reg_n_0_[54]\,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(55),
      Q => \descrambler_reg_n_0_[55]\,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(56),
      Q => \descrambler_reg_n_0_[56]\,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(57),
      Q => \descrambler_reg_n_0_[57]\,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(5),
      Q => poly(37),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(6),
      Q => poly(38),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(7),
      Q => poly(39),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(8),
      Q => poly(40),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(9),
      Q => poly(41),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(39),
      I1 => \descrambler_reg[31]_0\(0),
      I2 => p_67_in,
      O => unscrambled_data_i0
    );
\unscrambled_data_i[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(49),
      I1 => \descrambler_reg[31]_0\(10),
      I2 => p_95_in,
      O => unscrambled_data_i040_out
    );
\unscrambled_data_i[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(50),
      I1 => \descrambler_reg[31]_0\(11),
      I2 => p_97_in,
      O => unscrambled_data_i044_out
    );
\unscrambled_data_i[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(51),
      I1 => \descrambler_reg[31]_0\(12),
      I2 => p_100_in,
      O => unscrambled_data_i048_out
    );
\unscrambled_data_i[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(53),
      I1 => \descrambler_reg[31]_0\(14),
      I2 => \descrambler_reg_n_0_[40]\,
      O => tempData_0(17)
    );
\unscrambled_data_i[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(54),
      I1 => \descrambler_reg[31]_0\(15),
      I2 => \descrambler_reg_n_0_[41]\,
      O => tempData_0(16)
    );
\unscrambled_data_i[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(55),
      I1 => \descrambler_reg[31]_0\(16),
      I2 => \descrambler_reg_n_0_[42]\,
      O => tempData_0(15)
    );
\unscrambled_data_i[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(56),
      I1 => \descrambler_reg[31]_0\(17),
      I2 => \descrambler_reg_n_0_[43]\,
      O => tempData_0(14)
    );
\unscrambled_data_i[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(57),
      I1 => \descrambler_reg[31]_0\(18),
      I2 => \descrambler_reg_n_0_[44]\,
      O => tempData_0(13)
    );
\unscrambled_data_i[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_67_in,
      I1 => \descrambler_reg[31]_0\(19),
      I2 => \descrambler_reg_n_0_[45]\,
      O => tempData_0(12)
    );
\unscrambled_data_i[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(40),
      I1 => \descrambler_reg[31]_0\(1),
      I2 => p_69_in,
      O => unscrambled_data_i04_out
    );
\unscrambled_data_i[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_69_in,
      I1 => \descrambler_reg[31]_0\(20),
      I2 => \descrambler_reg_n_0_[46]\,
      O => tempData_0(11)
    );
\unscrambled_data_i[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_73_in,
      I1 => \descrambler_reg[31]_0\(21),
      I2 => \descrambler_reg_n_0_[47]\,
      O => tempData_0(10)
    );
\unscrambled_data_i[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_75_in,
      I1 => \descrambler_reg[31]_0\(22),
      I2 => \descrambler_reg_n_0_[48]\,
      O => tempData_0(9)
    );
\unscrambled_data_i[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_78_in,
      I1 => \descrambler_reg[31]_0\(23),
      I2 => \descrambler_reg_n_0_[49]\,
      O => tempData_0(8)
    );
\unscrambled_data_i[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_80_in,
      I1 => \descrambler_reg[31]_0\(24),
      I2 => \descrambler_reg_n_0_[50]\,
      O => tempData_0(7)
    );
\unscrambled_data_i[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_84_in,
      I1 => \descrambler_reg[31]_0\(25),
      I2 => \descrambler_reg_n_0_[51]\,
      O => tempData_0(6)
    );
\unscrambled_data_i[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_86_in,
      I1 => \descrambler_reg[31]_0\(26),
      I2 => \descrambler_reg_n_0_[52]\,
      O => tempData_0(5)
    );
\unscrambled_data_i[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_89_in,
      I1 => \descrambler_reg[31]_0\(27),
      I2 => \descrambler_reg_n_0_[53]\,
      O => tempData_0(4)
    );
\unscrambled_data_i[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_91_in,
      I1 => \descrambler_reg[31]_0\(28),
      I2 => \descrambler_reg_n_0_[54]\,
      O => tempData_0(3)
    );
\unscrambled_data_i[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_95_in,
      I1 => \descrambler_reg[31]_0\(29),
      I2 => \descrambler_reg_n_0_[55]\,
      O => tempData_0(2)
    );
\unscrambled_data_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(41),
      I1 => \descrambler_reg[31]_0\(2),
      I2 => p_73_in,
      O => unscrambled_data_i08_out
    );
\unscrambled_data_i[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => \descrambler_reg[31]_0\(30),
      I2 => \descrambler_reg_n_0_[56]\,
      O => tempData_0(1)
    );
\unscrambled_data_i[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_100_in,
      I1 => \descrambler_reg[31]_0\(31),
      I2 => \descrambler_reg_n_0_[57]\,
      O => tempData_0(0)
    );
\unscrambled_data_i[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(42),
      I1 => \descrambler_reg[31]_0\(3),
      I2 => p_75_in,
      O => unscrambled_data_i012_out
    );
\unscrambled_data_i[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(43),
      I1 => \descrambler_reg[31]_0\(4),
      I2 => p_78_in,
      O => unscrambled_data_i016_out
    );
\unscrambled_data_i[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(44),
      I1 => \descrambler_reg[31]_0\(5),
      I2 => p_80_in,
      O => unscrambled_data_i020_out
    );
\unscrambled_data_i[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(45),
      I1 => \descrambler_reg[31]_0\(6),
      I2 => p_84_in,
      O => unscrambled_data_i024_out
    );
\unscrambled_data_i[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(46),
      I1 => \descrambler_reg[31]_0\(7),
      I2 => p_86_in,
      O => unscrambled_data_i028_out
    );
\unscrambled_data_i[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(47),
      I1 => \descrambler_reg[31]_0\(8),
      I2 => p_89_in,
      O => unscrambled_data_i032_out
    );
\unscrambled_data_i[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(48),
      I1 => \descrambler_reg[31]_0\(9),
      I2 => p_91_in,
      O => unscrambled_data_i036_out
    );
\unscrambled_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i0,
      Q => \^unscrambled_data_out\(0),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i040_out,
      Q => \^unscrambled_data_out\(10),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i044_out,
      Q => \^unscrambled_data_out\(11),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i048_out,
      Q => \^unscrambled_data_out\(12),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(0),
      Q => \^unscrambled_data_out\(13),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(17),
      Q => \^unscrambled_data_out\(14),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(16),
      Q => \^unscrambled_data_out\(15),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(15),
      Q => \^unscrambled_data_out\(16),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(14),
      Q => \^unscrambled_data_out\(17),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(13),
      Q => \^unscrambled_data_out\(18),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(12),
      Q => \^unscrambled_data_out\(19),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i04_out,
      Q => \^unscrambled_data_out\(1),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(11),
      Q => \^unscrambled_data_out\(20),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(10),
      Q => \^unscrambled_data_out\(21),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(9),
      Q => \^unscrambled_data_out\(22),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(8),
      Q => \^unscrambled_data_out\(23),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(7),
      Q => \^unscrambled_data_out\(24),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(6),
      Q => \^unscrambled_data_out\(25),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(5),
      Q => \^unscrambled_data_out\(26),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(4),
      Q => \^unscrambled_data_out\(27),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(3),
      Q => \^unscrambled_data_out\(28),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(2),
      Q => \^unscrambled_data_out\(29),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i08_out,
      Q => \^unscrambled_data_out\(2),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(1),
      Q => \^unscrambled_data_out\(30),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(0),
      Q => \^unscrambled_data_out\(31),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i012_out,
      Q => \^unscrambled_data_out\(3),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i016_out,
      Q => \^unscrambled_data_out\(4),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i020_out,
      Q => \^unscrambled_data_out\(5),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i024_out,
      Q => \^unscrambled_data_out\(6),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i028_out,
      Q => \^unscrambled_data_out\(7),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i032_out,
      Q => \^unscrambled_data_out\(8),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i036_out,
      Q => \^unscrambled_data_out\(9),
      R => \descrambler[57]_i_1__0_n_0\
    );
\wdth_conv_1stage[38]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \CC_detect_dlyd1_i_2__0_n_0\,
      I1 => \^unscrambled_data_out\(23),
      I2 => \^unscrambled_data_out\(22),
      I3 => \^unscrambled_data_out\(19),
      I4 => \^unscrambled_data_out\(27),
      I5 => CB_detect_dlyd0p5,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_ERR_DETECT is
  port (
    SOFT_ERR_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    hard_err_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    channel_hard_err_c : out STD_LOGIC;
    SOFT_ERR_reg_1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    HARD_ERR_reg_0 : in STD_LOGIC;
    CHANNEL_HARD_ERR_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_ERR_DETECT;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_ERR_DETECT is
  signal \^hard_err_i\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  hard_err_i(0) <= \^hard_err_i\(0);
CHANNEL_HARD_ERR_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^hard_err_i\(0),
      I1 => CHANNEL_HARD_ERR_reg(0),
      O => channel_hard_err_c
    );
HARD_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => HARD_ERR_reg_0,
      Q => \^hard_err_i\(0),
      R => '0'
    );
SOFT_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => SOFT_ERR_reg_1,
      Q => SOFT_ERR_reg_0(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_ERR_DETECT_6 is
  port (
    hard_err_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_r_reg0 : out STD_LOGIC;
    SOFT_ERR_reg_0 : out STD_LOGIC;
    SOFT_ERR_reg_1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    HARD_ERR_reg_0 : in STD_LOGIC;
    ready_r_reg : in STD_LOGIC;
    soft_err_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    channel_up_tx_if : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_ERR_DETECT_6 : entity is "Aurora_64B_Framing_lane2_Y0Y1_ERR_DETECT";
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_ERR_DETECT_6;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_ERR_DETECT_6 is
  signal \^hard_err_i\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal soft_err_i : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  hard_err_i(0) <= \^hard_err_i\(0);
HARD_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => HARD_ERR_reg_0,
      Q => \^hard_err_i\(0),
      R => '0'
    );
soft_err_reg_RnM: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => SOFT_ERR_reg_1,
      Q => soft_err_i(0),
      R => '0'
    );
ready_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^hard_err_i\(0),
      I1 => ready_r_reg,
      O => ready_r_reg0
    );
soft_err_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => soft_err_i(0),
      I1 => soft_err_reg(0),
      I2 => channel_up_tx_if,
      O => SOFT_ERR_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_GTX is
  port (
    in0 : out STD_LOGIC;
    drprdy_out : out STD_LOGIC;
    txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    pre_rxdatavalid_i : out STD_LOGIC;
    pre_rxheadervalid_i : out STD_LOGIC;
    rxrecclk_from_gtx_i : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    tx_buf_err_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXHEADER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_elastic_buf_err_int : out STD_LOGIC;
    init_clk_0 : out STD_LOGIC;
    init_clk_1 : out STD_LOGIC;
    ack_flag : out STD_LOGIC;
    hard_err_usr0 : out STD_LOGIC;
    init_clk : in STD_LOGIC;
    drp_clk_in : in STD_LOGIC;
    drpen_in : in STD_LOGIC;
    drpwe_in : in STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxreset_t : in STD_LOGIC;
    rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_qpllclk_quad1_in : in STD_LOGIC;
    gt_qpllrefclk_quad1_in : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    rxuserrdy_t : in STD_LOGIC;
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : in STD_LOGIC;
    txuserrdy_t : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SCRAMBLED_DATA_OUT : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    flag2_reg_0 : in STD_LOGIC;
    RXBUFSTATUS : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_resetdone_lane1_i : in STD_LOGIC;
    rx_resetdone_lane1_i : in STD_LOGIC;
    gt_cpllreset_i : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    hard_err_usr_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    hard_err_usr1 : in STD_LOGIC
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_GTX;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_GTX is
  signal \^ack_flag\ : STD_LOGIC;
  signal ack_flag_i_1_n_0 : STD_LOGIC;
  signal ack_sync1 : STD_LOGIC;
  signal ack_sync2 : STD_LOGIC;
  signal ack_sync3 : STD_LOGIC;
  signal ack_sync4 : STD_LOGIC;
  signal ack_sync5 : STD_LOGIC;
  signal ack_sync6 : STD_LOGIC;
  signal cpll_pd_i : STD_LOGIC;
  signal \cpll_reset_i__0\ : STD_LOGIC;
  signal \cpllpd_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[94]_srl31_n_0\ : STD_LOGIC;
  signal cpllreset_ovrd_i : STD_LOGIC;
  signal \cpllreset_wait_reg[126]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[95]_srl32_n_1\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  signal flag : STD_LOGIC;
  signal flag2 : STD_LOGIC;
  signal flag_i_1_n_0 : STD_LOGIC;
  signal gt_cpllrefclklost_i : STD_LOGIC;
  signal gtxe2_i_n_0 : STD_LOGIC;
  signal gtxe2_i_n_11 : STD_LOGIC;
  signal gtxe2_i_n_170 : STD_LOGIC;
  signal gtxe2_i_n_171 : STD_LOGIC;
  signal gtxe2_i_n_172 : STD_LOGIC;
  signal gtxe2_i_n_173 : STD_LOGIC;
  signal gtxe2_i_n_174 : STD_LOGIC;
  signal gtxe2_i_n_175 : STD_LOGIC;
  signal gtxe2_i_n_176 : STD_LOGIC;
  signal gtxe2_i_n_177 : STD_LOGIC;
  signal gtxe2_i_n_178 : STD_LOGIC;
  signal gtxe2_i_n_179 : STD_LOGIC;
  signal gtxe2_i_n_180 : STD_LOGIC;
  signal gtxe2_i_n_181 : STD_LOGIC;
  signal gtxe2_i_n_182 : STD_LOGIC;
  signal gtxe2_i_n_183 : STD_LOGIC;
  signal gtxe2_i_n_184 : STD_LOGIC;
  signal gtxe2_i_n_27 : STD_LOGIC;
  signal gtxe2_i_n_38 : STD_LOGIC;
  signal gtxe2_i_n_39 : STD_LOGIC;
  signal gtxe2_i_n_4 : STD_LOGIC;
  signal gtxe2_i_n_81 : STD_LOGIC;
  signal gtxe2_i_n_83 : STD_LOGIC;
  signal gtxe2_i_n_84 : STD_LOGIC;
  signal int_rxbufstatus_i : STD_LOGIC_VECTOR ( 2 to 2 );
  signal rx_resetdone_i : STD_LOGIC;
  signal \^tx_buf_err_i\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tx_resetdone_i : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMMADET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of ack_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of ack_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of ack_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ack_sync_reg1 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg2 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg3 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg4 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg5 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg6 : label is "FD";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst/cpllpd_wait_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst/cpllpd_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst/cpllpd_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst/cpllpd_wait_reg[94]_srl31 ";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \cpllpd_wait_reg[95]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst/cpllreset_wait_reg[126]_srl31 ";
  attribute equivalent_register_removal of \cpllreset_wait_reg[127]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst/cpllreset_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst/cpllreset_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst/cpllreset_wait_reg[95]_srl32 ";
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
  ack_flag <= \^ack_flag\;
  tx_buf_err_i(0) <= \^tx_buf_err_i\(0);
ack_flag_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => ack_sync6,
      I1 => ack_sync5,
      I2 => \^ack_flag\,
      I3 => flag2,
      O => ack_flag_i_1_n_0
    );
ack_flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => ack_flag_i_1_n_0,
      Q => \^ack_flag\,
      R => '0'
    );
ack_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => data_sync6,
      Q => ack_sync1,
      R => '0'
    );
ack_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => ack_sync1,
      Q => ack_sync2,
      R => '0'
    );
ack_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => ack_sync2,
      Q => ack_sync3,
      R => '0'
    );
ack_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => ack_sync3,
      Q => ack_sync4,
      R => '0'
    );
ack_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => ack_sync4,
      Q => ack_sync5,
      R => '0'
    );
ack_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => ack_sync5,
      Q => ack_sync6,
      R => '0'
    );
cpll_reset_i: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => data_sync5,
      I1 => data_sync6,
      I2 => cpllreset_ovrd_i,
      O => \cpll_reset_i__0\
    );
\cpllpd_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1,
      D => '0',
      Q => \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[31]_srl32_n_1\
    );
\cpllpd_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1,
      D => \cpllpd_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[63]_srl32_n_1\
    );
\cpllpd_wait_reg[94]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gt_refclk1,
      D => \cpllpd_wait_reg[63]_srl32_n_1\,
      Q => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q31 => \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\
    );
\cpllpd_wait_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q => cpll_pd_i,
      R => '0'
    );
\cpllreset_wait_reg[126]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gt_refclk1,
      D => \cpllreset_wait_reg[95]_srl32_n_1\,
      Q => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q31 => \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\
    );
\cpllreset_wait_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q => cpllreset_ovrd_i,
      R => '0'
    );
\cpllreset_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000000FF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1,
      D => '0',
      Q => \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[31]_srl32_n_1\
    );
\cpllreset_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1,
      D => \cpllreset_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[63]_srl32_n_1\
    );
\cpllreset_wait_reg[95]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1,
      D => \cpllreset_wait_reg[63]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[95]_srl32_n_1\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => flag,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => '0'
    );
flag2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => flag2_reg_0,
      Q => flag2,
      R => '0'
    );
flag_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^ack_flag\,
      I1 => gt_cpllreset_i,
      I2 => flag,
      O => flag_i_1_n_0
    );
flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => flag_i_1_n_0,
      Q => flag,
      R => '0'
    );
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"001",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF20400020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 7,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 32,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0954",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "FALSE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "TRUE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 7,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 64,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gtxe2_i_n_0,
      CPLLLOCK => in0,
      CPLLLOCKDETCLK => init_clk,
      CPLLLOCKEN => '1',
      CPLLPD => cpll_pd_i,
      CPLLREFCLKLOST => gt_cpllrefclklost_i,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => \cpll_reset_i__0\,
      DMONITOROUT(7) => gtxe2_i_n_177,
      DMONITOROUT(6) => gtxe2_i_n_178,
      DMONITOROUT(5) => gtxe2_i_n_179,
      DMONITOROUT(4) => gtxe2_i_n_180,
      DMONITOROUT(3) => gtxe2_i_n_181,
      DMONITOROUT(2) => gtxe2_i_n_182,
      DMONITOROUT(1) => gtxe2_i_n_183,
      DMONITOROUT(0) => gtxe2_i_n_184,
      DRPADDR(8 downto 0) => drpaddr_in(8 downto 0),
      DRPCLK => drp_clk_in,
      DRPDI(15 downto 0) => drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => drpdo_out(15 downto 0),
      DRPEN => drpen_in,
      DRPRDY => drprdy_out,
      DRPWE => drpwe_in,
      EYESCANDATAERROR => gtxe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt_refclk1,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gttxreset_t,
      GTXRXN => rxn(0),
      GTXRXP => rxp(0),
      GTXTXN => txn(0),
      GTXTXP => txp(0),
      LOOPBACK(2 downto 0) => loopback(2 downto 0),
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt_qpllclk_quad1_in,
      QPLLREFCLK => gt_qpllrefclk_quad1_in,
      RESETOVRD => '0',
      RX8B10BEN => '0',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => int_rxbufstatus_i(2),
      RXBUFSTATUS(1) => gtxe2_i_n_83,
      RXBUFSTATUS(0) => gtxe2_i_n_84,
      RXBYTEISALIGNED => NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED,
      RXBYTEREALIGN => NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => gtxe2_i_n_11,
      RXCDROVRDEN => gt_rxcdrovrden_in,
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 0) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 0),
      RXCHARISK(7 downto 0) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => NLW_gtxe2_i_RXCOMMADET_UNCONNECTED,
      RXCOMMADETEN => '0',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => RXDATA(31 downto 0),
      RXDATAVALID => pre_rxdatavalid_i,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '1',
      RXDFELPMRESET => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 0) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => D(0),
      RXHEADER(2) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2),
      RXHEADER(1 downto 0) => RXHEADER(1 downto 0),
      RXHEADERVALID => pre_rxheadervalid_i,
      RXLPMEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(6) => gtxe2_i_n_170,
      RXMONITOROUT(5) => gtxe2_i_n_171,
      RXMONITOROUT(4) => gtxe2_i_n_172,
      RXMONITOROUT(3) => gtxe2_i_n_173,
      RXMONITOROUT(2) => gtxe2_i_n_174,
      RXMONITOROUT(1) => gtxe2_i_n_175,
      RXMONITOROUT(0) => gtxe2_i_n_176,
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 0) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => rxrecclk_from_gtx_i,
      RXOUTCLKFABRIC => NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPOLARITY => \out\,
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gtxe2_i_n_27,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => rx_resetdone_i,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => rxuserrdy_t,
      RXUSRCLK => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg,
      RXUSRCLK2 => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => \^tx_buf_err_i\(0),
      TXBUFSTATUS(0) => gtxe2_i_n_81,
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 0) => B"00000000",
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 0) => SCRAMBLED_DATA_OUT(63 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2) => '0',
      TXHEADER(1 downto 0) => Q(1 downto 0),
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => tx_out_clk,
      TXOUTCLKFABRIC => gtxe2_i_n_38,
      TXOUTCLKPCS => gtxe2_i_n_39,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => tx_resetdone_i,
      TXSEQUENCE(6 downto 0) => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0(6 downto 0),
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => txuserrdy_t,
      TXUSRCLK => sync_clk,
      TXUSRCLK2 => user_clk
    );
hard_err_usr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => channel_up_tx_if,
      I1 => \^tx_buf_err_i\(0),
      I2 => hard_err_usr_reg(0),
      I3 => hard_err_usr1,
      O => hard_err_usr0
    );
p_level_in_d1_cdc_from_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => int_rxbufstatus_i(2),
      I1 => RXBUFSTATUS(0),
      O => rx_elastic_buf_err_int
    );
\prmry_in_inferred_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_resetdone_i,
      I1 => tx_resetdone_lane1_i,
      O => init_clk_0
    );
\prmry_in_inferred_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_resetdone_i,
      I1 => rx_resetdone_lane1_i,
      O => init_clk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_GTX_53 is
  port (
    init_clk_0 : out STD_LOGIC;
    drprdy_out_lane1 : out STD_LOGIC;
    txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    pre_rxdatavalid_lane1_i : out STD_LOGIC;
    pre_rxheadervalid_lane1_i : out STD_LOGIC;
    rx_resetdone_lane1_i : out STD_LOGIC;
    tx_resetdone_lane1_i : out STD_LOGIC;
    drpdo_out_lane1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    tx_buf_err_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    init_clk_2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ack_flag_0 : out STD_LOGIC;
    init_clk : in STD_LOGIC;
    drp_clk_in : in STD_LOGIC;
    drpen_in_lane1 : in STD_LOGIC;
    drpwe_in_lane1 : in STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxreset_t : in STD_LOGIC;
    rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_qpllclk_quad1_in : in STD_LOGIC;
    gt_qpllrefclk_quad1_in : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC;
    rxuserrdy_t : in STD_LOGIC;
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_1 : in STD_LOGIC;
    txuserrdy_t : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    drpdi_in_lane1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_3 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_4 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    drpaddr_in_lane1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    flag2_reg_0 : in STD_LOGIC;
    gt_cpllreset_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_GTX_53 : entity is "Aurora_64B_Framing_lane2_Y0Y1_GTX";
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_GTX_53;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_GTX_53 is
  signal \^ack_flag_0\ : STD_LOGIC;
  signal ack_flag_i_1_n_0 : STD_LOGIC;
  signal ack_sync1 : STD_LOGIC;
  signal ack_sync2 : STD_LOGIC;
  signal ack_sync3 : STD_LOGIC;
  signal ack_sync4 : STD_LOGIC;
  signal ack_sync5 : STD_LOGIC;
  signal ack_sync6 : STD_LOGIC;
  signal cpll_pd_i : STD_LOGIC;
  signal \cpll_reset_i__0\ : STD_LOGIC;
  signal \cpllpd_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[94]_srl31_n_0\ : STD_LOGIC;
  signal cpllreset_ovrd_i : STD_LOGIC;
  signal \cpllreset_wait_reg[126]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[95]_srl32_n_1\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  signal flag : STD_LOGIC;
  signal flag2_reg_n_0 : STD_LOGIC;
  signal \flag_i_1__0_n_0\ : STD_LOGIC;
  signal gt_cpllrefclklost_lane1_i : STD_LOGIC;
  signal gtxe2_i_n_0 : STD_LOGIC;
  signal gtxe2_i_n_11 : STD_LOGIC;
  signal gtxe2_i_n_170 : STD_LOGIC;
  signal gtxe2_i_n_171 : STD_LOGIC;
  signal gtxe2_i_n_172 : STD_LOGIC;
  signal gtxe2_i_n_173 : STD_LOGIC;
  signal gtxe2_i_n_174 : STD_LOGIC;
  signal gtxe2_i_n_175 : STD_LOGIC;
  signal gtxe2_i_n_176 : STD_LOGIC;
  signal gtxe2_i_n_177 : STD_LOGIC;
  signal gtxe2_i_n_178 : STD_LOGIC;
  signal gtxe2_i_n_179 : STD_LOGIC;
  signal gtxe2_i_n_180 : STD_LOGIC;
  signal gtxe2_i_n_181 : STD_LOGIC;
  signal gtxe2_i_n_182 : STD_LOGIC;
  signal gtxe2_i_n_183 : STD_LOGIC;
  signal gtxe2_i_n_184 : STD_LOGIC;
  signal gtxe2_i_n_23 : STD_LOGIC;
  signal gtxe2_i_n_27 : STD_LOGIC;
  signal gtxe2_i_n_37 : STD_LOGIC;
  signal gtxe2_i_n_38 : STD_LOGIC;
  signal gtxe2_i_n_39 : STD_LOGIC;
  signal gtxe2_i_n_4 : STD_LOGIC;
  signal gtxe2_i_n_81 : STD_LOGIC;
  signal gtxe2_i_n_83 : STD_LOGIC;
  signal gtxe2_i_n_84 : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMMADET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of ack_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of ack_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of ack_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ack_sync_reg1 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg2 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg3 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg4 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg5 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg6 : label is "FD";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst_lane1/cpllpd_wait_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst_lane1/cpllpd_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst_lane1/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst_lane1/cpllpd_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst_lane1/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst_lane1/cpllpd_wait_reg[94]_srl31 ";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \cpllpd_wait_reg[95]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst_lane1/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst_lane1/cpllreset_wait_reg[126]_srl31 ";
  attribute equivalent_register_removal of \cpllreset_wait_reg[127]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst_lane1/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst_lane1/cpllreset_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst_lane1/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst_lane1/cpllreset_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst_lane1/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i/Aurora_64B_Framing_lane2_Y0Y1_gtx_inst_lane1/cpllreset_wait_reg[95]_srl32 ";
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
  ack_flag_0 <= \^ack_flag_0\;
ack_flag_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => ack_sync6,
      I1 => ack_sync5,
      I2 => \^ack_flag_0\,
      I3 => flag2_reg_n_0,
      O => ack_flag_i_1_n_0
    );
ack_flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => ack_flag_i_1_n_0,
      Q => \^ack_flag_0\,
      R => '0'
    );
ack_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => data_sync6,
      Q => ack_sync1,
      R => '0'
    );
ack_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => ack_sync1,
      Q => ack_sync2,
      R => '0'
    );
ack_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => ack_sync2,
      Q => ack_sync3,
      R => '0'
    );
ack_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => ack_sync3,
      Q => ack_sync4,
      R => '0'
    );
ack_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => ack_sync4,
      Q => ack_sync5,
      R => '0'
    );
ack_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => ack_sync5,
      Q => ack_sync6,
      R => '0'
    );
cpll_reset_i: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => data_sync5,
      I1 => data_sync6,
      I2 => cpllreset_ovrd_i,
      O => \cpll_reset_i__0\
    );
\cpllpd_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1,
      D => '0',
      Q => \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[31]_srl32_n_1\
    );
\cpllpd_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1,
      D => \cpllpd_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[63]_srl32_n_1\
    );
\cpllpd_wait_reg[94]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gt_refclk1,
      D => \cpllpd_wait_reg[63]_srl32_n_1\,
      Q => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q31 => \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\
    );
\cpllpd_wait_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q => cpll_pd_i,
      R => '0'
    );
\cpllreset_wait_reg[126]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gt_refclk1,
      D => \cpllreset_wait_reg[95]_srl32_n_1\,
      Q => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q31 => \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\
    );
\cpllreset_wait_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q => cpllreset_ovrd_i,
      R => '0'
    );
\cpllreset_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000000FF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1,
      D => '0',
      Q => \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[31]_srl32_n_1\
    );
\cpllreset_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1,
      D => \cpllreset_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[63]_srl32_n_1\
    );
\cpllreset_wait_reg[95]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1,
      D => \cpllreset_wait_reg[63]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[95]_srl32_n_1\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => flag,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => '0'
    );
flag2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => flag2_reg_0,
      Q => flag2_reg_n_0,
      R => '0'
    );
\flag_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^ack_flag_0\,
      I1 => gt_cpllreset_i,
      I2 => flag,
      O => \flag_i_1__0_n_0\
    );
flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \flag_i_1__0_n_0\,
      Q => flag,
      R => '0'
    );
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"001",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF20400020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 7,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 32,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0954",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "FALSE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "TRUE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 7,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 64,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gtxe2_i_n_0,
      CPLLLOCK => init_clk_0,
      CPLLLOCKDETCLK => init_clk,
      CPLLLOCKEN => '1',
      CPLLPD => cpll_pd_i,
      CPLLREFCLKLOST => gt_cpllrefclklost_lane1_i,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => \cpll_reset_i__0\,
      DMONITOROUT(7) => gtxe2_i_n_177,
      DMONITOROUT(6) => gtxe2_i_n_178,
      DMONITOROUT(5) => gtxe2_i_n_179,
      DMONITOROUT(4) => gtxe2_i_n_180,
      DMONITOROUT(3) => gtxe2_i_n_181,
      DMONITOROUT(2) => gtxe2_i_n_182,
      DMONITOROUT(1) => gtxe2_i_n_183,
      DMONITOROUT(0) => gtxe2_i_n_184,
      DRPADDR(8 downto 0) => drpaddr_in_lane1(8 downto 0),
      DRPCLK => drp_clk_in,
      DRPDI(15 downto 0) => drpdi_in_lane1(15 downto 0),
      DRPDO(15 downto 0) => drpdo_out_lane1(15 downto 0),
      DRPEN => drpen_in_lane1,
      DRPRDY => drprdy_out_lane1,
      DRPWE => drpwe_in_lane1,
      EYESCANDATAERROR => gtxe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt_refclk1,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gttxreset_t,
      GTXRXN => rxn(0),
      GTXRXP => rxp(0),
      GTXTXN => txn(0),
      GTXTXP => txp(0),
      LOOPBACK(2 downto 0) => loopback(2 downto 0),
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt_qpllclk_quad1_in,
      QPLLREFCLK => gt_qpllrefclk_quad1_in,
      RESETOVRD => '0',
      RX8B10BEN => '0',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => RXBUFSTATUS(0),
      RXBUFSTATUS(1) => gtxe2_i_n_83,
      RXBUFSTATUS(0) => gtxe2_i_n_84,
      RXBYTEISALIGNED => NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED,
      RXBYTEREALIGN => NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => gtxe2_i_n_11,
      RXCDROVRDEN => gt_rxcdrovrden_in,
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 0) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 0),
      RXCHARISK(7 downto 0) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => NLW_gtxe2_i_RXCOMMADET_UNCONNECTED,
      RXCOMMADETEN => '0',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => init_clk_2(31 downto 0),
      RXDATAVALID => pre_rxdatavalid_lane1_i,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '1',
      RXDFELPMRESET => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 0) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg(0),
      RXHEADER(2) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2),
      RXHEADER(1 downto 0) => init_clk_1(1 downto 0),
      RXHEADERVALID => pre_rxheadervalid_lane1_i,
      RXLPMEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(6) => gtxe2_i_n_170,
      RXMONITOROUT(5) => gtxe2_i_n_171,
      RXMONITOROUT(4) => gtxe2_i_n_172,
      RXMONITOROUT(3) => gtxe2_i_n_173,
      RXMONITOROUT(2) => gtxe2_i_n_174,
      RXMONITOROUT(1) => gtxe2_i_n_175,
      RXMONITOROUT(0) => gtxe2_i_n_176,
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 0) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gtxe2_i_n_23,
      RXOUTCLKFABRIC => NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPOLARITY => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0,
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gtxe2_i_n_27,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => rx_resetdone_lane1_i,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => rxuserrdy_t,
      RXUSRCLK => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_1,
      RXUSRCLK2 => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_1,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => tx_buf_err_i(0),
      TXBUFSTATUS(0) => gtxe2_i_n_81,
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 0) => B"00000000",
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 0) => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_3(63 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2) => '0',
      TXHEADER(1 downto 0) => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_2(1 downto 0),
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gtxe2_i_n_37,
      TXOUTCLKFABRIC => gtxe2_i_n_38,
      TXOUTCLKPCS => gtxe2_i_n_39,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => tx_resetdone_lane1_i,
      TXSEQUENCE(6 downto 0) => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_4(6 downto 0),
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => txuserrdy_t,
      TXUSRCLK => sync_clk,
      TXUSRCLK2 => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_RX_LL_DATAPATH is
  port (
    raw_data_r_0 : out STD_LOGIC;
    user_clk_0 : out STD_LOGIC;
    pipelined_cmd_valid_r_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    execute_current_cmd_r_reg_0 : out STD_LOGIC;
    execute_pipelined_cmd_r_reg_0 : out STD_LOGIC;
    m_axi_rx_tlast : out STD_LOGIC;
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 127 );
    m_axi_rx_tvalid : out STD_LOGIC;
    pipe1_rx_pdu_in_progress_c : in STD_LOGIC;
    raw_data_c : in STD_LOGIC_VECTOR ( 5 downto 0 );
    user_clk : in STD_LOGIC;
    rx_pe_data_i : in STD_LOGIC_VECTOR ( 0 to 127 );
    p_0_in : in STD_LOGIC;
    pipelined_cmd_valid_r_reg_1 : in STD_LOGIC;
    execute_current_cmd_r_reg_1 : in STD_LOGIC;
    execute_pipelined_cmd_r_reg_1 : in STD_LOGIC;
    rx_src_rdy_n_r_reg_0 : in STD_LOGIC;
    p_0_in_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_RX_LL_DATAPATH;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_RX_LL_DATAPATH is
  signal \RX_D[0]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[0]_i_2_n_0\ : STD_LOGIC;
  signal \RX_D[100]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[101]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[102]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[103]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[104]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[105]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[106]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[107]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[108]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[109]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[10]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[110]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[111]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[112]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[113]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[114]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[115]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[116]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[117]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[118]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[119]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[11]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[120]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[121]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[122]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[123]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[124]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[125]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[126]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[127]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[12]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[13]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[14]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[15]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[16]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[17]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[18]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[19]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[1]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[20]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[21]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[22]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[23]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[24]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[25]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[26]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[27]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[28]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[29]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[2]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[30]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[31]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[32]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[33]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[34]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[35]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[36]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[37]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[38]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[39]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[3]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[40]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[41]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[42]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[43]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[44]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[45]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[46]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[47]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[48]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[49]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[4]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[50]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[51]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[52]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[53]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[54]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[55]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[56]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[57]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[58]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[59]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[5]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[60]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[61]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[62]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[63]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[64]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[65]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[66]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[67]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[68]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[69]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[6]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[70]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[71]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[72]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[73]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[74]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[75]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[76]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[77]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[78]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[79]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[7]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[80]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[81]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[82]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[83]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[84]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[85]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[86]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[87]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[88]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[89]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[8]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[90]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[91]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[92]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[93]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[94]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[95]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[96]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[97]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[98]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[99]_i_1_n_0\ : STD_LOGIC;
  signal \RX_D[9]_i_1_n_0\ : STD_LOGIC;
  signal RX_EOF_N121_out : STD_LOGIC;
  signal \RX_EOF_N1__4\ : STD_LOGIC;
  signal RX_EOF_N517_in : STD_LOGIC;
  signal RX_EOF_N_inv_i_1_n_0 : STD_LOGIC;
  signal RX_EOF_N_inv_i_6_n_0 : STD_LOGIC;
  signal \RX_REM[0]_i_1_n_0\ : STD_LOGIC;
  signal \RX_REM[1]_i_1_n_0\ : STD_LOGIC;
  signal \RX_REM[2]_i_1_n_0\ : STD_LOGIC;
  signal \RX_REM[3]_i_1_n_0\ : STD_LOGIC;
  signal \^execute_current_cmd_r_reg_0\ : STD_LOGIC;
  signal \^execute_pipelined_cmd_r_reg_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_100_out : STD_LOGIC;
  signal p_101_out : STD_LOGIC;
  signal p_102_out : STD_LOGIC;
  signal p_103_out : STD_LOGIC;
  signal p_104_out : STD_LOGIC;
  signal p_105_out : STD_LOGIC;
  signal p_106_out : STD_LOGIC;
  signal p_107_out : STD_LOGIC;
  signal p_108_out : STD_LOGIC;
  signal p_109_out : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_110_out : STD_LOGIC;
  signal p_111_out : STD_LOGIC;
  signal p_112_out : STD_LOGIC;
  signal p_113_out : STD_LOGIC;
  signal p_114_out : STD_LOGIC;
  signal p_115_out : STD_LOGIC;
  signal p_116_out : STD_LOGIC;
  signal p_117_out : STD_LOGIC;
  signal p_118_out : STD_LOGIC;
  signal p_119_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_120_out : STD_LOGIC;
  signal p_121_out : STD_LOGIC;
  signal p_122_out : STD_LOGIC;
  signal p_123_out : STD_LOGIC;
  signal p_124_out : STD_LOGIC;
  signal p_125_out : STD_LOGIC;
  signal p_126_out : STD_LOGIC;
  signal p_127_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_34_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC;
  signal p_38_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  signal p_52_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_61_out : STD_LOGIC;
  signal p_62_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC;
  signal p_66_out : STD_LOGIC;
  signal p_67_out : STD_LOGIC;
  signal p_68_out : STD_LOGIC;
  signal p_69_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal p_71_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_75_out : STD_LOGIC;
  signal p_76_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC;
  signal p_78_out : STD_LOGIC;
  signal p_79_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_80_out : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  signal p_82_out : STD_LOGIC;
  signal p_83_out : STD_LOGIC;
  signal p_84_out : STD_LOGIC;
  signal p_85_out : STD_LOGIC;
  signal p_86_out : STD_LOGIC;
  signal p_87_out : STD_LOGIC;
  signal p_88_out : STD_LOGIC;
  signal p_89_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_90_out : STD_LOGIC;
  signal p_91_out : STD_LOGIC;
  signal p_92_out : STD_LOGIC;
  signal p_93_out : STD_LOGIC;
  signal p_94_out : STD_LOGIC;
  signal p_95_out : STD_LOGIC;
  signal p_96_out : STD_LOGIC;
  signal p_97_out : STD_LOGIC;
  signal p_98_out : STD_LOGIC;
  signal p_99_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal pipe1_rx_sep_nb_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal pipe2_rx_pe_data_r : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal pipe2_rx_sep_nb_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^pipelined_cmd_valid_r_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal raw_data_r2_0 : STD_LOGIC;
  signal raw_data_r2_1 : STD_LOGIC;
  signal \^raw_data_r_0\ : STD_LOGIC;
  signal rx_rem_i : STD_LOGIC_VECTOR ( 0 to 3 );
  signal rx_src_rdy_n_i : STD_LOGIC;
  signal rx_src_rdy_n_r : STD_LOGIC;
  signal \^user_clk_0\ : STD_LOGIC;
  signal \NLW_srlc32e0[0].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[100].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[101].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[102].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[103].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[104].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[105].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[106].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[107].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[108].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[109].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[10].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[110].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[111].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[112].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[113].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[114].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[115].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[116].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[117].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[118].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[119].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[11].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[120].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[121].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[122].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[123].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[124].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[125].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[126].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[127].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[128].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[129].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[12].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[130].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[131].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[132].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[133].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[13].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[14].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[15].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[16].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[17].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[18].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[19].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[1].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[20].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[21].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[22].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[23].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[24].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[25].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[26].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[27].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[28].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[29].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[2].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[30].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[31].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[32].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[33].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[34].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[35].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[36].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[37].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[38].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[39].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[3].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[40].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[41].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[42].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[43].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[44].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[45].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[46].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[47].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[48].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[49].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[4].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[50].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[51].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[52].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[53].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[54].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[55].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[56].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[57].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[58].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[59].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[5].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[60].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[61].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[62].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[63].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[64].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[65].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[66].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[67].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[68].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[69].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[6].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[70].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[71].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[72].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[73].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[74].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[75].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[76].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[77].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[78].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[79].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[7].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[80].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[81].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[82].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[83].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[84].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[85].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[86].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[87].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[88].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[89].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[8].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[90].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[91].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[92].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[93].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[94].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[95].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[96].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[97].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[98].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[99].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e0[9].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[0].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[100].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[101].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[102].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[103].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[104].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[105].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[106].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[107].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[108].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[109].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[10].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[110].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[111].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[112].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[113].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[114].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[115].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[116].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[117].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[118].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[119].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[11].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[120].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[121].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[122].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[123].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[124].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[125].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[126].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[127].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[128].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[129].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[12].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[130].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[131].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[132].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[133].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[13].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[14].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[15].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[16].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[17].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[18].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[19].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[1].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[20].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[21].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[22].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[23].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[24].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[25].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[26].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[27].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[28].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[29].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[2].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[30].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[31].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[32].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[33].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[34].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[35].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[36].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[37].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[38].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[39].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[3].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[40].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[41].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[42].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[43].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[44].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[45].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[46].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[47].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[48].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[49].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[4].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[50].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[51].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[52].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[53].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[54].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[55].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[56].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[57].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[58].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[59].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[5].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[60].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[61].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[62].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[63].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[64].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[65].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[66].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[67].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[68].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[69].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[6].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[70].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[71].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[72].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[73].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[74].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[75].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[76].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[77].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[78].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[79].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[7].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[80].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[81].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[82].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[83].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[84].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[85].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[86].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[87].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[88].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[89].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[8].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[90].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[91].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[92].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[93].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[94].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[95].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[96].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[97].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[98].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[99].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e1[9].SRLC32E_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RX_D[0]_i_2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \RX_D[100]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \RX_D[101]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \RX_D[102]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \RX_D[103]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \RX_D[104]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \RX_D[105]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \RX_D[106]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \RX_D[107]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \RX_D[108]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \RX_D[109]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \RX_D[10]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \RX_D[110]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \RX_D[111]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \RX_D[112]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \RX_D[113]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \RX_D[114]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \RX_D[115]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \RX_D[116]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \RX_D[117]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \RX_D[118]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \RX_D[119]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \RX_D[11]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \RX_D[120]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \RX_D[121]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \RX_D[122]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \RX_D[123]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \RX_D[124]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \RX_D[125]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \RX_D[126]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \RX_D[127]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \RX_D[12]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \RX_D[13]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \RX_D[14]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \RX_D[15]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \RX_D[16]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \RX_D[17]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \RX_D[18]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \RX_D[19]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \RX_D[1]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \RX_D[20]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \RX_D[21]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \RX_D[22]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \RX_D[23]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \RX_D[24]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \RX_D[25]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \RX_D[26]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \RX_D[27]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \RX_D[28]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \RX_D[29]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \RX_D[2]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \RX_D[30]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \RX_D[31]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \RX_D[32]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \RX_D[33]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \RX_D[34]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \RX_D[35]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \RX_D[36]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \RX_D[37]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \RX_D[38]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \RX_D[39]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \RX_D[3]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \RX_D[40]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \RX_D[41]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \RX_D[42]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \RX_D[43]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \RX_D[44]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \RX_D[45]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \RX_D[46]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \RX_D[47]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \RX_D[48]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \RX_D[49]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \RX_D[4]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \RX_D[50]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \RX_D[51]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \RX_D[52]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \RX_D[53]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \RX_D[54]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \RX_D[55]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \RX_D[56]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \RX_D[57]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \RX_D[58]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \RX_D[59]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \RX_D[5]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \RX_D[60]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \RX_D[61]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \RX_D[62]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \RX_D[63]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \RX_D[64]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \RX_D[65]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \RX_D[66]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \RX_D[67]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \RX_D[68]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \RX_D[69]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \RX_D[6]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \RX_D[70]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \RX_D[71]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \RX_D[72]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \RX_D[73]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \RX_D[74]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \RX_D[75]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \RX_D[76]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \RX_D[77]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \RX_D[78]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \RX_D[79]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \RX_D[7]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \RX_D[80]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \RX_D[81]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \RX_D[82]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \RX_D[83]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \RX_D[84]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \RX_D[85]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \RX_D[86]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \RX_D[87]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \RX_D[88]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \RX_D[89]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \RX_D[8]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \RX_D[90]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \RX_D[91]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \RX_D[92]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \RX_D[93]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \RX_D[94]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \RX_D[95]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \RX_D[96]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \RX_D[97]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \RX_D[98]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \RX_D[99]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \RX_D[9]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \RX_REM[0]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \RX_REM[1]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \RX_REM[2]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \RX_REM[3]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[10]_INST_0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[11]_INST_0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[12]_INST_0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[13]_INST_0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[14]_INST_0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[15]_INST_0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[1]_INST_0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[2]_INST_0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[3]_INST_0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[4]_INST_0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[5]_INST_0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[6]_INST_0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[8]_INST_0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[9]_INST_0\ : label is "soft_lutpair200";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \srlc32e0[0].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srlc32e0[0].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name : string;
  attribute srl_name of \srlc32e0[0].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[0].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[100].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[100].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[100].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[100].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[101].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[101].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[101].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[101].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[102].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[102].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[102].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[102].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[103].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[103].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[103].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[103].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[104].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[104].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[104].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[104].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[105].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[105].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[105].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[105].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[106].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[106].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[106].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[106].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[107].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[107].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[107].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[107].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[108].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[108].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[108].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[108].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[109].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[109].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[109].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[109].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[10].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[10].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[10].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[10].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[110].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[110].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[110].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[110].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[111].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[111].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[111].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[111].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[112].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[112].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[112].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[112].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[113].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[113].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[113].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[113].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[114].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[114].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[114].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[114].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[115].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[115].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[115].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[115].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[116].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[116].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[116].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[116].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[117].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[117].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[117].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[117].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[118].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[118].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[118].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[118].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[119].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[119].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[119].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[119].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[11].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[11].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[11].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[11].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[120].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[120].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[120].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[120].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[121].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[121].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[121].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[121].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[122].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[122].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[122].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[122].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[123].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[123].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[123].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[123].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[124].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[124].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[124].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[124].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[125].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[125].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[125].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[125].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[126].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[126].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[126].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[126].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[127].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[127].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[127].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[127].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[128].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[128].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[128].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[128].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[129].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[129].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[129].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[129].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[12].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[12].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[12].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[12].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[130].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[130].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[130].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[130].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[131].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[131].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[131].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[131].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[132].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[132].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[132].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[132].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[133].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[133].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[133].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[133].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[13].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[13].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[13].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[13].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[14].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[14].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[14].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[14].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[15].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[15].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[15].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[15].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[16].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[16].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[16].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[16].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[17].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[17].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[17].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[17].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[18].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[18].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[18].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[18].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[19].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[19].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[19].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[19].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[1].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[1].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[1].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[1].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[20].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[20].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[20].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[20].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[21].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[21].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[21].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[21].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[22].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[22].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[22].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[22].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[23].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[23].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[23].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[23].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[24].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[24].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[24].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[24].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[25].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[25].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[25].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[25].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[26].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[26].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[26].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[26].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[27].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[27].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[27].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[27].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[28].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[28].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[28].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[28].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[29].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[29].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[29].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[29].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[2].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[2].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[2].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[2].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[30].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[30].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[30].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[30].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[31].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[31].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[31].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[31].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[32].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[32].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[32].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[32].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[33].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[33].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[33].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[33].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[34].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[34].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[34].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[34].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[35].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[35].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[35].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[35].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[36].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[36].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[36].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[36].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[37].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[37].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[37].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[37].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[38].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[38].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[38].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[38].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[39].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[39].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[39].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[39].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[3].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[3].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[3].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[3].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[40].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[40].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[40].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[40].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[41].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[41].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[41].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[41].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[42].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[42].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[42].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[42].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[43].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[43].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[43].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[43].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[44].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[44].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[44].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[44].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[45].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[45].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[45].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[45].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[46].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[46].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[46].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[46].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[47].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[47].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[47].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[47].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[48].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[48].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[48].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[48].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[49].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[49].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[49].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[49].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[4].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[4].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[4].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[4].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[50].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[50].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[50].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[50].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[51].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[51].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[51].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[51].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[52].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[52].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[52].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[52].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[53].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[53].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[53].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[53].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[54].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[54].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[54].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[54].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[55].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[55].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[55].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[55].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[56].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[56].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[56].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[56].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[57].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[57].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[57].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[57].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[58].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[58].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[58].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[58].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[59].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[59].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[59].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[59].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[5].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[5].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[5].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[5].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[60].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[60].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[60].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[60].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[61].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[61].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[61].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[61].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[62].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[62].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[62].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[62].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[63].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[63].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[63].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[63].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[64].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[64].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[64].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[64].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[65].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[65].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[65].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[65].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[66].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[66].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[66].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[66].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[67].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[67].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[67].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[67].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[68].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[68].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[68].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[68].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[69].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[69].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[69].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[69].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[6].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[6].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[6].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[6].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[70].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[70].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[70].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[70].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[71].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[71].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[71].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[71].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[72].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[72].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[72].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[72].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[73].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[73].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[73].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[73].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[74].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[74].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[74].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[74].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[75].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[75].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[75].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[75].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[76].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[76].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[76].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[76].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[77].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[77].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[77].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[77].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[78].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[78].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[78].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[78].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[79].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[79].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[79].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[79].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[7].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[7].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[7].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[7].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[80].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[80].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[80].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[80].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[81].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[81].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[81].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[81].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[82].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[82].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[82].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[82].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[83].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[83].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[83].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[83].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[84].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[84].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[84].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[84].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[85].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[85].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[85].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[85].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[86].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[86].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[86].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[86].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[87].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[87].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[87].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[87].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[88].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[88].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[88].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[88].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[89].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[89].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[89].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[89].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[8].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[8].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[8].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[8].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[90].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[90].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[90].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[90].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[91].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[91].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[91].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[91].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[92].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[92].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[92].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[92].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[93].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[93].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[93].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[93].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[94].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[94].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[94].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[94].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[95].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[95].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[95].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[95].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[96].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[96].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[96].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[96].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[97].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[97].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[97].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[97].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[98].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[98].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[98].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[98].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[99].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[99].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[99].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[99].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e0[9].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e0[9].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0 ";
  attribute srl_name of \srlc32e0[9].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e0[9].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[0].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[0].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[0].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[0].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[100].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[100].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[100].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[100].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[101].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[101].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[101].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[101].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[102].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[102].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[102].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[102].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[103].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[103].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[103].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[103].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[104].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[104].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[104].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[104].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[105].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[105].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[105].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[105].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[106].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[106].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[106].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[106].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[107].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[107].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[107].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[107].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[108].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[108].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[108].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[108].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[109].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[109].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[109].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[109].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[10].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[10].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[10].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[10].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[110].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[110].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[110].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[110].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[111].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[111].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[111].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[111].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[112].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[112].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[112].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[112].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[113].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[113].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[113].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[113].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[114].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[114].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[114].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[114].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[115].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[115].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[115].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[115].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[116].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[116].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[116].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[116].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[117].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[117].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[117].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[117].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[118].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[118].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[118].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[118].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[119].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[119].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[119].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[119].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[11].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[11].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[11].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[11].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[120].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[120].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[120].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[120].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[121].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[121].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[121].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[121].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[122].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[122].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[122].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[122].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[123].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[123].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[123].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[123].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[124].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[124].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[124].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[124].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[125].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[125].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[125].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[125].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[126].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[126].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[126].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[126].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[127].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[127].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[127].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[127].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[128].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[128].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[128].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[128].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[129].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[129].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[129].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[129].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[12].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[12].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[12].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[12].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[130].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[130].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[130].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[130].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[131].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[131].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[131].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[131].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[132].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[132].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[132].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[132].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[133].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[133].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[133].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[133].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[13].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[13].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[13].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[13].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[14].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[14].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[14].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[14].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[15].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[15].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[15].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[15].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[16].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[16].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[16].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[16].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[17].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[17].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[17].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[17].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[18].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[18].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[18].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[18].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[19].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[19].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[19].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[19].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[1].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[1].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[1].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[1].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[20].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[20].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[20].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[20].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[21].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[21].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[21].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[21].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[22].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[22].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[22].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[22].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[23].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[23].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[23].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[23].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[24].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[24].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[24].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[24].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[25].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[25].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[25].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[25].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[26].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[26].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[26].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[26].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[27].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[27].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[27].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[27].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[28].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[28].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[28].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[28].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[29].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[29].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[29].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[29].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[2].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[2].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[2].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[2].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[30].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[30].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[30].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[30].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[31].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[31].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[31].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[31].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[32].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[32].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[32].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[32].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[33].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[33].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[33].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[33].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[34].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[34].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[34].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[34].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[35].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[35].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[35].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[35].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[36].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[36].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[36].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[36].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[37].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[37].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[37].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[37].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[38].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[38].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[38].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[38].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[39].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[39].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[39].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[39].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[3].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[3].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[3].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[3].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[40].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[40].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[40].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[40].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[41].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[41].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[41].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[41].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[42].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[42].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[42].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[42].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[43].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[43].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[43].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[43].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[44].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[44].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[44].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[44].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[45].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[45].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[45].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[45].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[46].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[46].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[46].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[46].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[47].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[47].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[47].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[47].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[48].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[48].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[48].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[48].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[49].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[49].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[49].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[49].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[4].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[4].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[4].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[4].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[50].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[50].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[50].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[50].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[51].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[51].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[51].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[51].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[52].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[52].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[52].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[52].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[53].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[53].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[53].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[53].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[54].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[54].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[54].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[54].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[55].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[55].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[55].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[55].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[56].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[56].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[56].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[56].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[57].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[57].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[57].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[57].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[58].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[58].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[58].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[58].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[59].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[59].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[59].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[59].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[5].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[5].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[5].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[5].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[60].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[60].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[60].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[60].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[61].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[61].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[61].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[61].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[62].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[62].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[62].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[62].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[63].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[63].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[63].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[63].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[64].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[64].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[64].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[64].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[65].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[65].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[65].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[65].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[66].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[66].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[66].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[66].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[67].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[67].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[67].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[67].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[68].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[68].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[68].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[68].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[69].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[69].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[69].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[69].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[6].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[6].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[6].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[6].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[70].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[70].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[70].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[70].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[71].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[71].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[71].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[71].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[72].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[72].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[72].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[72].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[73].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[73].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[73].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[73].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[74].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[74].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[74].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[74].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[75].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[75].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[75].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[75].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[76].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[76].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[76].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[76].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[77].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[77].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[77].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[77].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[78].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[78].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[78].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[78].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[79].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[79].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[79].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[79].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[7].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[7].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[7].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[7].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[80].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[80].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[80].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[80].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[81].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[81].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[81].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[81].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[82].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[82].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[82].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[82].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[83].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[83].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[83].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[83].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[84].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[84].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[84].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[84].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[85].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[85].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[85].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[85].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[86].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[86].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[86].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[86].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[87].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[87].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[87].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[87].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[88].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[88].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[88].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[88].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[89].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[89].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[89].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[89].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[8].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[8].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[8].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[8].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[90].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[90].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[90].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[90].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[91].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[91].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[91].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[91].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[92].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[92].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[92].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[92].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[93].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[93].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[93].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[93].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[94].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[94].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[94].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[94].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[95].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[95].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[95].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[95].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[96].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[96].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[96].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[96].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[97].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[97].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[97].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[97].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[98].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[98].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[98].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[98].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[99].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[99].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[99].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[99].SRLC32E_inst ";
  attribute BOX_TYPE of \srlc32e1[9].SRLC32E_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e1[9].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1 ";
  attribute srl_name of \srlc32e1[9].SRLC32E_inst\ : label is "inst/\rx_ll_i/rx_ll_datapath_i/srlc32e1[9].SRLC32E_inst ";
begin
  execute_current_cmd_r_reg_0 <= \^execute_current_cmd_r_reg_0\;
  execute_pipelined_cmd_r_reg_0 <= \^execute_pipelined_cmd_r_reg_0\;
  pipelined_cmd_valid_r_reg_0(0) <= \^pipelined_cmd_valid_r_reg_0\(0);
  raw_data_r_0 <= \^raw_data_r_0\;
  user_clk_0 <= \^user_clk_0\;
\RX_D[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^execute_current_cmd_r_reg_0\,
      I1 => \^execute_pipelined_cmd_r_reg_0\,
      O => \RX_D[0]_i_1_n_0\
    );
\RX_D[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_0_out,
      I1 => pipe2_rx_pe_data_r(127),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[0]_i_2_n_0\
    );
\RX_D[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_100_out,
      I1 => pipe2_rx_pe_data_r(27),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[100]_i_1_n_0\
    );
\RX_D[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_101_out,
      I1 => pipe2_rx_pe_data_r(26),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[101]_i_1_n_0\
    );
\RX_D[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_102_out,
      I1 => pipe2_rx_pe_data_r(25),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[102]_i_1_n_0\
    );
\RX_D[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_103_out,
      I1 => pipe2_rx_pe_data_r(24),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[103]_i_1_n_0\
    );
\RX_D[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_104_out,
      I1 => pipe2_rx_pe_data_r(23),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[104]_i_1_n_0\
    );
\RX_D[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_105_out,
      I1 => pipe2_rx_pe_data_r(22),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[105]_i_1_n_0\
    );
\RX_D[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_106_out,
      I1 => pipe2_rx_pe_data_r(21),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[106]_i_1_n_0\
    );
\RX_D[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_107_out,
      I1 => pipe2_rx_pe_data_r(20),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[107]_i_1_n_0\
    );
\RX_D[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_108_out,
      I1 => pipe2_rx_pe_data_r(19),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[108]_i_1_n_0\
    );
\RX_D[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_109_out,
      I1 => pipe2_rx_pe_data_r(18),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[109]_i_1_n_0\
    );
\RX_D[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_10_out,
      I1 => pipe2_rx_pe_data_r(117),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[10]_i_1_n_0\
    );
\RX_D[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_110_out,
      I1 => pipe2_rx_pe_data_r(17),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[110]_i_1_n_0\
    );
\RX_D[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_111_out,
      I1 => pipe2_rx_pe_data_r(16),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[111]_i_1_n_0\
    );
\RX_D[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_112_out,
      I1 => pipe2_rx_pe_data_r(15),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[112]_i_1_n_0\
    );
\RX_D[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_113_out,
      I1 => pipe2_rx_pe_data_r(14),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[113]_i_1_n_0\
    );
\RX_D[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_114_out,
      I1 => pipe2_rx_pe_data_r(13),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[114]_i_1_n_0\
    );
\RX_D[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_115_out,
      I1 => pipe2_rx_pe_data_r(12),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[115]_i_1_n_0\
    );
\RX_D[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_116_out,
      I1 => pipe2_rx_pe_data_r(11),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[116]_i_1_n_0\
    );
\RX_D[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_117_out,
      I1 => pipe2_rx_pe_data_r(10),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[117]_i_1_n_0\
    );
\RX_D[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_118_out,
      I1 => pipe2_rx_pe_data_r(9),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[118]_i_1_n_0\
    );
\RX_D[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_119_out,
      I1 => pipe2_rx_pe_data_r(8),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[119]_i_1_n_0\
    );
\RX_D[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_11_out,
      I1 => pipe2_rx_pe_data_r(116),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[11]_i_1_n_0\
    );
\RX_D[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_120_out,
      I1 => pipe2_rx_pe_data_r(7),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[120]_i_1_n_0\
    );
\RX_D[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_121_out,
      I1 => pipe2_rx_pe_data_r(6),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[121]_i_1_n_0\
    );
\RX_D[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_122_out,
      I1 => pipe2_rx_pe_data_r(5),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[122]_i_1_n_0\
    );
\RX_D[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_123_out,
      I1 => pipe2_rx_pe_data_r(4),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[123]_i_1_n_0\
    );
\RX_D[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_124_out,
      I1 => pipe2_rx_pe_data_r(3),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[124]_i_1_n_0\
    );
\RX_D[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_125_out,
      I1 => pipe2_rx_pe_data_r(2),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[125]_i_1_n_0\
    );
\RX_D[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_126_out,
      I1 => pipe2_rx_pe_data_r(1),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[126]_i_1_n_0\
    );
\RX_D[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_127_out,
      I1 => pipe2_rx_pe_data_r(0),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[127]_i_1_n_0\
    );
\RX_D[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_12_out,
      I1 => pipe2_rx_pe_data_r(115),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[12]_i_1_n_0\
    );
\RX_D[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_13_out,
      I1 => pipe2_rx_pe_data_r(114),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[13]_i_1_n_0\
    );
\RX_D[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_14_out,
      I1 => pipe2_rx_pe_data_r(113),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[14]_i_1_n_0\
    );
\RX_D[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_15_out,
      I1 => pipe2_rx_pe_data_r(112),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[15]_i_1_n_0\
    );
\RX_D[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_16_out,
      I1 => pipe2_rx_pe_data_r(111),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[16]_i_1_n_0\
    );
\RX_D[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_17_out,
      I1 => pipe2_rx_pe_data_r(110),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[17]_i_1_n_0\
    );
\RX_D[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_18_out,
      I1 => pipe2_rx_pe_data_r(109),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[18]_i_1_n_0\
    );
\RX_D[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_19_out,
      I1 => pipe2_rx_pe_data_r(108),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[19]_i_1_n_0\
    );
\RX_D[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_1_out,
      I1 => pipe2_rx_pe_data_r(126),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[1]_i_1_n_0\
    );
\RX_D[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_20_out,
      I1 => pipe2_rx_pe_data_r(107),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[20]_i_1_n_0\
    );
\RX_D[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_21_out,
      I1 => pipe2_rx_pe_data_r(106),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[21]_i_1_n_0\
    );
\RX_D[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_22_out,
      I1 => pipe2_rx_pe_data_r(105),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[22]_i_1_n_0\
    );
\RX_D[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_23_out,
      I1 => pipe2_rx_pe_data_r(104),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[23]_i_1_n_0\
    );
\RX_D[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_24_out,
      I1 => pipe2_rx_pe_data_r(103),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[24]_i_1_n_0\
    );
\RX_D[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_25_out,
      I1 => pipe2_rx_pe_data_r(102),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[25]_i_1_n_0\
    );
\RX_D[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_26_out,
      I1 => pipe2_rx_pe_data_r(101),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[26]_i_1_n_0\
    );
\RX_D[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_27_out,
      I1 => pipe2_rx_pe_data_r(100),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[27]_i_1_n_0\
    );
\RX_D[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_28_out,
      I1 => pipe2_rx_pe_data_r(99),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[28]_i_1_n_0\
    );
\RX_D[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_29_out,
      I1 => pipe2_rx_pe_data_r(98),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[29]_i_1_n_0\
    );
\RX_D[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_2_out,
      I1 => pipe2_rx_pe_data_r(125),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[2]_i_1_n_0\
    );
\RX_D[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_30_out,
      I1 => pipe2_rx_pe_data_r(97),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[30]_i_1_n_0\
    );
\RX_D[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_31_out,
      I1 => pipe2_rx_pe_data_r(96),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[31]_i_1_n_0\
    );
\RX_D[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_32_out,
      I1 => pipe2_rx_pe_data_r(95),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[32]_i_1_n_0\
    );
\RX_D[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_33_out,
      I1 => pipe2_rx_pe_data_r(94),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[33]_i_1_n_0\
    );
\RX_D[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_34_out,
      I1 => pipe2_rx_pe_data_r(93),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[34]_i_1_n_0\
    );
\RX_D[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_35_out,
      I1 => pipe2_rx_pe_data_r(92),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[35]_i_1_n_0\
    );
\RX_D[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_36_out,
      I1 => pipe2_rx_pe_data_r(91),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[36]_i_1_n_0\
    );
\RX_D[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_37_out,
      I1 => pipe2_rx_pe_data_r(90),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[37]_i_1_n_0\
    );
\RX_D[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_38_out,
      I1 => pipe2_rx_pe_data_r(89),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[38]_i_1_n_0\
    );
\RX_D[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_39_out,
      I1 => pipe2_rx_pe_data_r(88),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[39]_i_1_n_0\
    );
\RX_D[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_3_out,
      I1 => pipe2_rx_pe_data_r(124),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[3]_i_1_n_0\
    );
\RX_D[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_40_out,
      I1 => pipe2_rx_pe_data_r(87),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[40]_i_1_n_0\
    );
\RX_D[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_41_out,
      I1 => pipe2_rx_pe_data_r(86),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[41]_i_1_n_0\
    );
\RX_D[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_42_out,
      I1 => pipe2_rx_pe_data_r(85),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[42]_i_1_n_0\
    );
\RX_D[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_43_out,
      I1 => pipe2_rx_pe_data_r(84),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[43]_i_1_n_0\
    );
\RX_D[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_44_out,
      I1 => pipe2_rx_pe_data_r(83),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[44]_i_1_n_0\
    );
\RX_D[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_45_out,
      I1 => pipe2_rx_pe_data_r(82),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[45]_i_1_n_0\
    );
\RX_D[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_46_out,
      I1 => pipe2_rx_pe_data_r(81),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[46]_i_1_n_0\
    );
\RX_D[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_47_out,
      I1 => pipe2_rx_pe_data_r(80),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[47]_i_1_n_0\
    );
\RX_D[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_48_out,
      I1 => pipe2_rx_pe_data_r(79),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[48]_i_1_n_0\
    );
\RX_D[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_49_out,
      I1 => pipe2_rx_pe_data_r(78),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[49]_i_1_n_0\
    );
\RX_D[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_4_out,
      I1 => pipe2_rx_pe_data_r(123),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[4]_i_1_n_0\
    );
\RX_D[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_50_out,
      I1 => pipe2_rx_pe_data_r(77),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[50]_i_1_n_0\
    );
\RX_D[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_51_out,
      I1 => pipe2_rx_pe_data_r(76),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[51]_i_1_n_0\
    );
\RX_D[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_52_out,
      I1 => pipe2_rx_pe_data_r(75),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[52]_i_1_n_0\
    );
\RX_D[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_53_out,
      I1 => pipe2_rx_pe_data_r(74),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[53]_i_1_n_0\
    );
\RX_D[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_54_out,
      I1 => pipe2_rx_pe_data_r(73),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[54]_i_1_n_0\
    );
\RX_D[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_55_out,
      I1 => pipe2_rx_pe_data_r(72),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[55]_i_1_n_0\
    );
\RX_D[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_56_out,
      I1 => pipe2_rx_pe_data_r(71),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[56]_i_1_n_0\
    );
\RX_D[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_57_out,
      I1 => pipe2_rx_pe_data_r(70),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[57]_i_1_n_0\
    );
\RX_D[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_58_out,
      I1 => pipe2_rx_pe_data_r(69),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[58]_i_1_n_0\
    );
\RX_D[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_59_out,
      I1 => pipe2_rx_pe_data_r(68),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[59]_i_1_n_0\
    );
\RX_D[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_5_out,
      I1 => pipe2_rx_pe_data_r(122),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[5]_i_1_n_0\
    );
\RX_D[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_60_out,
      I1 => pipe2_rx_pe_data_r(67),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[60]_i_1_n_0\
    );
\RX_D[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_61_out,
      I1 => pipe2_rx_pe_data_r(66),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[61]_i_1_n_0\
    );
\RX_D[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_62_out,
      I1 => pipe2_rx_pe_data_r(65),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[62]_i_1_n_0\
    );
\RX_D[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_63_out,
      I1 => pipe2_rx_pe_data_r(64),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[63]_i_1_n_0\
    );
\RX_D[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_64_out,
      I1 => pipe2_rx_pe_data_r(63),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[64]_i_1_n_0\
    );
\RX_D[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_65_out,
      I1 => pipe2_rx_pe_data_r(62),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[65]_i_1_n_0\
    );
\RX_D[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_66_out,
      I1 => pipe2_rx_pe_data_r(61),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[66]_i_1_n_0\
    );
\RX_D[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_67_out,
      I1 => pipe2_rx_pe_data_r(60),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[67]_i_1_n_0\
    );
\RX_D[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_68_out,
      I1 => pipe2_rx_pe_data_r(59),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[68]_i_1_n_0\
    );
\RX_D[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_69_out,
      I1 => pipe2_rx_pe_data_r(58),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[69]_i_1_n_0\
    );
\RX_D[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_6_out,
      I1 => pipe2_rx_pe_data_r(121),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[6]_i_1_n_0\
    );
\RX_D[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_70_out,
      I1 => pipe2_rx_pe_data_r(57),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[70]_i_1_n_0\
    );
\RX_D[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_71_out,
      I1 => pipe2_rx_pe_data_r(56),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[71]_i_1_n_0\
    );
\RX_D[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_72_out,
      I1 => pipe2_rx_pe_data_r(55),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[72]_i_1_n_0\
    );
\RX_D[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_73_out,
      I1 => pipe2_rx_pe_data_r(54),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[73]_i_1_n_0\
    );
\RX_D[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_74_out,
      I1 => pipe2_rx_pe_data_r(53),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[74]_i_1_n_0\
    );
\RX_D[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_75_out,
      I1 => pipe2_rx_pe_data_r(52),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[75]_i_1_n_0\
    );
\RX_D[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_76_out,
      I1 => pipe2_rx_pe_data_r(51),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[76]_i_1_n_0\
    );
\RX_D[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_77_out,
      I1 => pipe2_rx_pe_data_r(50),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[77]_i_1_n_0\
    );
\RX_D[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_78_out,
      I1 => pipe2_rx_pe_data_r(49),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[78]_i_1_n_0\
    );
\RX_D[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_79_out,
      I1 => pipe2_rx_pe_data_r(48),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[79]_i_1_n_0\
    );
\RX_D[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_7_out,
      I1 => pipe2_rx_pe_data_r(120),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[7]_i_1_n_0\
    );
\RX_D[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_80_out,
      I1 => pipe2_rx_pe_data_r(47),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[80]_i_1_n_0\
    );
\RX_D[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_81_out,
      I1 => pipe2_rx_pe_data_r(46),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[81]_i_1_n_0\
    );
\RX_D[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_82_out,
      I1 => pipe2_rx_pe_data_r(45),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[82]_i_1_n_0\
    );
\RX_D[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_83_out,
      I1 => pipe2_rx_pe_data_r(44),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[83]_i_1_n_0\
    );
\RX_D[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_84_out,
      I1 => pipe2_rx_pe_data_r(43),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[84]_i_1_n_0\
    );
\RX_D[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_85_out,
      I1 => pipe2_rx_pe_data_r(42),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[85]_i_1_n_0\
    );
\RX_D[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_86_out,
      I1 => pipe2_rx_pe_data_r(41),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[86]_i_1_n_0\
    );
\RX_D[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_87_out,
      I1 => pipe2_rx_pe_data_r(40),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[87]_i_1_n_0\
    );
\RX_D[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_88_out,
      I1 => pipe2_rx_pe_data_r(39),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[88]_i_1_n_0\
    );
\RX_D[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_89_out,
      I1 => pipe2_rx_pe_data_r(38),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[89]_i_1_n_0\
    );
\RX_D[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_8_out,
      I1 => pipe2_rx_pe_data_r(119),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[8]_i_1_n_0\
    );
\RX_D[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_90_out,
      I1 => pipe2_rx_pe_data_r(37),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[90]_i_1_n_0\
    );
\RX_D[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_91_out,
      I1 => pipe2_rx_pe_data_r(36),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[91]_i_1_n_0\
    );
\RX_D[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_92_out,
      I1 => pipe2_rx_pe_data_r(35),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[92]_i_1_n_0\
    );
\RX_D[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_93_out,
      I1 => pipe2_rx_pe_data_r(34),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[93]_i_1_n_0\
    );
\RX_D[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_94_out,
      I1 => pipe2_rx_pe_data_r(33),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[94]_i_1_n_0\
    );
\RX_D[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_95_out,
      I1 => pipe2_rx_pe_data_r(32),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[95]_i_1_n_0\
    );
\RX_D[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_96_out,
      I1 => pipe2_rx_pe_data_r(31),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[96]_i_1_n_0\
    );
\RX_D[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_97_out,
      I1 => pipe2_rx_pe_data_r(30),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[97]_i_1_n_0\
    );
\RX_D[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_98_out,
      I1 => pipe2_rx_pe_data_r(29),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[98]_i_1_n_0\
    );
\RX_D[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_99_out,
      I1 => pipe2_rx_pe_data_r(28),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[99]_i_1_n_0\
    );
\RX_D[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_9_out,
      I1 => pipe2_rx_pe_data_r(118),
      I2 => \^execute_current_cmd_r_reg_0\,
      O => \RX_D[9]_i_1_n_0\
    );
\RX_D_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[0]_i_2_n_0\,
      Q => m_axi_rx_tdata(0),
      R => '0'
    );
\RX_D_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[100]_i_1_n_0\,
      Q => m_axi_rx_tdata(100),
      R => '0'
    );
\RX_D_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[101]_i_1_n_0\,
      Q => m_axi_rx_tdata(101),
      R => '0'
    );
\RX_D_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[102]_i_1_n_0\,
      Q => m_axi_rx_tdata(102),
      R => '0'
    );
\RX_D_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[103]_i_1_n_0\,
      Q => m_axi_rx_tdata(103),
      R => '0'
    );
\RX_D_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[104]_i_1_n_0\,
      Q => m_axi_rx_tdata(104),
      R => '0'
    );
\RX_D_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[105]_i_1_n_0\,
      Q => m_axi_rx_tdata(105),
      R => '0'
    );
\RX_D_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[106]_i_1_n_0\,
      Q => m_axi_rx_tdata(106),
      R => '0'
    );
\RX_D_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[107]_i_1_n_0\,
      Q => m_axi_rx_tdata(107),
      R => '0'
    );
\RX_D_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[108]_i_1_n_0\,
      Q => m_axi_rx_tdata(108),
      R => '0'
    );
\RX_D_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[109]_i_1_n_0\,
      Q => m_axi_rx_tdata(109),
      R => '0'
    );
\RX_D_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[10]_i_1_n_0\,
      Q => m_axi_rx_tdata(10),
      R => '0'
    );
\RX_D_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[110]_i_1_n_0\,
      Q => m_axi_rx_tdata(110),
      R => '0'
    );
\RX_D_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[111]_i_1_n_0\,
      Q => m_axi_rx_tdata(111),
      R => '0'
    );
\RX_D_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[112]_i_1_n_0\,
      Q => m_axi_rx_tdata(112),
      R => '0'
    );
\RX_D_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[113]_i_1_n_0\,
      Q => m_axi_rx_tdata(113),
      R => '0'
    );
\RX_D_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[114]_i_1_n_0\,
      Q => m_axi_rx_tdata(114),
      R => '0'
    );
\RX_D_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[115]_i_1_n_0\,
      Q => m_axi_rx_tdata(115),
      R => '0'
    );
\RX_D_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[116]_i_1_n_0\,
      Q => m_axi_rx_tdata(116),
      R => '0'
    );
\RX_D_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[117]_i_1_n_0\,
      Q => m_axi_rx_tdata(117),
      R => '0'
    );
\RX_D_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[118]_i_1_n_0\,
      Q => m_axi_rx_tdata(118),
      R => '0'
    );
\RX_D_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[119]_i_1_n_0\,
      Q => m_axi_rx_tdata(119),
      R => '0'
    );
\RX_D_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[11]_i_1_n_0\,
      Q => m_axi_rx_tdata(11),
      R => '0'
    );
\RX_D_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[120]_i_1_n_0\,
      Q => m_axi_rx_tdata(120),
      R => '0'
    );
\RX_D_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[121]_i_1_n_0\,
      Q => m_axi_rx_tdata(121),
      R => '0'
    );
\RX_D_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[122]_i_1_n_0\,
      Q => m_axi_rx_tdata(122),
      R => '0'
    );
\RX_D_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[123]_i_1_n_0\,
      Q => m_axi_rx_tdata(123),
      R => '0'
    );
\RX_D_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[124]_i_1_n_0\,
      Q => m_axi_rx_tdata(124),
      R => '0'
    );
\RX_D_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[125]_i_1_n_0\,
      Q => m_axi_rx_tdata(125),
      R => '0'
    );
\RX_D_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[126]_i_1_n_0\,
      Q => m_axi_rx_tdata(126),
      R => '0'
    );
\RX_D_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[127]_i_1_n_0\,
      Q => m_axi_rx_tdata(127),
      R => '0'
    );
\RX_D_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[12]_i_1_n_0\,
      Q => m_axi_rx_tdata(12),
      R => '0'
    );
\RX_D_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[13]_i_1_n_0\,
      Q => m_axi_rx_tdata(13),
      R => '0'
    );
\RX_D_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[14]_i_1_n_0\,
      Q => m_axi_rx_tdata(14),
      R => '0'
    );
\RX_D_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[15]_i_1_n_0\,
      Q => m_axi_rx_tdata(15),
      R => '0'
    );
\RX_D_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[16]_i_1_n_0\,
      Q => m_axi_rx_tdata(16),
      R => '0'
    );
\RX_D_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[17]_i_1_n_0\,
      Q => m_axi_rx_tdata(17),
      R => '0'
    );
\RX_D_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[18]_i_1_n_0\,
      Q => m_axi_rx_tdata(18),
      R => '0'
    );
\RX_D_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[19]_i_1_n_0\,
      Q => m_axi_rx_tdata(19),
      R => '0'
    );
\RX_D_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[1]_i_1_n_0\,
      Q => m_axi_rx_tdata(1),
      R => '0'
    );
\RX_D_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[20]_i_1_n_0\,
      Q => m_axi_rx_tdata(20),
      R => '0'
    );
\RX_D_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[21]_i_1_n_0\,
      Q => m_axi_rx_tdata(21),
      R => '0'
    );
\RX_D_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[22]_i_1_n_0\,
      Q => m_axi_rx_tdata(22),
      R => '0'
    );
\RX_D_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[23]_i_1_n_0\,
      Q => m_axi_rx_tdata(23),
      R => '0'
    );
\RX_D_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[24]_i_1_n_0\,
      Q => m_axi_rx_tdata(24),
      R => '0'
    );
\RX_D_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[25]_i_1_n_0\,
      Q => m_axi_rx_tdata(25),
      R => '0'
    );
\RX_D_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[26]_i_1_n_0\,
      Q => m_axi_rx_tdata(26),
      R => '0'
    );
\RX_D_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[27]_i_1_n_0\,
      Q => m_axi_rx_tdata(27),
      R => '0'
    );
\RX_D_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[28]_i_1_n_0\,
      Q => m_axi_rx_tdata(28),
      R => '0'
    );
\RX_D_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[29]_i_1_n_0\,
      Q => m_axi_rx_tdata(29),
      R => '0'
    );
\RX_D_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[2]_i_1_n_0\,
      Q => m_axi_rx_tdata(2),
      R => '0'
    );
\RX_D_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[30]_i_1_n_0\,
      Q => m_axi_rx_tdata(30),
      R => '0'
    );
\RX_D_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[31]_i_1_n_0\,
      Q => m_axi_rx_tdata(31),
      R => '0'
    );
\RX_D_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[32]_i_1_n_0\,
      Q => m_axi_rx_tdata(32),
      R => '0'
    );
\RX_D_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[33]_i_1_n_0\,
      Q => m_axi_rx_tdata(33),
      R => '0'
    );
\RX_D_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[34]_i_1_n_0\,
      Q => m_axi_rx_tdata(34),
      R => '0'
    );
\RX_D_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[35]_i_1_n_0\,
      Q => m_axi_rx_tdata(35),
      R => '0'
    );
\RX_D_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[36]_i_1_n_0\,
      Q => m_axi_rx_tdata(36),
      R => '0'
    );
\RX_D_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[37]_i_1_n_0\,
      Q => m_axi_rx_tdata(37),
      R => '0'
    );
\RX_D_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[38]_i_1_n_0\,
      Q => m_axi_rx_tdata(38),
      R => '0'
    );
\RX_D_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[39]_i_1_n_0\,
      Q => m_axi_rx_tdata(39),
      R => '0'
    );
\RX_D_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[3]_i_1_n_0\,
      Q => m_axi_rx_tdata(3),
      R => '0'
    );
\RX_D_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[40]_i_1_n_0\,
      Q => m_axi_rx_tdata(40),
      R => '0'
    );
\RX_D_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[41]_i_1_n_0\,
      Q => m_axi_rx_tdata(41),
      R => '0'
    );
\RX_D_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[42]_i_1_n_0\,
      Q => m_axi_rx_tdata(42),
      R => '0'
    );
\RX_D_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[43]_i_1_n_0\,
      Q => m_axi_rx_tdata(43),
      R => '0'
    );
\RX_D_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[44]_i_1_n_0\,
      Q => m_axi_rx_tdata(44),
      R => '0'
    );
\RX_D_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[45]_i_1_n_0\,
      Q => m_axi_rx_tdata(45),
      R => '0'
    );
\RX_D_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[46]_i_1_n_0\,
      Q => m_axi_rx_tdata(46),
      R => '0'
    );
\RX_D_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[47]_i_1_n_0\,
      Q => m_axi_rx_tdata(47),
      R => '0'
    );
\RX_D_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[48]_i_1_n_0\,
      Q => m_axi_rx_tdata(48),
      R => '0'
    );
\RX_D_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[49]_i_1_n_0\,
      Q => m_axi_rx_tdata(49),
      R => '0'
    );
\RX_D_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[4]_i_1_n_0\,
      Q => m_axi_rx_tdata(4),
      R => '0'
    );
\RX_D_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[50]_i_1_n_0\,
      Q => m_axi_rx_tdata(50),
      R => '0'
    );
\RX_D_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[51]_i_1_n_0\,
      Q => m_axi_rx_tdata(51),
      R => '0'
    );
\RX_D_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[52]_i_1_n_0\,
      Q => m_axi_rx_tdata(52),
      R => '0'
    );
\RX_D_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[53]_i_1_n_0\,
      Q => m_axi_rx_tdata(53),
      R => '0'
    );
\RX_D_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[54]_i_1_n_0\,
      Q => m_axi_rx_tdata(54),
      R => '0'
    );
\RX_D_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[55]_i_1_n_0\,
      Q => m_axi_rx_tdata(55),
      R => '0'
    );
\RX_D_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[56]_i_1_n_0\,
      Q => m_axi_rx_tdata(56),
      R => '0'
    );
\RX_D_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[57]_i_1_n_0\,
      Q => m_axi_rx_tdata(57),
      R => '0'
    );
\RX_D_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[58]_i_1_n_0\,
      Q => m_axi_rx_tdata(58),
      R => '0'
    );
\RX_D_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[59]_i_1_n_0\,
      Q => m_axi_rx_tdata(59),
      R => '0'
    );
\RX_D_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[5]_i_1_n_0\,
      Q => m_axi_rx_tdata(5),
      R => '0'
    );
\RX_D_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[60]_i_1_n_0\,
      Q => m_axi_rx_tdata(60),
      R => '0'
    );
\RX_D_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[61]_i_1_n_0\,
      Q => m_axi_rx_tdata(61),
      R => '0'
    );
\RX_D_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[62]_i_1_n_0\,
      Q => m_axi_rx_tdata(62),
      R => '0'
    );
\RX_D_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[63]_i_1_n_0\,
      Q => m_axi_rx_tdata(63),
      R => '0'
    );
\RX_D_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[64]_i_1_n_0\,
      Q => m_axi_rx_tdata(64),
      R => '0'
    );
\RX_D_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[65]_i_1_n_0\,
      Q => m_axi_rx_tdata(65),
      R => '0'
    );
\RX_D_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[66]_i_1_n_0\,
      Q => m_axi_rx_tdata(66),
      R => '0'
    );
\RX_D_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[67]_i_1_n_0\,
      Q => m_axi_rx_tdata(67),
      R => '0'
    );
\RX_D_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[68]_i_1_n_0\,
      Q => m_axi_rx_tdata(68),
      R => '0'
    );
\RX_D_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[69]_i_1_n_0\,
      Q => m_axi_rx_tdata(69),
      R => '0'
    );
\RX_D_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[6]_i_1_n_0\,
      Q => m_axi_rx_tdata(6),
      R => '0'
    );
\RX_D_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[70]_i_1_n_0\,
      Q => m_axi_rx_tdata(70),
      R => '0'
    );
\RX_D_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[71]_i_1_n_0\,
      Q => m_axi_rx_tdata(71),
      R => '0'
    );
\RX_D_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[72]_i_1_n_0\,
      Q => m_axi_rx_tdata(72),
      R => '0'
    );
\RX_D_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[73]_i_1_n_0\,
      Q => m_axi_rx_tdata(73),
      R => '0'
    );
\RX_D_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[74]_i_1_n_0\,
      Q => m_axi_rx_tdata(74),
      R => '0'
    );
\RX_D_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[75]_i_1_n_0\,
      Q => m_axi_rx_tdata(75),
      R => '0'
    );
\RX_D_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[76]_i_1_n_0\,
      Q => m_axi_rx_tdata(76),
      R => '0'
    );
\RX_D_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[77]_i_1_n_0\,
      Q => m_axi_rx_tdata(77),
      R => '0'
    );
\RX_D_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[78]_i_1_n_0\,
      Q => m_axi_rx_tdata(78),
      R => '0'
    );
\RX_D_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[79]_i_1_n_0\,
      Q => m_axi_rx_tdata(79),
      R => '0'
    );
\RX_D_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[7]_i_1_n_0\,
      Q => m_axi_rx_tdata(7),
      R => '0'
    );
\RX_D_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[80]_i_1_n_0\,
      Q => m_axi_rx_tdata(80),
      R => '0'
    );
\RX_D_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[81]_i_1_n_0\,
      Q => m_axi_rx_tdata(81),
      R => '0'
    );
\RX_D_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[82]_i_1_n_0\,
      Q => m_axi_rx_tdata(82),
      R => '0'
    );
\RX_D_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[83]_i_1_n_0\,
      Q => m_axi_rx_tdata(83),
      R => '0'
    );
\RX_D_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[84]_i_1_n_0\,
      Q => m_axi_rx_tdata(84),
      R => '0'
    );
\RX_D_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[85]_i_1_n_0\,
      Q => m_axi_rx_tdata(85),
      R => '0'
    );
\RX_D_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[86]_i_1_n_0\,
      Q => m_axi_rx_tdata(86),
      R => '0'
    );
\RX_D_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[87]_i_1_n_0\,
      Q => m_axi_rx_tdata(87),
      R => '0'
    );
\RX_D_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[88]_i_1_n_0\,
      Q => m_axi_rx_tdata(88),
      R => '0'
    );
\RX_D_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[89]_i_1_n_0\,
      Q => m_axi_rx_tdata(89),
      R => '0'
    );
\RX_D_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[8]_i_1_n_0\,
      Q => m_axi_rx_tdata(8),
      R => '0'
    );
\RX_D_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[90]_i_1_n_0\,
      Q => m_axi_rx_tdata(90),
      R => '0'
    );
\RX_D_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[91]_i_1_n_0\,
      Q => m_axi_rx_tdata(91),
      R => '0'
    );
\RX_D_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[92]_i_1_n_0\,
      Q => m_axi_rx_tdata(92),
      R => '0'
    );
\RX_D_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[93]_i_1_n_0\,
      Q => m_axi_rx_tdata(93),
      R => '0'
    );
\RX_D_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[94]_i_1_n_0\,
      Q => m_axi_rx_tdata(94),
      R => '0'
    );
\RX_D_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[95]_i_1_n_0\,
      Q => m_axi_rx_tdata(95),
      R => '0'
    );
\RX_D_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[96]_i_1_n_0\,
      Q => m_axi_rx_tdata(96),
      R => '0'
    );
\RX_D_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[97]_i_1_n_0\,
      Q => m_axi_rx_tdata(97),
      R => '0'
    );
\RX_D_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[98]_i_1_n_0\,
      Q => m_axi_rx_tdata(98),
      R => '0'
    );
\RX_D_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[99]_i_1_n_0\,
      Q => m_axi_rx_tdata(99),
      R => '0'
    );
\RX_D_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_D[9]_i_1_n_0\,
      Q => m_axi_rx_tdata(9),
      R => '0'
    );
RX_EOF_N_inv_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \RX_EOF_N1__4\,
      I1 => p_0_in_0(1),
      I2 => rx_src_rdy_n_r,
      I3 => p_0_in_0(0),
      I4 => \^pipelined_cmd_valid_r_reg_0\(0),
      I5 => RX_EOF_N121_out,
      O => RX_EOF_N_inv_i_1_n_0
    );
RX_EOF_N_inv_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AE0000"
    )
        port map (
      I0 => RX_EOF_N_inv_i_6_n_0,
      I1 => \^user_clk_0\,
      I2 => RX_EOF_N517_in,
      I3 => rx_src_rdy_n_r,
      I4 => \^execute_pipelined_cmd_r_reg_0\,
      O => \RX_EOF_N1__4\
    );
RX_EOF_N_inv_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EA0000"
    )
        port map (
      I0 => \^raw_data_r_0\,
      I1 => \^user_clk_0\,
      I2 => RX_EOF_N517_in,
      I3 => rx_src_rdy_n_r,
      I4 => \^execute_current_cmd_r_reg_0\,
      O => RX_EOF_N121_out
    );
RX_EOF_N_inv_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => pipe2_rx_sep_nb_r(0),
      I1 => pipe2_rx_sep_nb_r(1),
      I2 => pipe2_rx_sep_nb_r(3),
      I3 => pipe2_rx_sep_nb_r(2),
      I4 => raw_data_r2_1,
      I5 => raw_data_r2_0,
      O => RX_EOF_N_inv_i_6_n_0
    );
RX_EOF_N_inv_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pipe1_rx_sep_nb_r(0),
      I1 => pipe1_rx_sep_nb_r(1),
      I2 => pipe1_rx_sep_nb_r(3),
      I3 => pipe1_rx_sep_nb_r(2),
      O => RX_EOF_N517_in
    );
RX_EOF_N_reg_inv: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => RX_EOF_N_inv_i_1_n_0,
      Q => m_axi_rx_tlast,
      R => '0'
    );
\RX_REM[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pipe1_rx_sep_nb_r(0),
      I1 => \^execute_current_cmd_r_reg_0\,
      I2 => pipe2_rx_sep_nb_r(0),
      O => \RX_REM[0]_i_1_n_0\
    );
\RX_REM[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pipe1_rx_sep_nb_r(1),
      I1 => \^execute_current_cmd_r_reg_0\,
      I2 => pipe2_rx_sep_nb_r(1),
      O => \RX_REM[1]_i_1_n_0\
    );
\RX_REM[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pipe1_rx_sep_nb_r(2),
      I1 => \^execute_current_cmd_r_reg_0\,
      I2 => pipe2_rx_sep_nb_r(2),
      O => \RX_REM[2]_i_1_n_0\
    );
\RX_REM[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pipe1_rx_sep_nb_r(3),
      I1 => \^execute_current_cmd_r_reg_0\,
      I2 => pipe2_rx_sep_nb_r(3),
      O => \RX_REM[3]_i_1_n_0\
    );
\RX_REM_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_REM[0]_i_1_n_0\,
      Q => rx_rem_i(0),
      R => '0'
    );
\RX_REM_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_REM[1]_i_1_n_0\,
      Q => rx_rem_i(1),
      R => '0'
    );
\RX_REM_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_REM[2]_i_1_n_0\,
      Q => rx_rem_i(2),
      R => '0'
    );
\RX_REM_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \RX_D[0]_i_1_n_0\,
      D => \RX_REM[3]_i_1_n_0\,
      Q => rx_rem_i(3),
      R => '0'
    );
RX_SRC_RDY_N_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_src_rdy_n_r,
      Q => rx_src_rdy_n_i,
      S => p_0_in
    );
execute_current_cmd_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => execute_current_cmd_r_reg_1,
      Q => \^execute_current_cmd_r_reg_0\,
      R => p_0_in
    );
execute_pipelined_cmd_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => execute_pipelined_cmd_r_reg_1,
      Q => \^execute_pipelined_cmd_r_reg_0\,
      R => p_0_in
    );
\m_axi_rx_tkeep[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A889"
    )
        port map (
      I0 => rx_rem_i(0),
      I1 => rx_rem_i(1),
      I2 => rx_rem_i(3),
      I3 => rx_rem_i(2),
      O => m_axi_rx_tkeep(5)
    );
\m_axi_rx_tkeep[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8889"
    )
        port map (
      I0 => rx_rem_i(0),
      I1 => rx_rem_i(1),
      I2 => rx_rem_i(3),
      I3 => rx_rem_i(2),
      O => m_axi_rx_tkeep(4)
    );
\m_axi_rx_tkeep[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8881"
    )
        port map (
      I0 => rx_rem_i(0),
      I1 => rx_rem_i(1),
      I2 => rx_rem_i(3),
      I3 => rx_rem_i(2),
      O => m_axi_rx_tkeep(3)
    );
\m_axi_rx_tkeep[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8801"
    )
        port map (
      I0 => rx_rem_i(0),
      I1 => rx_rem_i(1),
      I2 => rx_rem_i(3),
      I3 => rx_rem_i(2),
      O => m_axi_rx_tkeep(2)
    );
\m_axi_rx_tkeep[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => rx_rem_i(0),
      I1 => rx_rem_i(1),
      I2 => rx_rem_i(3),
      I3 => rx_rem_i(2),
      O => m_axi_rx_tkeep(1)
    );
\m_axi_rx_tkeep[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rx_rem_i(0),
      I1 => rx_rem_i(1),
      I2 => rx_rem_i(3),
      I3 => rx_rem_i(2),
      O => m_axi_rx_tkeep(0)
    );
\m_axi_rx_tkeep[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => rx_rem_i(0),
      I1 => rx_rem_i(1),
      I2 => rx_rem_i(3),
      I3 => rx_rem_i(2),
      O => m_axi_rx_tkeep(14)
    );
\m_axi_rx_tkeep[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEF"
    )
        port map (
      I0 => rx_rem_i(0),
      I1 => rx_rem_i(1),
      I2 => rx_rem_i(3),
      I3 => rx_rem_i(2),
      O => m_axi_rx_tkeep(13)
    );
\m_axi_rx_tkeep[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEF"
    )
        port map (
      I0 => rx_rem_i(0),
      I1 => rx_rem_i(1),
      I2 => rx_rem_i(3),
      I3 => rx_rem_i(2),
      O => m_axi_rx_tkeep(12)
    );
\m_axi_rx_tkeep[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => rx_rem_i(0),
      I1 => rx_rem_i(1),
      I2 => rx_rem_i(3),
      I3 => rx_rem_i(2),
      O => m_axi_rx_tkeep(11)
    );
\m_axi_rx_tkeep[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEAB"
    )
        port map (
      I0 => rx_rem_i(0),
      I1 => rx_rem_i(1),
      I2 => rx_rem_i(3),
      I3 => rx_rem_i(2),
      O => m_axi_rx_tkeep(10)
    );
\m_axi_rx_tkeep[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAB"
    )
        port map (
      I0 => rx_rem_i(0),
      I1 => rx_rem_i(1),
      I2 => rx_rem_i(3),
      I3 => rx_rem_i(2),
      O => m_axi_rx_tkeep(9)
    );
\m_axi_rx_tkeep[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => rx_rem_i(0),
      I1 => rx_rem_i(1),
      I2 => rx_rem_i(3),
      I3 => rx_rem_i(2),
      O => m_axi_rx_tkeep(8)
    );
\m_axi_rx_tkeep[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => rx_rem_i(0),
      I1 => rx_rem_i(1),
      I2 => rx_rem_i(3),
      I3 => rx_rem_i(2),
      O => m_axi_rx_tkeep(7)
    );
\m_axi_rx_tkeep[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA89"
    )
        port map (
      I0 => rx_rem_i(0),
      I1 => rx_rem_i(1),
      I2 => rx_rem_i(3),
      I3 => rx_rem_i(2),
      O => m_axi_rx_tkeep(6)
    );
m_axi_rx_tvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_src_rdy_n_i,
      O => m_axi_rx_tvalid
    );
pipelined_cmd_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => pipelined_cmd_valid_r_reg_1,
      Q => \^pipelined_cmd_valid_r_reg_0\(0),
      R => p_0_in
    );
rx_src_rdy_n_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_src_rdy_n_r_reg_0,
      Q => rx_src_rdy_n_r,
      R => '0'
    );
\srlc32e0[0].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => raw_data_c(0),
      Q => \^raw_data_r_0\,
      Q31 => \NLW_srlc32e0[0].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[100].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(33),
      Q => p_33_out,
      Q31 => \NLW_srlc32e0[100].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[101].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(32),
      Q => p_32_out,
      Q31 => \NLW_srlc32e0[101].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[102].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(31),
      Q => p_31_out,
      Q31 => \NLW_srlc32e0[102].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[103].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(30),
      Q => p_30_out,
      Q31 => \NLW_srlc32e0[103].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[104].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(29),
      Q => p_29_out,
      Q31 => \NLW_srlc32e0[104].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[105].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(28),
      Q => p_28_out,
      Q31 => \NLW_srlc32e0[105].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[106].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(27),
      Q => p_27_out,
      Q31 => \NLW_srlc32e0[106].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[107].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(26),
      Q => p_26_out,
      Q31 => \NLW_srlc32e0[107].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[108].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(25),
      Q => p_25_out,
      Q31 => \NLW_srlc32e0[108].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[109].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(24),
      Q => p_24_out,
      Q31 => \NLW_srlc32e0[109].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[10].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(123),
      Q => p_123_out,
      Q31 => \NLW_srlc32e0[10].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[110].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(23),
      Q => p_23_out,
      Q31 => \NLW_srlc32e0[110].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[111].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(22),
      Q => p_22_out,
      Q31 => \NLW_srlc32e0[111].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[112].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(21),
      Q => p_21_out,
      Q31 => \NLW_srlc32e0[112].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[113].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(20),
      Q => p_20_out,
      Q31 => \NLW_srlc32e0[113].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[114].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(19),
      Q => p_19_out,
      Q31 => \NLW_srlc32e0[114].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[115].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(18),
      Q => p_18_out,
      Q31 => \NLW_srlc32e0[115].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[116].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(17),
      Q => p_17_out,
      Q31 => \NLW_srlc32e0[116].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[117].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(16),
      Q => p_16_out,
      Q31 => \NLW_srlc32e0[117].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[118].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(15),
      Q => p_15_out,
      Q31 => \NLW_srlc32e0[118].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[119].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(14),
      Q => p_14_out,
      Q31 => \NLW_srlc32e0[119].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[11].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(122),
      Q => p_122_out,
      Q31 => \NLW_srlc32e0[11].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[120].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(13),
      Q => p_13_out,
      Q31 => \NLW_srlc32e0[120].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[121].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(12),
      Q => p_12_out,
      Q31 => \NLW_srlc32e0[121].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[122].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(11),
      Q => p_11_out,
      Q31 => \NLW_srlc32e0[122].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[123].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(10),
      Q => p_10_out,
      Q31 => \NLW_srlc32e0[123].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[124].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(9),
      Q => p_9_out,
      Q31 => \NLW_srlc32e0[124].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[125].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(8),
      Q => p_8_out,
      Q31 => \NLW_srlc32e0[125].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[126].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(7),
      Q => p_7_out,
      Q31 => \NLW_srlc32e0[126].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[127].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(6),
      Q => p_6_out,
      Q31 => \NLW_srlc32e0[127].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[128].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(5),
      Q => p_5_out,
      Q31 => \NLW_srlc32e0[128].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[129].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(4),
      Q => p_4_out,
      Q31 => \NLW_srlc32e0[129].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[12].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(121),
      Q => p_121_out,
      Q31 => \NLW_srlc32e0[12].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[130].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(3),
      Q => p_3_out,
      Q31 => \NLW_srlc32e0[130].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[131].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(2),
      Q => p_2_out,
      Q31 => \NLW_srlc32e0[131].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[132].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(1),
      Q => p_1_out,
      Q31 => \NLW_srlc32e0[132].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[133].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(0),
      Q => p_0_out,
      Q31 => \NLW_srlc32e0[133].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[13].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(120),
      Q => p_120_out,
      Q31 => \NLW_srlc32e0[13].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[14].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(119),
      Q => p_119_out,
      Q31 => \NLW_srlc32e0[14].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[15].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(118),
      Q => p_118_out,
      Q31 => \NLW_srlc32e0[15].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[16].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(117),
      Q => p_117_out,
      Q31 => \NLW_srlc32e0[16].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[17].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(116),
      Q => p_116_out,
      Q31 => \NLW_srlc32e0[17].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[18].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(115),
      Q => p_115_out,
      Q31 => \NLW_srlc32e0[18].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[19].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(114),
      Q => p_114_out,
      Q31 => \NLW_srlc32e0[19].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[1].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => raw_data_c(1),
      Q => \^user_clk_0\,
      Q31 => \NLW_srlc32e0[1].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[20].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(113),
      Q => p_113_out,
      Q31 => \NLW_srlc32e0[20].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[21].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(112),
      Q => p_112_out,
      Q31 => \NLW_srlc32e0[21].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[22].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(111),
      Q => p_111_out,
      Q31 => \NLW_srlc32e0[22].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[23].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(110),
      Q => p_110_out,
      Q31 => \NLW_srlc32e0[23].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[24].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(109),
      Q => p_109_out,
      Q31 => \NLW_srlc32e0[24].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[25].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(108),
      Q => p_108_out,
      Q31 => \NLW_srlc32e0[25].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[26].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(107),
      Q => p_107_out,
      Q31 => \NLW_srlc32e0[26].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[27].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(106),
      Q => p_106_out,
      Q31 => \NLW_srlc32e0[27].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[28].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(105),
      Q => p_105_out,
      Q31 => \NLW_srlc32e0[28].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[29].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(104),
      Q => p_104_out,
      Q31 => \NLW_srlc32e0[29].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[2].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => raw_data_c(2),
      Q => pipe1_rx_sep_nb_r(3),
      Q31 => \NLW_srlc32e0[2].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[30].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(103),
      Q => p_103_out,
      Q31 => \NLW_srlc32e0[30].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[31].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(102),
      Q => p_102_out,
      Q31 => \NLW_srlc32e0[31].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[32].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(101),
      Q => p_101_out,
      Q31 => \NLW_srlc32e0[32].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[33].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(100),
      Q => p_100_out,
      Q31 => \NLW_srlc32e0[33].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[34].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(99),
      Q => p_99_out,
      Q31 => \NLW_srlc32e0[34].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[35].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(98),
      Q => p_98_out,
      Q31 => \NLW_srlc32e0[35].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[36].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(97),
      Q => p_97_out,
      Q31 => \NLW_srlc32e0[36].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[37].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(96),
      Q => p_96_out,
      Q31 => \NLW_srlc32e0[37].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[38].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(95),
      Q => p_95_out,
      Q31 => \NLW_srlc32e0[38].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[39].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(94),
      Q => p_94_out,
      Q31 => \NLW_srlc32e0[39].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[3].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => raw_data_c(3),
      Q => pipe1_rx_sep_nb_r(2),
      Q31 => \NLW_srlc32e0[3].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[40].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(93),
      Q => p_93_out,
      Q31 => \NLW_srlc32e0[40].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[41].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(92),
      Q => p_92_out,
      Q31 => \NLW_srlc32e0[41].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[42].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(91),
      Q => p_91_out,
      Q31 => \NLW_srlc32e0[42].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[43].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(90),
      Q => p_90_out,
      Q31 => \NLW_srlc32e0[43].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[44].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(89),
      Q => p_89_out,
      Q31 => \NLW_srlc32e0[44].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[45].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(88),
      Q => p_88_out,
      Q31 => \NLW_srlc32e0[45].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[46].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(87),
      Q => p_87_out,
      Q31 => \NLW_srlc32e0[46].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[47].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(86),
      Q => p_86_out,
      Q31 => \NLW_srlc32e0[47].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[48].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(85),
      Q => p_85_out,
      Q31 => \NLW_srlc32e0[48].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[49].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(84),
      Q => p_84_out,
      Q31 => \NLW_srlc32e0[49].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[4].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => raw_data_c(4),
      Q => pipe1_rx_sep_nb_r(1),
      Q31 => \NLW_srlc32e0[4].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[50].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(83),
      Q => p_83_out,
      Q31 => \NLW_srlc32e0[50].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[51].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(82),
      Q => p_82_out,
      Q31 => \NLW_srlc32e0[51].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[52].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(81),
      Q => p_81_out,
      Q31 => \NLW_srlc32e0[52].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[53].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(80),
      Q => p_80_out,
      Q31 => \NLW_srlc32e0[53].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[54].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(79),
      Q => p_79_out,
      Q31 => \NLW_srlc32e0[54].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[55].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(78),
      Q => p_78_out,
      Q31 => \NLW_srlc32e0[55].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[56].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(77),
      Q => p_77_out,
      Q31 => \NLW_srlc32e0[56].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[57].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(76),
      Q => p_76_out,
      Q31 => \NLW_srlc32e0[57].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[58].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(75),
      Q => p_75_out,
      Q31 => \NLW_srlc32e0[58].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[59].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(74),
      Q => p_74_out,
      Q31 => \NLW_srlc32e0[59].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[5].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => raw_data_c(5),
      Q => pipe1_rx_sep_nb_r(0),
      Q31 => \NLW_srlc32e0[5].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[60].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(73),
      Q => p_73_out,
      Q31 => \NLW_srlc32e0[60].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[61].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(72),
      Q => p_72_out,
      Q31 => \NLW_srlc32e0[61].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[62].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(71),
      Q => p_71_out,
      Q31 => \NLW_srlc32e0[62].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[63].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(70),
      Q => p_70_out,
      Q31 => \NLW_srlc32e0[63].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[64].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(69),
      Q => p_69_out,
      Q31 => \NLW_srlc32e0[64].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[65].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(68),
      Q => p_68_out,
      Q31 => \NLW_srlc32e0[65].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[66].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(67),
      Q => p_67_out,
      Q31 => \NLW_srlc32e0[66].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[67].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(66),
      Q => p_66_out,
      Q31 => \NLW_srlc32e0[67].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[68].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(65),
      Q => p_65_out,
      Q31 => \NLW_srlc32e0[68].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[69].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(64),
      Q => p_64_out,
      Q31 => \NLW_srlc32e0[69].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[6].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(127),
      Q => p_127_out,
      Q31 => \NLW_srlc32e0[6].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[70].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(63),
      Q => p_63_out,
      Q31 => \NLW_srlc32e0[70].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[71].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(62),
      Q => p_62_out,
      Q31 => \NLW_srlc32e0[71].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[72].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(61),
      Q => p_61_out,
      Q31 => \NLW_srlc32e0[72].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[73].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(60),
      Q => p_60_out,
      Q31 => \NLW_srlc32e0[73].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[74].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(59),
      Q => p_59_out,
      Q31 => \NLW_srlc32e0[74].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[75].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(58),
      Q => p_58_out,
      Q31 => \NLW_srlc32e0[75].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[76].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(57),
      Q => p_57_out,
      Q31 => \NLW_srlc32e0[76].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[77].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(56),
      Q => p_56_out,
      Q31 => \NLW_srlc32e0[77].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[78].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(55),
      Q => p_55_out,
      Q31 => \NLW_srlc32e0[78].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[79].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(54),
      Q => p_54_out,
      Q31 => \NLW_srlc32e0[79].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[7].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(126),
      Q => p_126_out,
      Q31 => \NLW_srlc32e0[7].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[80].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(53),
      Q => p_53_out,
      Q31 => \NLW_srlc32e0[80].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[81].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(52),
      Q => p_52_out,
      Q31 => \NLW_srlc32e0[81].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[82].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(51),
      Q => p_51_out,
      Q31 => \NLW_srlc32e0[82].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[83].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(50),
      Q => p_50_out,
      Q31 => \NLW_srlc32e0[83].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[84].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(49),
      Q => p_49_out,
      Q31 => \NLW_srlc32e0[84].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[85].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(48),
      Q => p_48_out,
      Q31 => \NLW_srlc32e0[85].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[86].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(47),
      Q => p_47_out,
      Q31 => \NLW_srlc32e0[86].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[87].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(46),
      Q => p_46_out,
      Q31 => \NLW_srlc32e0[87].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[88].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(45),
      Q => p_45_out,
      Q31 => \NLW_srlc32e0[88].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[89].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(44),
      Q => p_44_out,
      Q31 => \NLW_srlc32e0[89].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[8].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(125),
      Q => p_125_out,
      Q31 => \NLW_srlc32e0[8].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[90].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(43),
      Q => p_43_out,
      Q31 => \NLW_srlc32e0[90].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[91].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(42),
      Q => p_42_out,
      Q31 => \NLW_srlc32e0[91].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[92].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(41),
      Q => p_41_out,
      Q31 => \NLW_srlc32e0[92].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[93].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(40),
      Q => p_40_out,
      Q31 => \NLW_srlc32e0[93].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[94].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(39),
      Q => p_39_out,
      Q31 => \NLW_srlc32e0[94].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[95].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(38),
      Q => p_38_out,
      Q31 => \NLW_srlc32e0[95].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[96].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(37),
      Q => p_37_out,
      Q31 => \NLW_srlc32e0[96].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[97].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(36),
      Q => p_36_out,
      Q31 => \NLW_srlc32e0[97].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[98].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(35),
      Q => p_35_out,
      Q31 => \NLW_srlc32e0[98].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[99].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(34),
      Q => p_34_out,
      Q31 => \NLW_srlc32e0[99].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e0[9].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => pipe1_rx_pdu_in_progress_c,
      CLK => user_clk,
      D => rx_pe_data_i(124),
      Q => p_124_out,
      Q31 => \NLW_srlc32e0[9].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[0].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => \^raw_data_r_0\,
      Q => raw_data_r2_0,
      Q31 => \NLW_srlc32e1[0].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[100].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_33_out,
      Q => pipe2_rx_pe_data_r(94),
      Q31 => \NLW_srlc32e1[100].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[101].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_32_out,
      Q => pipe2_rx_pe_data_r(95),
      Q31 => \NLW_srlc32e1[101].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[102].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_31_out,
      Q => pipe2_rx_pe_data_r(96),
      Q31 => \NLW_srlc32e1[102].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[103].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_30_out,
      Q => pipe2_rx_pe_data_r(97),
      Q31 => \NLW_srlc32e1[103].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[104].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_29_out,
      Q => pipe2_rx_pe_data_r(98),
      Q31 => \NLW_srlc32e1[104].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[105].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_28_out,
      Q => pipe2_rx_pe_data_r(99),
      Q31 => \NLW_srlc32e1[105].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[106].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_27_out,
      Q => pipe2_rx_pe_data_r(100),
      Q31 => \NLW_srlc32e1[106].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[107].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_26_out,
      Q => pipe2_rx_pe_data_r(101),
      Q31 => \NLW_srlc32e1[107].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[108].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_25_out,
      Q => pipe2_rx_pe_data_r(102),
      Q31 => \NLW_srlc32e1[108].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[109].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_24_out,
      Q => pipe2_rx_pe_data_r(103),
      Q31 => \NLW_srlc32e1[109].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[10].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_123_out,
      Q => pipe2_rx_pe_data_r(4),
      Q31 => \NLW_srlc32e1[10].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[110].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_23_out,
      Q => pipe2_rx_pe_data_r(104),
      Q31 => \NLW_srlc32e1[110].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[111].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_22_out,
      Q => pipe2_rx_pe_data_r(105),
      Q31 => \NLW_srlc32e1[111].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[112].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_21_out,
      Q => pipe2_rx_pe_data_r(106),
      Q31 => \NLW_srlc32e1[112].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[113].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_20_out,
      Q => pipe2_rx_pe_data_r(107),
      Q31 => \NLW_srlc32e1[113].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[114].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_19_out,
      Q => pipe2_rx_pe_data_r(108),
      Q31 => \NLW_srlc32e1[114].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[115].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_18_out,
      Q => pipe2_rx_pe_data_r(109),
      Q31 => \NLW_srlc32e1[115].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[116].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_17_out,
      Q => pipe2_rx_pe_data_r(110),
      Q31 => \NLW_srlc32e1[116].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[117].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_16_out,
      Q => pipe2_rx_pe_data_r(111),
      Q31 => \NLW_srlc32e1[117].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[118].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_15_out,
      Q => pipe2_rx_pe_data_r(112),
      Q31 => \NLW_srlc32e1[118].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[119].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_14_out,
      Q => pipe2_rx_pe_data_r(113),
      Q31 => \NLW_srlc32e1[119].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[11].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_122_out,
      Q => pipe2_rx_pe_data_r(5),
      Q31 => \NLW_srlc32e1[11].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[120].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_13_out,
      Q => pipe2_rx_pe_data_r(114),
      Q31 => \NLW_srlc32e1[120].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[121].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_12_out,
      Q => pipe2_rx_pe_data_r(115),
      Q31 => \NLW_srlc32e1[121].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[122].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_11_out,
      Q => pipe2_rx_pe_data_r(116),
      Q31 => \NLW_srlc32e1[122].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[123].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_10_out,
      Q => pipe2_rx_pe_data_r(117),
      Q31 => \NLW_srlc32e1[123].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[124].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_9_out,
      Q => pipe2_rx_pe_data_r(118),
      Q31 => \NLW_srlc32e1[124].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[125].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_8_out,
      Q => pipe2_rx_pe_data_r(119),
      Q31 => \NLW_srlc32e1[125].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[126].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_7_out,
      Q => pipe2_rx_pe_data_r(120),
      Q31 => \NLW_srlc32e1[126].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[127].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_6_out,
      Q => pipe2_rx_pe_data_r(121),
      Q31 => \NLW_srlc32e1[127].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[128].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_5_out,
      Q => pipe2_rx_pe_data_r(122),
      Q31 => \NLW_srlc32e1[128].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[129].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_4_out,
      Q => pipe2_rx_pe_data_r(123),
      Q31 => \NLW_srlc32e1[129].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[12].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_121_out,
      Q => pipe2_rx_pe_data_r(6),
      Q31 => \NLW_srlc32e1[12].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[130].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_3_out,
      Q => pipe2_rx_pe_data_r(124),
      Q31 => \NLW_srlc32e1[130].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[131].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_2_out,
      Q => pipe2_rx_pe_data_r(125),
      Q31 => \NLW_srlc32e1[131].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[132].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_1_out,
      Q => pipe2_rx_pe_data_r(126),
      Q31 => \NLW_srlc32e1[132].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[133].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_0_out,
      Q => pipe2_rx_pe_data_r(127),
      Q31 => \NLW_srlc32e1[133].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[13].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_120_out,
      Q => pipe2_rx_pe_data_r(7),
      Q31 => \NLW_srlc32e1[13].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[14].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_119_out,
      Q => pipe2_rx_pe_data_r(8),
      Q31 => \NLW_srlc32e1[14].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[15].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_118_out,
      Q => pipe2_rx_pe_data_r(9),
      Q31 => \NLW_srlc32e1[15].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[16].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_117_out,
      Q => pipe2_rx_pe_data_r(10),
      Q31 => \NLW_srlc32e1[16].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[17].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_116_out,
      Q => pipe2_rx_pe_data_r(11),
      Q31 => \NLW_srlc32e1[17].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[18].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_115_out,
      Q => pipe2_rx_pe_data_r(12),
      Q31 => \NLW_srlc32e1[18].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[19].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_114_out,
      Q => pipe2_rx_pe_data_r(13),
      Q31 => \NLW_srlc32e1[19].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[1].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => \^user_clk_0\,
      Q => raw_data_r2_1,
      Q31 => \NLW_srlc32e1[1].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[20].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_113_out,
      Q => pipe2_rx_pe_data_r(14),
      Q31 => \NLW_srlc32e1[20].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[21].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_112_out,
      Q => pipe2_rx_pe_data_r(15),
      Q31 => \NLW_srlc32e1[21].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[22].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_111_out,
      Q => pipe2_rx_pe_data_r(16),
      Q31 => \NLW_srlc32e1[22].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[23].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_110_out,
      Q => pipe2_rx_pe_data_r(17),
      Q31 => \NLW_srlc32e1[23].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[24].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_109_out,
      Q => pipe2_rx_pe_data_r(18),
      Q31 => \NLW_srlc32e1[24].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[25].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_108_out,
      Q => pipe2_rx_pe_data_r(19),
      Q31 => \NLW_srlc32e1[25].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[26].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_107_out,
      Q => pipe2_rx_pe_data_r(20),
      Q31 => \NLW_srlc32e1[26].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[27].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_106_out,
      Q => pipe2_rx_pe_data_r(21),
      Q31 => \NLW_srlc32e1[27].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[28].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_105_out,
      Q => pipe2_rx_pe_data_r(22),
      Q31 => \NLW_srlc32e1[28].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[29].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_104_out,
      Q => pipe2_rx_pe_data_r(23),
      Q31 => \NLW_srlc32e1[29].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[2].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => pipe1_rx_sep_nb_r(3),
      Q => pipe2_rx_sep_nb_r(3),
      Q31 => \NLW_srlc32e1[2].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[30].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_103_out,
      Q => pipe2_rx_pe_data_r(24),
      Q31 => \NLW_srlc32e1[30].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[31].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_102_out,
      Q => pipe2_rx_pe_data_r(25),
      Q31 => \NLW_srlc32e1[31].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[32].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_101_out,
      Q => pipe2_rx_pe_data_r(26),
      Q31 => \NLW_srlc32e1[32].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[33].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_100_out,
      Q => pipe2_rx_pe_data_r(27),
      Q31 => \NLW_srlc32e1[33].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[34].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_99_out,
      Q => pipe2_rx_pe_data_r(28),
      Q31 => \NLW_srlc32e1[34].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[35].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_98_out,
      Q => pipe2_rx_pe_data_r(29),
      Q31 => \NLW_srlc32e1[35].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[36].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_97_out,
      Q => pipe2_rx_pe_data_r(30),
      Q31 => \NLW_srlc32e1[36].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[37].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_96_out,
      Q => pipe2_rx_pe_data_r(31),
      Q31 => \NLW_srlc32e1[37].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[38].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_95_out,
      Q => pipe2_rx_pe_data_r(32),
      Q31 => \NLW_srlc32e1[38].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[39].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_94_out,
      Q => pipe2_rx_pe_data_r(33),
      Q31 => \NLW_srlc32e1[39].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[3].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => pipe1_rx_sep_nb_r(2),
      Q => pipe2_rx_sep_nb_r(2),
      Q31 => \NLW_srlc32e1[3].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[40].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_93_out,
      Q => pipe2_rx_pe_data_r(34),
      Q31 => \NLW_srlc32e1[40].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[41].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_92_out,
      Q => pipe2_rx_pe_data_r(35),
      Q31 => \NLW_srlc32e1[41].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[42].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_91_out,
      Q => pipe2_rx_pe_data_r(36),
      Q31 => \NLW_srlc32e1[42].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[43].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_90_out,
      Q => pipe2_rx_pe_data_r(37),
      Q31 => \NLW_srlc32e1[43].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[44].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_89_out,
      Q => pipe2_rx_pe_data_r(38),
      Q31 => \NLW_srlc32e1[44].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[45].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_88_out,
      Q => pipe2_rx_pe_data_r(39),
      Q31 => \NLW_srlc32e1[45].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[46].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_87_out,
      Q => pipe2_rx_pe_data_r(40),
      Q31 => \NLW_srlc32e1[46].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[47].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_86_out,
      Q => pipe2_rx_pe_data_r(41),
      Q31 => \NLW_srlc32e1[47].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[48].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_85_out,
      Q => pipe2_rx_pe_data_r(42),
      Q31 => \NLW_srlc32e1[48].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[49].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_84_out,
      Q => pipe2_rx_pe_data_r(43),
      Q31 => \NLW_srlc32e1[49].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[4].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => pipe1_rx_sep_nb_r(1),
      Q => pipe2_rx_sep_nb_r(1),
      Q31 => \NLW_srlc32e1[4].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[50].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_83_out,
      Q => pipe2_rx_pe_data_r(44),
      Q31 => \NLW_srlc32e1[50].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[51].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_82_out,
      Q => pipe2_rx_pe_data_r(45),
      Q31 => \NLW_srlc32e1[51].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[52].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_81_out,
      Q => pipe2_rx_pe_data_r(46),
      Q31 => \NLW_srlc32e1[52].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[53].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_80_out,
      Q => pipe2_rx_pe_data_r(47),
      Q31 => \NLW_srlc32e1[53].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[54].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_79_out,
      Q => pipe2_rx_pe_data_r(48),
      Q31 => \NLW_srlc32e1[54].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[55].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_78_out,
      Q => pipe2_rx_pe_data_r(49),
      Q31 => \NLW_srlc32e1[55].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[56].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_77_out,
      Q => pipe2_rx_pe_data_r(50),
      Q31 => \NLW_srlc32e1[56].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[57].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_76_out,
      Q => pipe2_rx_pe_data_r(51),
      Q31 => \NLW_srlc32e1[57].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[58].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_75_out,
      Q => pipe2_rx_pe_data_r(52),
      Q31 => \NLW_srlc32e1[58].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[59].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_74_out,
      Q => pipe2_rx_pe_data_r(53),
      Q31 => \NLW_srlc32e1[59].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[5].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => pipe1_rx_sep_nb_r(0),
      Q => pipe2_rx_sep_nb_r(0),
      Q31 => \NLW_srlc32e1[5].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[60].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_73_out,
      Q => pipe2_rx_pe_data_r(54),
      Q31 => \NLW_srlc32e1[60].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[61].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_72_out,
      Q => pipe2_rx_pe_data_r(55),
      Q31 => \NLW_srlc32e1[61].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[62].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_71_out,
      Q => pipe2_rx_pe_data_r(56),
      Q31 => \NLW_srlc32e1[62].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[63].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_70_out,
      Q => pipe2_rx_pe_data_r(57),
      Q31 => \NLW_srlc32e1[63].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[64].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_69_out,
      Q => pipe2_rx_pe_data_r(58),
      Q31 => \NLW_srlc32e1[64].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[65].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_68_out,
      Q => pipe2_rx_pe_data_r(59),
      Q31 => \NLW_srlc32e1[65].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[66].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_67_out,
      Q => pipe2_rx_pe_data_r(60),
      Q31 => \NLW_srlc32e1[66].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[67].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_66_out,
      Q => pipe2_rx_pe_data_r(61),
      Q31 => \NLW_srlc32e1[67].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[68].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_65_out,
      Q => pipe2_rx_pe_data_r(62),
      Q31 => \NLW_srlc32e1[68].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[69].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_64_out,
      Q => pipe2_rx_pe_data_r(63),
      Q31 => \NLW_srlc32e1[69].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[6].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_127_out,
      Q => pipe2_rx_pe_data_r(0),
      Q31 => \NLW_srlc32e1[6].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[70].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_63_out,
      Q => pipe2_rx_pe_data_r(64),
      Q31 => \NLW_srlc32e1[70].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[71].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_62_out,
      Q => pipe2_rx_pe_data_r(65),
      Q31 => \NLW_srlc32e1[71].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[72].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_61_out,
      Q => pipe2_rx_pe_data_r(66),
      Q31 => \NLW_srlc32e1[72].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[73].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_60_out,
      Q => pipe2_rx_pe_data_r(67),
      Q31 => \NLW_srlc32e1[73].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[74].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_59_out,
      Q => pipe2_rx_pe_data_r(68),
      Q31 => \NLW_srlc32e1[74].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[75].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_58_out,
      Q => pipe2_rx_pe_data_r(69),
      Q31 => \NLW_srlc32e1[75].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[76].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_57_out,
      Q => pipe2_rx_pe_data_r(70),
      Q31 => \NLW_srlc32e1[76].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[77].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_56_out,
      Q => pipe2_rx_pe_data_r(71),
      Q31 => \NLW_srlc32e1[77].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[78].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_55_out,
      Q => pipe2_rx_pe_data_r(72),
      Q31 => \NLW_srlc32e1[78].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[79].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_54_out,
      Q => pipe2_rx_pe_data_r(73),
      Q31 => \NLW_srlc32e1[79].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[7].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_126_out,
      Q => pipe2_rx_pe_data_r(1),
      Q31 => \NLW_srlc32e1[7].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[80].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_53_out,
      Q => pipe2_rx_pe_data_r(74),
      Q31 => \NLW_srlc32e1[80].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[81].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_52_out,
      Q => pipe2_rx_pe_data_r(75),
      Q31 => \NLW_srlc32e1[81].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[82].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_51_out,
      Q => pipe2_rx_pe_data_r(76),
      Q31 => \NLW_srlc32e1[82].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[83].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_50_out,
      Q => pipe2_rx_pe_data_r(77),
      Q31 => \NLW_srlc32e1[83].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[84].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_49_out,
      Q => pipe2_rx_pe_data_r(78),
      Q31 => \NLW_srlc32e1[84].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[85].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_48_out,
      Q => pipe2_rx_pe_data_r(79),
      Q31 => \NLW_srlc32e1[85].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[86].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_47_out,
      Q => pipe2_rx_pe_data_r(80),
      Q31 => \NLW_srlc32e1[86].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[87].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_46_out,
      Q => pipe2_rx_pe_data_r(81),
      Q31 => \NLW_srlc32e1[87].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[88].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_45_out,
      Q => pipe2_rx_pe_data_r(82),
      Q31 => \NLW_srlc32e1[88].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[89].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_44_out,
      Q => pipe2_rx_pe_data_r(83),
      Q31 => \NLW_srlc32e1[89].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[8].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_125_out,
      Q => pipe2_rx_pe_data_r(2),
      Q31 => \NLW_srlc32e1[8].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[90].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_43_out,
      Q => pipe2_rx_pe_data_r(84),
      Q31 => \NLW_srlc32e1[90].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[91].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_42_out,
      Q => pipe2_rx_pe_data_r(85),
      Q31 => \NLW_srlc32e1[91].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[92].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_41_out,
      Q => pipe2_rx_pe_data_r(86),
      Q31 => \NLW_srlc32e1[92].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[93].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_40_out,
      Q => pipe2_rx_pe_data_r(87),
      Q31 => \NLW_srlc32e1[93].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[94].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_39_out,
      Q => pipe2_rx_pe_data_r(88),
      Q31 => \NLW_srlc32e1[94].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[95].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_38_out,
      Q => pipe2_rx_pe_data_r(89),
      Q31 => \NLW_srlc32e1[95].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[96].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_37_out,
      Q => pipe2_rx_pe_data_r(90),
      Q31 => \NLW_srlc32e1[96].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[97].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_36_out,
      Q => pipe2_rx_pe_data_r(91),
      Q31 => \NLW_srlc32e1[97].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[98].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_35_out,
      Q => pipe2_rx_pe_data_r(92),
      Q31 => \NLW_srlc32e1[98].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[99].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_34_out,
      Q => pipe2_rx_pe_data_r(93),
      Q31 => \NLW_srlc32e1[99].SRLC32E_inst_Q31_UNCONNECTED\
    );
\srlc32e1[9].SRLC32E_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => user_clk,
      D => p_124_out,
      Q => pipe2_rx_pe_data_r(3),
      Q31 => \NLW_srlc32e1[9].SRLC32E_inst_Q31_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SCRAMBLER_64B66B is
  port (
    scrambler : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    tx_data_i_64 : in STD_LOGIC_VECTOR ( 57 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    tempData : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SCRAMBLER_64B66B;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SCRAMBLER_64B66B is
  signal p_101_in : STD_LOGIC;
  signal p_105_in : STD_LOGIC;
  signal p_109_in : STD_LOGIC;
  signal p_113_in : STD_LOGIC;
  signal p_117_in : STD_LOGIC;
  signal p_121_in : STD_LOGIC;
  signal p_125_in : STD_LOGIC;
  signal p_129_in : STD_LOGIC;
  signal p_133_in : STD_LOGIC;
  signal p_137_in : STD_LOGIC;
  signal p_141_in : STD_LOGIC;
  signal p_145_in : STD_LOGIC;
  signal p_149_in : STD_LOGIC;
  signal p_177_in : STD_LOGIC;
  signal p_181_in : STD_LOGIC;
  signal p_185_in : STD_LOGIC;
  signal p_189_in : STD_LOGIC;
  signal p_193_in : STD_LOGIC;
  signal p_197_in : STD_LOGIC;
  signal p_201_in : STD_LOGIC;
  signal p_205_in : STD_LOGIC;
  signal p_209_in : STD_LOGIC;
  signal p_213_in : STD_LOGIC;
  signal p_217_in : STD_LOGIC;
  signal p_221_in : STD_LOGIC;
  signal p_225_in : STD_LOGIC;
  signal p_229_in : STD_LOGIC;
  signal p_233_in : STD_LOGIC;
  signal p_237_in : STD_LOGIC;
  signal p_241_in : STD_LOGIC;
  signal p_245_in : STD_LOGIC;
  signal p_249_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal \^scrambler\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \scrambler_reg_n_0_[39]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal tempData0100_out : STD_LOGIC;
  signal tempData0104_out : STD_LOGIC;
  signal tempData0108_out : STD_LOGIC;
  signal tempData0112_out : STD_LOGIC;
  signal tempData0116_out : STD_LOGIC;
  signal tempData0120_out : STD_LOGIC;
  signal tempData0124_out : STD_LOGIC;
  signal tempData0128_out : STD_LOGIC;
  signal tempData0132_out : STD_LOGIC;
  signal tempData0136_out : STD_LOGIC;
  signal tempData0140_out : STD_LOGIC;
  signal tempData0144_out : STD_LOGIC;
  signal tempData0148_out : STD_LOGIC;
  signal tempData0152_out : STD_LOGIC;
  signal tempData0156_out : STD_LOGIC;
  signal tempData0160_out : STD_LOGIC;
  signal tempData0164_out : STD_LOGIC;
  signal tempData0168_out : STD_LOGIC;
  signal tempData0172_out : STD_LOGIC;
  signal tempData0176_out : STD_LOGIC;
  signal tempData0180_out : STD_LOGIC;
  signal tempData0184_out : STD_LOGIC;
  signal tempData0188_out : STD_LOGIC;
  signal tempData0192_out : STD_LOGIC;
  signal tempData0196_out : STD_LOGIC;
  signal tempData0200_out : STD_LOGIC;
  signal tempData0204_out : STD_LOGIC;
  signal tempData0208_out : STD_LOGIC;
  signal tempData0212_out : STD_LOGIC;
  signal tempData0216_out : STD_LOGIC;
  signal tempData0220_out : STD_LOGIC;
  signal tempData0224_out : STD_LOGIC;
  signal tempData0228_out : STD_LOGIC;
  signal tempData0232_out : STD_LOGIC;
  signal tempData0236_out : STD_LOGIC;
  signal tempData0240_out : STD_LOGIC;
  signal tempData0244_out : STD_LOGIC;
  signal tempData0248_out : STD_LOGIC;
  signal tempData024_out : STD_LOGIC;
  signal tempData0252_out : STD_LOGIC;
  signal tempData028_out : STD_LOGIC;
  signal tempData032_out : STD_LOGIC;
  signal tempData036_out : STD_LOGIC;
  signal tempData040_out : STD_LOGIC;
  signal tempData044_out : STD_LOGIC;
  signal tempData048_out : STD_LOGIC;
  signal tempData052_out : STD_LOGIC;
  signal tempData056_out : STD_LOGIC;
  signal tempData060_out : STD_LOGIC;
  signal tempData064_out : STD_LOGIC;
  signal tempData068_out : STD_LOGIC;
  signal tempData072_out : STD_LOGIC;
  signal tempData076_out : STD_LOGIC;
  signal tempData080_out : STD_LOGIC;
  signal tempData084_out : STD_LOGIC;
  signal tempData088_out : STD_LOGIC;
  signal tempData092_out : STD_LOGIC;
  signal tempData096_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[58]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[59]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[60]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[61]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[62]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[63]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \scrambler[10]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \scrambler[11]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \scrambler[12]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \scrambler[13]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \scrambler[14]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \scrambler[15]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \scrambler[16]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \scrambler[17]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \scrambler[18]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \scrambler[19]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \scrambler[20]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \scrambler[21]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \scrambler[22]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \scrambler[23]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \scrambler[24]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \scrambler[25]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \scrambler[44]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \scrambler[45]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \scrambler[46]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \scrambler[47]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \scrambler[48]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \scrambler[49]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \scrambler[50]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \scrambler[51]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \scrambler[52]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \scrambler[53]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \scrambler[54]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \scrambler[55]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \scrambler[56]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \scrambler[57]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \scrambler[6]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \scrambler[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \scrambler[8]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \scrambler[9]_i_1\ : label is "soft_lutpair82";
begin
  scrambler(11 downto 0) <= \^scrambler\(11 downto 0);
\SCRAMBLED_DATA_OUT[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_229_in,
      I1 => tx_data_i_64(52),
      I2 => \^scrambler\(6),
      O => tempData0232_out
    );
\SCRAMBLED_DATA_OUT[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_233_in,
      I1 => tx_data_i_64(53),
      I2 => \^scrambler\(7),
      O => tempData0236_out
    );
\SCRAMBLED_DATA_OUT[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_237_in,
      I1 => tx_data_i_64(54),
      I2 => \^scrambler\(8),
      O => tempData0240_out
    );
\SCRAMBLED_DATA_OUT[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_241_in,
      I1 => tx_data_i_64(55),
      I2 => \^scrambler\(9),
      O => tempData0244_out
    );
\SCRAMBLED_DATA_OUT[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_245_in,
      I1 => tx_data_i_64(56),
      I2 => \^scrambler\(10),
      O => tempData0248_out
    );
\SCRAMBLED_DATA_OUT[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_249_in,
      I1 => tx_data_i_64(57),
      I2 => \^scrambler\(11),
      O => tempData0252_out
    );
\SCRAMBLED_DATA_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData(0),
      Q => Q(0),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData040_out,
      Q => Q(10),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData044_out,
      Q => Q(11),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData048_out,
      Q => Q(12),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData052_out,
      Q => Q(13),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData056_out,
      Q => Q(14),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData060_out,
      Q => Q(15),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData064_out,
      Q => Q(16),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData068_out,
      Q => Q(17),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData072_out,
      Q => Q(18),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData076_out,
      Q => Q(19),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData(1),
      Q => Q(1),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData080_out,
      Q => Q(20),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData084_out,
      Q => Q(21),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData088_out,
      Q => Q(22),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData092_out,
      Q => Q(23),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData096_out,
      Q => Q(24),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0100_out,
      Q => Q(25),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0104_out,
      Q => Q(26),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0108_out,
      Q => Q(27),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0112_out,
      Q => Q(28),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0116_out,
      Q => Q(29),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData(2),
      Q => Q(2),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0120_out,
      Q => Q(30),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0124_out,
      Q => Q(31),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0128_out,
      Q => Q(32),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0132_out,
      Q => Q(33),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0136_out,
      Q => Q(34),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0140_out,
      Q => Q(35),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0144_out,
      Q => Q(36),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0148_out,
      Q => Q(37),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0152_out,
      Q => Q(38),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0156_out,
      Q => Q(39),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData(3),
      Q => Q(3),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0160_out,
      Q => Q(40),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0164_out,
      Q => Q(41),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0168_out,
      Q => Q(42),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0172_out,
      Q => Q(43),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0176_out,
      Q => Q(44),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0180_out,
      Q => Q(45),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0184_out,
      Q => Q(46),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0188_out,
      Q => Q(47),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0192_out,
      Q => Q(48),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0196_out,
      Q => Q(49),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData(4),
      Q => Q(4),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0200_out,
      Q => Q(50),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0204_out,
      Q => Q(51),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0208_out,
      Q => Q(52),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0212_out,
      Q => Q(53),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0216_out,
      Q => Q(54),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0220_out,
      Q => Q(55),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0224_out,
      Q => Q(56),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0228_out,
      Q => Q(57),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0232_out,
      Q => Q(58),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0236_out,
      Q => Q(59),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData(5),
      Q => Q(5),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0240_out,
      Q => Q(60),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0244_out,
      Q => Q(61),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0248_out,
      Q => Q(62),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0252_out,
      Q => Q(63),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData024_out,
      Q => Q(6),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData028_out,
      Q => Q(7),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData032_out,
      Q => Q(8),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData036_out,
      Q => Q(9),
      R => '0'
    );
\scrambler[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[43]\,
      I1 => tx_data_i_64(43),
      I2 => p_193_in,
      I3 => tx_data_i_64(4),
      I4 => p_113_in,
      O => tempData040_out
    );
\scrambler[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[44]\,
      I1 => tx_data_i_64(44),
      I2 => p_197_in,
      I3 => tx_data_i_64(5),
      I4 => p_117_in,
      O => tempData044_out
    );
\scrambler[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[45]\,
      I1 => tx_data_i_64(45),
      I2 => p_201_in,
      I3 => tx_data_i_64(6),
      I4 => p_121_in,
      O => tempData048_out
    );
\scrambler[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[46]\,
      I1 => tx_data_i_64(46),
      I2 => p_205_in,
      I3 => tx_data_i_64(7),
      I4 => p_125_in,
      O => tempData052_out
    );
\scrambler[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[47]\,
      I1 => tx_data_i_64(47),
      I2 => p_209_in,
      I3 => tx_data_i_64(8),
      I4 => p_129_in,
      O => tempData056_out
    );
\scrambler[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[48]\,
      I1 => tx_data_i_64(48),
      I2 => p_213_in,
      I3 => tx_data_i_64(9),
      I4 => p_133_in,
      O => tempData060_out
    );
\scrambler[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[49]\,
      I1 => tx_data_i_64(49),
      I2 => p_217_in,
      I3 => tx_data_i_64(10),
      I4 => p_137_in,
      O => tempData064_out
    );
\scrambler[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[50]\,
      I1 => tx_data_i_64(50),
      I2 => p_221_in,
      I3 => tx_data_i_64(11),
      I4 => p_141_in,
      O => tempData068_out
    );
\scrambler[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[51]\,
      I1 => tx_data_i_64(51),
      I2 => p_225_in,
      I3 => tx_data_i_64(12),
      I4 => p_145_in,
      O => tempData072_out
    );
\scrambler[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(6),
      I1 => tx_data_i_64(52),
      I2 => p_229_in,
      I3 => tx_data_i_64(13),
      I4 => p_149_in,
      O => tempData076_out
    );
\scrambler[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(7),
      I1 => tx_data_i_64(53),
      I2 => p_233_in,
      I3 => tx_data_i_64(14),
      I4 => \^scrambler\(0),
      O => tempData080_out
    );
\scrambler[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(8),
      I1 => tx_data_i_64(54),
      I2 => p_237_in,
      I3 => tx_data_i_64(15),
      I4 => \^scrambler\(1),
      O => tempData084_out
    );
\scrambler[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(9),
      I1 => tx_data_i_64(55),
      I2 => p_241_in,
      I3 => tx_data_i_64(16),
      I4 => \^scrambler\(2),
      O => tempData088_out
    );
\scrambler[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(10),
      I1 => tx_data_i_64(56),
      I2 => p_245_in,
      I3 => tx_data_i_64(17),
      I4 => \^scrambler\(3),
      O => tempData092_out
    );
\scrambler[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(11),
      I1 => tx_data_i_64(57),
      I2 => p_249_in,
      I3 => tx_data_i_64(18),
      I4 => \^scrambler\(4),
      O => tempData096_out
    );
\scrambler[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => tx_data_i_64(19),
      I2 => \^scrambler\(5),
      O => tempData0100_out
    );
\scrambler[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_101_in,
      I1 => tx_data_i_64(20),
      I2 => p_177_in,
      O => tempData0104_out
    );
\scrambler[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_105_in,
      I1 => tx_data_i_64(21),
      I2 => p_181_in,
      O => tempData0108_out
    );
\scrambler[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_109_in,
      I1 => tx_data_i_64(22),
      I2 => p_185_in,
      O => tempData0112_out
    );
\scrambler[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_113_in,
      I1 => tx_data_i_64(23),
      I2 => p_189_in,
      O => tempData0116_out
    );
\scrambler[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_117_in,
      I1 => tx_data_i_64(24),
      I2 => p_193_in,
      O => tempData0120_out
    );
\scrambler[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_121_in,
      I1 => tx_data_i_64(25),
      I2 => p_197_in,
      O => tempData0124_out
    );
\scrambler[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_125_in,
      I1 => tx_data_i_64(26),
      I2 => p_201_in,
      O => tempData0128_out
    );
\scrambler[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_129_in,
      I1 => tx_data_i_64(27),
      I2 => p_205_in,
      O => tempData0132_out
    );
\scrambler[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_133_in,
      I1 => tx_data_i_64(28),
      I2 => p_209_in,
      O => tempData0136_out
    );
\scrambler[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_137_in,
      I1 => tx_data_i_64(29),
      I2 => p_213_in,
      O => tempData0140_out
    );
\scrambler[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_141_in,
      I1 => tx_data_i_64(30),
      I2 => p_217_in,
      O => tempData0144_out
    );
\scrambler[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_145_in,
      I1 => tx_data_i_64(31),
      I2 => p_221_in,
      O => tempData0148_out
    );
\scrambler[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_149_in,
      I1 => tx_data_i_64(32),
      I2 => p_225_in,
      O => tempData0152_out
    );
\scrambler[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(0),
      I1 => tx_data_i_64(33),
      I2 => p_229_in,
      O => tempData0156_out
    );
\scrambler[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(1),
      I1 => tx_data_i_64(34),
      I2 => p_233_in,
      O => tempData0160_out
    );
\scrambler[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(2),
      I1 => tx_data_i_64(35),
      I2 => p_237_in,
      O => tempData0164_out
    );
\scrambler[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(3),
      I1 => tx_data_i_64(36),
      I2 => p_241_in,
      O => tempData0168_out
    );
\scrambler[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(4),
      I1 => tx_data_i_64(37),
      I2 => p_245_in,
      O => tempData0172_out
    );
\scrambler[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(5),
      I1 => tx_data_i_64(38),
      I2 => p_249_in,
      O => tempData0176_out
    );
\scrambler[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_177_in,
      I1 => tx_data_i_64(39),
      I2 => \scrambler_reg_n_0_[39]\,
      O => tempData0180_out
    );
\scrambler[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_181_in,
      I1 => tx_data_i_64(40),
      I2 => \scrambler_reg_n_0_[40]\,
      O => tempData0184_out
    );
\scrambler[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_185_in,
      I1 => tx_data_i_64(41),
      I2 => \scrambler_reg_n_0_[41]\,
      O => tempData0188_out
    );
\scrambler[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_189_in,
      I1 => tx_data_i_64(42),
      I2 => \scrambler_reg_n_0_[42]\,
      O => tempData0192_out
    );
\scrambler[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_193_in,
      I1 => tx_data_i_64(43),
      I2 => \scrambler_reg_n_0_[43]\,
      O => tempData0196_out
    );
\scrambler[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_197_in,
      I1 => tx_data_i_64(44),
      I2 => \scrambler_reg_n_0_[44]\,
      O => tempData0200_out
    );
\scrambler[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_201_in,
      I1 => tx_data_i_64(45),
      I2 => \scrambler_reg_n_0_[45]\,
      O => tempData0204_out
    );
\scrambler[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_205_in,
      I1 => tx_data_i_64(46),
      I2 => \scrambler_reg_n_0_[46]\,
      O => tempData0208_out
    );
\scrambler[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_209_in,
      I1 => tx_data_i_64(47),
      I2 => \scrambler_reg_n_0_[47]\,
      O => tempData0212_out
    );
\scrambler[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_213_in,
      I1 => tx_data_i_64(48),
      I2 => \scrambler_reg_n_0_[48]\,
      O => tempData0216_out
    );
\scrambler[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_217_in,
      I1 => tx_data_i_64(49),
      I2 => \scrambler_reg_n_0_[49]\,
      O => tempData0220_out
    );
\scrambler[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_221_in,
      I1 => tx_data_i_64(50),
      I2 => \scrambler_reg_n_0_[50]\,
      O => tempData0224_out
    );
\scrambler[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_225_in,
      I1 => tx_data_i_64(51),
      I2 => \scrambler_reg_n_0_[51]\,
      O => tempData0228_out
    );
\scrambler[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[39]\,
      I1 => tx_data_i_64(39),
      I2 => p_177_in,
      I3 => tx_data_i_64(0),
      I4 => p_97_in,
      O => tempData024_out
    );
\scrambler[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[40]\,
      I1 => tx_data_i_64(40),
      I2 => p_181_in,
      I3 => tx_data_i_64(1),
      I4 => p_101_in,
      O => tempData028_out
    );
\scrambler[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[41]\,
      I1 => tx_data_i_64(41),
      I2 => p_185_in,
      I3 => tx_data_i_64(2),
      I4 => p_105_in,
      O => tempData032_out
    );
\scrambler[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[42]\,
      I1 => tx_data_i_64(42),
      I2 => p_189_in,
      I3 => tx_data_i_64(3),
      I4 => p_109_in,
      O => tempData036_out
    );
\scrambler_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData(0),
      Q => p_97_in,
      R => '0'
    );
\scrambler_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData040_out,
      Q => p_137_in,
      R => '0'
    );
\scrambler_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData044_out,
      Q => p_141_in,
      R => '0'
    );
\scrambler_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData048_out,
      Q => p_145_in,
      R => '0'
    );
\scrambler_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData052_out,
      Q => p_149_in,
      R => '0'
    );
\scrambler_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData056_out,
      Q => \^scrambler\(0),
      R => '0'
    );
\scrambler_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData060_out,
      Q => \^scrambler\(1),
      R => '0'
    );
\scrambler_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData064_out,
      Q => \^scrambler\(2),
      R => '0'
    );
\scrambler_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData068_out,
      Q => \^scrambler\(3),
      R => '0'
    );
\scrambler_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData072_out,
      Q => \^scrambler\(4),
      R => '0'
    );
\scrambler_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData076_out,
      Q => \^scrambler\(5),
      R => '0'
    );
\scrambler_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData(1),
      Q => p_101_in,
      R => '0'
    );
\scrambler_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData080_out,
      Q => p_177_in,
      R => '0'
    );
\scrambler_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData084_out,
      Q => p_181_in,
      R => '0'
    );
\scrambler_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData088_out,
      Q => p_185_in,
      R => '0'
    );
\scrambler_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData092_out,
      Q => p_189_in,
      R => '0'
    );
\scrambler_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData096_out,
      Q => p_193_in,
      R => '0'
    );
\scrambler_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0100_out,
      Q => p_197_in,
      R => '0'
    );
\scrambler_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0104_out,
      Q => p_201_in,
      R => '0'
    );
\scrambler_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0108_out,
      Q => p_205_in,
      R => '0'
    );
\scrambler_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0112_out,
      Q => p_209_in,
      R => '0'
    );
\scrambler_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0116_out,
      Q => p_213_in,
      R => '0'
    );
\scrambler_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData(2),
      Q => p_105_in,
      R => '0'
    );
\scrambler_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0120_out,
      Q => p_217_in,
      R => '0'
    );
\scrambler_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0124_out,
      Q => p_221_in,
      R => '0'
    );
\scrambler_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0128_out,
      Q => p_225_in,
      R => '0'
    );
\scrambler_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0132_out,
      Q => p_229_in,
      R => '0'
    );
\scrambler_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0136_out,
      Q => p_233_in,
      R => '0'
    );
\scrambler_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0140_out,
      Q => p_237_in,
      R => '0'
    );
\scrambler_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0144_out,
      Q => p_241_in,
      R => '0'
    );
\scrambler_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0148_out,
      Q => p_245_in,
      R => '0'
    );
\scrambler_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0152_out,
      Q => p_249_in,
      R => '0'
    );
\scrambler_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0156_out,
      Q => \scrambler_reg_n_0_[39]\,
      R => '0'
    );
\scrambler_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData(3),
      Q => p_109_in,
      R => '0'
    );
\scrambler_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0160_out,
      Q => \scrambler_reg_n_0_[40]\,
      R => '0'
    );
\scrambler_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0164_out,
      Q => \scrambler_reg_n_0_[41]\,
      R => '0'
    );
\scrambler_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0168_out,
      Q => \scrambler_reg_n_0_[42]\,
      R => '0'
    );
\scrambler_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0172_out,
      Q => \scrambler_reg_n_0_[43]\,
      R => '0'
    );
\scrambler_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0176_out,
      Q => \scrambler_reg_n_0_[44]\,
      R => '0'
    );
\scrambler_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0180_out,
      Q => \scrambler_reg_n_0_[45]\,
      R => '0'
    );
\scrambler_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0184_out,
      Q => \scrambler_reg_n_0_[46]\,
      R => '0'
    );
\scrambler_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0188_out,
      Q => \scrambler_reg_n_0_[47]\,
      R => '0'
    );
\scrambler_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0192_out,
      Q => \scrambler_reg_n_0_[48]\,
      R => '0'
    );
\scrambler_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0196_out,
      Q => \scrambler_reg_n_0_[49]\,
      R => '0'
    );
\scrambler_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData(4),
      Q => p_113_in,
      R => '0'
    );
\scrambler_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0200_out,
      Q => \scrambler_reg_n_0_[50]\,
      R => '0'
    );
\scrambler_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0204_out,
      Q => \scrambler_reg_n_0_[51]\,
      R => '0'
    );
\scrambler_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0208_out,
      Q => \^scrambler\(6),
      R => '0'
    );
\scrambler_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0212_out,
      Q => \^scrambler\(7),
      R => '0'
    );
\scrambler_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0216_out,
      Q => \^scrambler\(8),
      R => '0'
    );
\scrambler_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0220_out,
      Q => \^scrambler\(9),
      R => '0'
    );
\scrambler_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0224_out,
      Q => \^scrambler\(10),
      R => '0'
    );
\scrambler_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0228_out,
      Q => \^scrambler\(11),
      R => '0'
    );
\scrambler_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData(5),
      Q => p_117_in,
      R => '0'
    );
\scrambler_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData024_out,
      Q => p_121_in,
      R => '0'
    );
\scrambler_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData028_out,
      Q => p_125_in,
      R => '0'
    );
\scrambler_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData032_out,
      Q => p_129_in,
      R => '0'
    );
\scrambler_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData036_out,
      Q => p_133_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SCRAMBLER_64B66B_14 is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \txseq_counter_i_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SCRAMBLED_DATA_OUT : out STD_LOGIC_VECTOR ( 63 downto 0 );
    tx_data_i_0 : in STD_LOGIC_VECTOR ( 57 downto 0 );
    \scrambler_reg[0]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    user_clk : in STD_LOGIC;
    \SCRAMBLED_DATA_OUT_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SCRAMBLER_64B66B_14 : entity is "Aurora_64B_Framing_lane2_Y0Y1_SCRAMBLER_64B66B";
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SCRAMBLER_64B66B_14;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SCRAMBLER_64B66B_14 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_101_in : STD_LOGIC;
  signal p_105_in : STD_LOGIC;
  signal p_109_in : STD_LOGIC;
  signal p_113_in : STD_LOGIC;
  signal p_117_in : STD_LOGIC;
  signal p_121_in : STD_LOGIC;
  signal p_125_in : STD_LOGIC;
  signal p_129_in : STD_LOGIC;
  signal p_133_in : STD_LOGIC;
  signal p_137_in : STD_LOGIC;
  signal p_141_in : STD_LOGIC;
  signal p_145_in : STD_LOGIC;
  signal p_149_in : STD_LOGIC;
  signal p_177_in : STD_LOGIC;
  signal p_181_in : STD_LOGIC;
  signal p_185_in : STD_LOGIC;
  signal p_189_in : STD_LOGIC;
  signal p_193_in : STD_LOGIC;
  signal p_197_in : STD_LOGIC;
  signal p_201_in : STD_LOGIC;
  signal p_205_in : STD_LOGIC;
  signal p_209_in : STD_LOGIC;
  signal p_213_in : STD_LOGIC;
  signal p_217_in : STD_LOGIC;
  signal p_221_in : STD_LOGIC;
  signal p_225_in : STD_LOGIC;
  signal p_229_in : STD_LOGIC;
  signal p_233_in : STD_LOGIC;
  signal p_237_in : STD_LOGIC;
  signal p_241_in : STD_LOGIC;
  signal p_245_in : STD_LOGIC;
  signal p_249_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal \scrambler_reg_n_0_[39]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal tempData0100_out : STD_LOGIC;
  signal tempData0104_out : STD_LOGIC;
  signal tempData0108_out : STD_LOGIC;
  signal tempData0112_out : STD_LOGIC;
  signal tempData0116_out : STD_LOGIC;
  signal tempData0120_out : STD_LOGIC;
  signal tempData0124_out : STD_LOGIC;
  signal tempData0128_out : STD_LOGIC;
  signal tempData0132_out : STD_LOGIC;
  signal tempData0136_out : STD_LOGIC;
  signal tempData0140_out : STD_LOGIC;
  signal tempData0144_out : STD_LOGIC;
  signal tempData0148_out : STD_LOGIC;
  signal tempData0152_out : STD_LOGIC;
  signal tempData0156_out : STD_LOGIC;
  signal tempData0160_out : STD_LOGIC;
  signal tempData0164_out : STD_LOGIC;
  signal tempData0168_out : STD_LOGIC;
  signal tempData0172_out : STD_LOGIC;
  signal tempData0176_out : STD_LOGIC;
  signal tempData0180_out : STD_LOGIC;
  signal tempData0184_out : STD_LOGIC;
  signal tempData0188_out : STD_LOGIC;
  signal tempData0192_out : STD_LOGIC;
  signal tempData0196_out : STD_LOGIC;
  signal tempData0200_out : STD_LOGIC;
  signal tempData0204_out : STD_LOGIC;
  signal tempData0208_out : STD_LOGIC;
  signal tempData0212_out : STD_LOGIC;
  signal tempData0216_out : STD_LOGIC;
  signal tempData0220_out : STD_LOGIC;
  signal tempData0224_out : STD_LOGIC;
  signal tempData0228_out : STD_LOGIC;
  signal tempData0232_out : STD_LOGIC;
  signal tempData0236_out : STD_LOGIC;
  signal tempData0240_out : STD_LOGIC;
  signal tempData0244_out : STD_LOGIC;
  signal tempData0248_out : STD_LOGIC;
  signal tempData024_out : STD_LOGIC;
  signal tempData0252_out : STD_LOGIC;
  signal tempData028_out : STD_LOGIC;
  signal tempData032_out : STD_LOGIC;
  signal tempData036_out : STD_LOGIC;
  signal tempData040_out : STD_LOGIC;
  signal tempData044_out : STD_LOGIC;
  signal tempData048_out : STD_LOGIC;
  signal tempData052_out : STD_LOGIC;
  signal tempData056_out : STD_LOGIC;
  signal tempData060_out : STD_LOGIC;
  signal tempData064_out : STD_LOGIC;
  signal tempData068_out : STD_LOGIC;
  signal tempData072_out : STD_LOGIC;
  signal tempData076_out : STD_LOGIC;
  signal tempData080_out : STD_LOGIC;
  signal tempData084_out : STD_LOGIC;
  signal tempData088_out : STD_LOGIC;
  signal tempData092_out : STD_LOGIC;
  signal tempData096_out : STD_LOGIC;
  signal \^txseq_counter_i_reg[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[58]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[59]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[60]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[61]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[62]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[63]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \scrambler[10]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \scrambler[11]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \scrambler[12]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \scrambler[13]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \scrambler[14]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \scrambler[15]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \scrambler[16]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \scrambler[17]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \scrambler[18]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \scrambler[19]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \scrambler[20]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \scrambler[21]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \scrambler[22]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \scrambler[23]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \scrambler[24]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \scrambler[25]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \scrambler[44]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \scrambler[45]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \scrambler[46]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \scrambler[47]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \scrambler[48]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \scrambler[49]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \scrambler[50]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \scrambler[51]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \scrambler[52]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \scrambler[53]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \scrambler[54]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \scrambler[55]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \scrambler[56]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \scrambler[57]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \scrambler[6]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \scrambler[7]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \scrambler[8]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \scrambler[9]_i_1__0\ : label is "soft_lutpair102";
begin
  E(0) <= \^e\(0);
  Q(11 downto 0) <= \^q\(11 downto 0);
  \txseq_counter_i_reg[3]\ <= \^txseq_counter_i_reg[3]\;
\SCRAMBLED_DATA_OUT[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_229_in,
      I1 => tx_data_i_0(52),
      I2 => \^q\(6),
      O => tempData0232_out
    );
\SCRAMBLED_DATA_OUT[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_233_in,
      I1 => tx_data_i_0(53),
      I2 => \^q\(7),
      O => tempData0236_out
    );
\SCRAMBLED_DATA_OUT[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_237_in,
      I1 => tx_data_i_0(54),
      I2 => \^q\(8),
      O => tempData0240_out
    );
\SCRAMBLED_DATA_OUT[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_241_in,
      I1 => tx_data_i_0(55),
      I2 => \^q\(9),
      O => tempData0244_out
    );
\SCRAMBLED_DATA_OUT[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_245_in,
      I1 => tx_data_i_0(56),
      I2 => \^q\(10),
      O => tempData0248_out
    );
\SCRAMBLED_DATA_OUT[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_249_in,
      I1 => tx_data_i_0(57),
      I2 => \^q\(11),
      O => tempData0252_out
    );
\SCRAMBLED_DATA_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(0),
      Q => SCRAMBLED_DATA_OUT(0),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData040_out,
      Q => SCRAMBLED_DATA_OUT(10),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData044_out,
      Q => SCRAMBLED_DATA_OUT(11),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData048_out,
      Q => SCRAMBLED_DATA_OUT(12),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData052_out,
      Q => SCRAMBLED_DATA_OUT(13),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData056_out,
      Q => SCRAMBLED_DATA_OUT(14),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData060_out,
      Q => SCRAMBLED_DATA_OUT(15),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData064_out,
      Q => SCRAMBLED_DATA_OUT(16),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData068_out,
      Q => SCRAMBLED_DATA_OUT(17),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData072_out,
      Q => SCRAMBLED_DATA_OUT(18),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData076_out,
      Q => SCRAMBLED_DATA_OUT(19),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(1),
      Q => SCRAMBLED_DATA_OUT(1),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData080_out,
      Q => SCRAMBLED_DATA_OUT(20),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData084_out,
      Q => SCRAMBLED_DATA_OUT(21),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData088_out,
      Q => SCRAMBLED_DATA_OUT(22),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData092_out,
      Q => SCRAMBLED_DATA_OUT(23),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData096_out,
      Q => SCRAMBLED_DATA_OUT(24),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0100_out,
      Q => SCRAMBLED_DATA_OUT(25),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0104_out,
      Q => SCRAMBLED_DATA_OUT(26),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0108_out,
      Q => SCRAMBLED_DATA_OUT(27),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0112_out,
      Q => SCRAMBLED_DATA_OUT(28),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0116_out,
      Q => SCRAMBLED_DATA_OUT(29),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(2),
      Q => SCRAMBLED_DATA_OUT(2),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0120_out,
      Q => SCRAMBLED_DATA_OUT(30),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0124_out,
      Q => SCRAMBLED_DATA_OUT(31),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0128_out,
      Q => SCRAMBLED_DATA_OUT(32),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0132_out,
      Q => SCRAMBLED_DATA_OUT(33),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0136_out,
      Q => SCRAMBLED_DATA_OUT(34),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0140_out,
      Q => SCRAMBLED_DATA_OUT(35),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0144_out,
      Q => SCRAMBLED_DATA_OUT(36),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0148_out,
      Q => SCRAMBLED_DATA_OUT(37),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0152_out,
      Q => SCRAMBLED_DATA_OUT(38),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0156_out,
      Q => SCRAMBLED_DATA_OUT(39),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(3),
      Q => SCRAMBLED_DATA_OUT(3),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0160_out,
      Q => SCRAMBLED_DATA_OUT(40),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0164_out,
      Q => SCRAMBLED_DATA_OUT(41),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0168_out,
      Q => SCRAMBLED_DATA_OUT(42),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0172_out,
      Q => SCRAMBLED_DATA_OUT(43),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0176_out,
      Q => SCRAMBLED_DATA_OUT(44),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0180_out,
      Q => SCRAMBLED_DATA_OUT(45),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0184_out,
      Q => SCRAMBLED_DATA_OUT(46),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0188_out,
      Q => SCRAMBLED_DATA_OUT(47),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0192_out,
      Q => SCRAMBLED_DATA_OUT(48),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0196_out,
      Q => SCRAMBLED_DATA_OUT(49),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(4),
      Q => SCRAMBLED_DATA_OUT(4),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0200_out,
      Q => SCRAMBLED_DATA_OUT(50),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0204_out,
      Q => SCRAMBLED_DATA_OUT(51),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0208_out,
      Q => SCRAMBLED_DATA_OUT(52),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0212_out,
      Q => SCRAMBLED_DATA_OUT(53),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0216_out,
      Q => SCRAMBLED_DATA_OUT(54),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0220_out,
      Q => SCRAMBLED_DATA_OUT(55),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0224_out,
      Q => SCRAMBLED_DATA_OUT(56),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0228_out,
      Q => SCRAMBLED_DATA_OUT(57),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0232_out,
      Q => SCRAMBLED_DATA_OUT(58),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0236_out,
      Q => SCRAMBLED_DATA_OUT(59),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(5),
      Q => SCRAMBLED_DATA_OUT(5),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0240_out,
      Q => SCRAMBLED_DATA_OUT(60),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0244_out,
      Q => SCRAMBLED_DATA_OUT(61),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0248_out,
      Q => SCRAMBLED_DATA_OUT(62),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0252_out,
      Q => SCRAMBLED_DATA_OUT(63),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData024_out,
      Q => SCRAMBLED_DATA_OUT(6),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData028_out,
      Q => SCRAMBLED_DATA_OUT(7),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData032_out,
      Q => SCRAMBLED_DATA_OUT(8),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData036_out,
      Q => SCRAMBLED_DATA_OUT(9),
      R => '0'
    );
\scrambler[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[43]\,
      I1 => tx_data_i_0(43),
      I2 => p_193_in,
      I3 => tx_data_i_0(4),
      I4 => p_113_in,
      O => tempData040_out
    );
\scrambler[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[44]\,
      I1 => tx_data_i_0(44),
      I2 => p_197_in,
      I3 => tx_data_i_0(5),
      I4 => p_117_in,
      O => tempData044_out
    );
\scrambler[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[45]\,
      I1 => tx_data_i_0(45),
      I2 => p_201_in,
      I3 => tx_data_i_0(6),
      I4 => p_121_in,
      O => tempData048_out
    );
\scrambler[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[46]\,
      I1 => tx_data_i_0(46),
      I2 => p_205_in,
      I3 => tx_data_i_0(7),
      I4 => p_125_in,
      O => tempData052_out
    );
\scrambler[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[47]\,
      I1 => tx_data_i_0(47),
      I2 => p_209_in,
      I3 => tx_data_i_0(8),
      I4 => p_129_in,
      O => tempData056_out
    );
\scrambler[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[48]\,
      I1 => tx_data_i_0(48),
      I2 => p_213_in,
      I3 => tx_data_i_0(9),
      I4 => p_133_in,
      O => tempData060_out
    );
\scrambler[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[49]\,
      I1 => tx_data_i_0(49),
      I2 => p_217_in,
      I3 => tx_data_i_0(10),
      I4 => p_137_in,
      O => tempData064_out
    );
\scrambler[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[50]\,
      I1 => tx_data_i_0(50),
      I2 => p_221_in,
      I3 => tx_data_i_0(11),
      I4 => p_141_in,
      O => tempData068_out
    );
\scrambler[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[51]\,
      I1 => tx_data_i_0(51),
      I2 => p_225_in,
      I3 => tx_data_i_0(12),
      I4 => p_145_in,
      O => tempData072_out
    );
\scrambler[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q\(6),
      I1 => tx_data_i_0(52),
      I2 => p_229_in,
      I3 => tx_data_i_0(13),
      I4 => p_149_in,
      O => tempData076_out
    );
\scrambler[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q\(7),
      I1 => tx_data_i_0(53),
      I2 => p_233_in,
      I3 => tx_data_i_0(14),
      I4 => \^q\(0),
      O => tempData080_out
    );
\scrambler[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q\(8),
      I1 => tx_data_i_0(54),
      I2 => p_237_in,
      I3 => tx_data_i_0(15),
      I4 => \^q\(1),
      O => tempData084_out
    );
\scrambler[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q\(9),
      I1 => tx_data_i_0(55),
      I2 => p_241_in,
      I3 => tx_data_i_0(16),
      I4 => \^q\(2),
      O => tempData088_out
    );
\scrambler[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q\(10),
      I1 => tx_data_i_0(56),
      I2 => p_245_in,
      I3 => tx_data_i_0(17),
      I4 => \^q\(3),
      O => tempData092_out
    );
\scrambler[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q\(11),
      I1 => tx_data_i_0(57),
      I2 => p_249_in,
      I3 => tx_data_i_0(18),
      I4 => \^q\(4),
      O => tempData096_out
    );
\scrambler[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => tx_data_i_0(19),
      I2 => \^q\(5),
      O => tempData0100_out
    );
\scrambler[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_101_in,
      I1 => tx_data_i_0(20),
      I2 => p_177_in,
      O => tempData0104_out
    );
\scrambler[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_105_in,
      I1 => tx_data_i_0(21),
      I2 => p_181_in,
      O => tempData0108_out
    );
\scrambler[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_109_in,
      I1 => tx_data_i_0(22),
      I2 => p_185_in,
      O => tempData0112_out
    );
\scrambler[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_113_in,
      I1 => tx_data_i_0(23),
      I2 => p_189_in,
      O => tempData0116_out
    );
\scrambler[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_117_in,
      I1 => tx_data_i_0(24),
      I2 => p_193_in,
      O => tempData0120_out
    );
\scrambler[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_121_in,
      I1 => tx_data_i_0(25),
      I2 => p_197_in,
      O => tempData0124_out
    );
\scrambler[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_125_in,
      I1 => tx_data_i_0(26),
      I2 => p_201_in,
      O => tempData0128_out
    );
\scrambler[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_129_in,
      I1 => tx_data_i_0(27),
      I2 => p_205_in,
      O => tempData0132_out
    );
\scrambler[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_133_in,
      I1 => tx_data_i_0(28),
      I2 => p_209_in,
      O => tempData0136_out
    );
\scrambler[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_137_in,
      I1 => tx_data_i_0(29),
      I2 => p_213_in,
      O => tempData0140_out
    );
\scrambler[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_141_in,
      I1 => tx_data_i_0(30),
      I2 => p_217_in,
      O => tempData0144_out
    );
\scrambler[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_145_in,
      I1 => tx_data_i_0(31),
      I2 => p_221_in,
      O => tempData0148_out
    );
\scrambler[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_149_in,
      I1 => tx_data_i_0(32),
      I2 => p_225_in,
      O => tempData0152_out
    );
\scrambler[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => tx_data_i_0(33),
      I2 => p_229_in,
      O => tempData0156_out
    );
\scrambler[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(1),
      I1 => tx_data_i_0(34),
      I2 => p_233_in,
      O => tempData0160_out
    );
\scrambler[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(2),
      I1 => tx_data_i_0(35),
      I2 => p_237_in,
      O => tempData0164_out
    );
\scrambler[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(3),
      I1 => tx_data_i_0(36),
      I2 => p_241_in,
      O => tempData0168_out
    );
\scrambler[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(4),
      I1 => tx_data_i_0(37),
      I2 => p_245_in,
      O => tempData0172_out
    );
\scrambler[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(5),
      I1 => tx_data_i_0(38),
      I2 => p_249_in,
      O => tempData0176_out
    );
\scrambler[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_177_in,
      I1 => tx_data_i_0(39),
      I2 => \scrambler_reg_n_0_[39]\,
      O => tempData0180_out
    );
\scrambler[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_181_in,
      I1 => tx_data_i_0(40),
      I2 => \scrambler_reg_n_0_[40]\,
      O => tempData0184_out
    );
\scrambler[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_185_in,
      I1 => tx_data_i_0(41),
      I2 => \scrambler_reg_n_0_[41]\,
      O => tempData0188_out
    );
\scrambler[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_189_in,
      I1 => tx_data_i_0(42),
      I2 => \scrambler_reg_n_0_[42]\,
      O => tempData0192_out
    );
\scrambler[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_193_in,
      I1 => tx_data_i_0(43),
      I2 => \scrambler_reg_n_0_[43]\,
      O => tempData0196_out
    );
\scrambler[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_197_in,
      I1 => tx_data_i_0(44),
      I2 => \scrambler_reg_n_0_[44]\,
      O => tempData0200_out
    );
\scrambler[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_201_in,
      I1 => tx_data_i_0(45),
      I2 => \scrambler_reg_n_0_[45]\,
      O => tempData0204_out
    );
\scrambler[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_205_in,
      I1 => tx_data_i_0(46),
      I2 => \scrambler_reg_n_0_[46]\,
      O => tempData0208_out
    );
\scrambler[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_209_in,
      I1 => tx_data_i_0(47),
      I2 => \scrambler_reg_n_0_[47]\,
      O => tempData0212_out
    );
\scrambler[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_213_in,
      I1 => tx_data_i_0(48),
      I2 => \scrambler_reg_n_0_[48]\,
      O => tempData0216_out
    );
\scrambler[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_217_in,
      I1 => tx_data_i_0(49),
      I2 => \scrambler_reg_n_0_[49]\,
      O => tempData0220_out
    );
\scrambler[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_221_in,
      I1 => tx_data_i_0(50),
      I2 => \scrambler_reg_n_0_[50]\,
      O => tempData0224_out
    );
\scrambler[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_225_in,
      I1 => tx_data_i_0(51),
      I2 => \scrambler_reg_n_0_[51]\,
      O => tempData0228_out
    );
\scrambler[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^txseq_counter_i_reg[3]\,
      I1 => \scrambler_reg[0]_0\(6),
      I2 => \scrambler_reg[0]_0\(5),
      O => \^e\(0)
    );
\scrambler[57]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \scrambler_reg[0]_0\(3),
      I1 => \scrambler_reg[0]_0\(2),
      I2 => \scrambler_reg[0]_0\(0),
      I3 => \scrambler_reg[0]_0\(1),
      I4 => \scrambler_reg[0]_0\(4),
      O => \^txseq_counter_i_reg[3]\
    );
\scrambler[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[39]\,
      I1 => tx_data_i_0(39),
      I2 => p_177_in,
      I3 => tx_data_i_0(0),
      I4 => p_97_in,
      O => tempData024_out
    );
\scrambler[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[40]\,
      I1 => tx_data_i_0(40),
      I2 => p_181_in,
      I3 => tx_data_i_0(1),
      I4 => p_101_in,
      O => tempData028_out
    );
\scrambler[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[41]\,
      I1 => tx_data_i_0(41),
      I2 => p_185_in,
      I3 => tx_data_i_0(2),
      I4 => p_105_in,
      O => tempData032_out
    );
\scrambler[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[42]\,
      I1 => tx_data_i_0(42),
      I2 => p_189_in,
      I3 => tx_data_i_0(3),
      I4 => p_109_in,
      O => tempData036_out
    );
\scrambler_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(0),
      Q => p_97_in,
      R => '0'
    );
\scrambler_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData040_out,
      Q => p_137_in,
      R => '0'
    );
\scrambler_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData044_out,
      Q => p_141_in,
      R => '0'
    );
\scrambler_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData048_out,
      Q => p_145_in,
      R => '0'
    );
\scrambler_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData052_out,
      Q => p_149_in,
      R => '0'
    );
\scrambler_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData056_out,
      Q => \^q\(0),
      R => '0'
    );
\scrambler_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData060_out,
      Q => \^q\(1),
      R => '0'
    );
\scrambler_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData064_out,
      Q => \^q\(2),
      R => '0'
    );
\scrambler_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData068_out,
      Q => \^q\(3),
      R => '0'
    );
\scrambler_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData072_out,
      Q => \^q\(4),
      R => '0'
    );
\scrambler_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData076_out,
      Q => \^q\(5),
      R => '0'
    );
\scrambler_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(1),
      Q => p_101_in,
      R => '0'
    );
\scrambler_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData080_out,
      Q => p_177_in,
      R => '0'
    );
\scrambler_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData084_out,
      Q => p_181_in,
      R => '0'
    );
\scrambler_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData088_out,
      Q => p_185_in,
      R => '0'
    );
\scrambler_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData092_out,
      Q => p_189_in,
      R => '0'
    );
\scrambler_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData096_out,
      Q => p_193_in,
      R => '0'
    );
\scrambler_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0100_out,
      Q => p_197_in,
      R => '0'
    );
\scrambler_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0104_out,
      Q => p_201_in,
      R => '0'
    );
\scrambler_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0108_out,
      Q => p_205_in,
      R => '0'
    );
\scrambler_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0112_out,
      Q => p_209_in,
      R => '0'
    );
\scrambler_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0116_out,
      Q => p_213_in,
      R => '0'
    );
\scrambler_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(2),
      Q => p_105_in,
      R => '0'
    );
\scrambler_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0120_out,
      Q => p_217_in,
      R => '0'
    );
\scrambler_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0124_out,
      Q => p_221_in,
      R => '0'
    );
\scrambler_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0128_out,
      Q => p_225_in,
      R => '0'
    );
\scrambler_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0132_out,
      Q => p_229_in,
      R => '0'
    );
\scrambler_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0136_out,
      Q => p_233_in,
      R => '0'
    );
\scrambler_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0140_out,
      Q => p_237_in,
      R => '0'
    );
\scrambler_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0144_out,
      Q => p_241_in,
      R => '0'
    );
\scrambler_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0148_out,
      Q => p_245_in,
      R => '0'
    );
\scrambler_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0152_out,
      Q => p_249_in,
      R => '0'
    );
\scrambler_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0156_out,
      Q => \scrambler_reg_n_0_[39]\,
      R => '0'
    );
\scrambler_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(3),
      Q => p_109_in,
      R => '0'
    );
\scrambler_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0160_out,
      Q => \scrambler_reg_n_0_[40]\,
      R => '0'
    );
\scrambler_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0164_out,
      Q => \scrambler_reg_n_0_[41]\,
      R => '0'
    );
\scrambler_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0168_out,
      Q => \scrambler_reg_n_0_[42]\,
      R => '0'
    );
\scrambler_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0172_out,
      Q => \scrambler_reg_n_0_[43]\,
      R => '0'
    );
\scrambler_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0176_out,
      Q => \scrambler_reg_n_0_[44]\,
      R => '0'
    );
\scrambler_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0180_out,
      Q => \scrambler_reg_n_0_[45]\,
      R => '0'
    );
\scrambler_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0184_out,
      Q => \scrambler_reg_n_0_[46]\,
      R => '0'
    );
\scrambler_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0188_out,
      Q => \scrambler_reg_n_0_[47]\,
      R => '0'
    );
\scrambler_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0192_out,
      Q => \scrambler_reg_n_0_[48]\,
      R => '0'
    );
\scrambler_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0196_out,
      Q => \scrambler_reg_n_0_[49]\,
      R => '0'
    );
\scrambler_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(4),
      Q => p_113_in,
      R => '0'
    );
\scrambler_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0200_out,
      Q => \scrambler_reg_n_0_[50]\,
      R => '0'
    );
\scrambler_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0204_out,
      Q => \scrambler_reg_n_0_[51]\,
      R => '0'
    );
\scrambler_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0208_out,
      Q => \^q\(6),
      R => '0'
    );
\scrambler_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0212_out,
      Q => \^q\(7),
      R => '0'
    );
\scrambler_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0216_out,
      Q => \^q\(8),
      R => '0'
    );
\scrambler_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0220_out,
      Q => \^q\(9),
      R => '0'
    );
\scrambler_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0224_out,
      Q => \^q\(10),
      R => '0'
    );
\scrambler_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0228_out,
      Q => \^q\(11),
      R => '0'
    );
\scrambler_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(5),
      Q => p_117_in,
      R => '0'
    );
\scrambler_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData024_out,
      Q => p_121_in,
      R => '0'
    );
\scrambler_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData028_out,
      Q => p_125_in,
      R => '0'
    );
\scrambler_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData032_out,
      Q => p_129_in,
      R => '0'
    );
\scrambler_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData036_out,
      Q => p_133_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_STANDARD_CC_MODULE is
  port (
    do_cc_r_reg0 : out STD_LOGIC;
    DO_CC : out STD_LOGIC;
    extend_cc_r : in STD_LOGIC;
    \count_24d_srl_r_reg[22]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_STANDARD_CC_MODULE;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_STANDARD_CC_MODULE is
  signal \^do_cc\ : STD_LOGIC;
  signal DO_CC_i_1_n_0 : STD_LOGIC;
  signal \cc_count_r_reg_n_0_[5]\ : STD_LOGIC;
  signal count_13d_flop_r : STD_LOGIC;
  signal count_13d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_13d_flop_r_i_2_n_0 : STD_LOGIC;
  signal count_13d_flop_r_i_3_n_0 : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal count_16d_flop_r : STD_LOGIC;
  signal count_16d_flop_r0 : STD_LOGIC;
  signal count_16d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_16d_flop_r_i_3_n_0 : STD_LOGIC;
  signal count_16d_flop_r_i_4_n_0 : STD_LOGIC;
  signal \count_16d_srl_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal count_24d_flop_r : STD_LOGIC;
  signal count_24d_flop_r0 : STD_LOGIC;
  signal count_24d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_3_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_4_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_5_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_6_n_0 : STD_LOGIC;
  signal count_24d_srl_r0 : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal reset_r : STD_LOGIC;
begin
  DO_CC <= \^do_cc\;
DO_CC0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \cc_count_r_reg_n_0_[5]\,
      I2 => p_1_in(3),
      I3 => p_1_in(4),
      I4 => p_1_in(1),
      I5 => p_1_in(2),
      O => \p_1_in__0\
    );
DO_CC_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \count_13d_srl_r_reg_n_0_[11]\,
      I2 => \count_16d_srl_r_reg_n_0_[14]\,
      I3 => \count_24d_srl_r_reg_n_0_[22]\,
      I4 => reset_r,
      O => DO_CC_i_1_n_0
    );
DO_CC_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO_CC_i_1_n_0,
      Q => \^do_cc\,
      R => SR
    );
\cc_count_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[22]\,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => \count_13d_srl_r_reg_n_0_[11]\,
      I3 => \count_24d_srl_r_reg[22]_0\,
      O => p_2_out(5)
    );
\cc_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_out(5),
      Q => p_1_in(4),
      R => '0'
    );
\cc_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_1_in(4),
      Q => p_1_in(3),
      R => '0'
    );
\cc_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_1_in(3),
      Q => p_1_in(2),
      R => '0'
    );
\cc_count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_1_in(2),
      Q => p_1_in(1),
      R => '0'
    );
\cc_count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_1_in(1),
      Q => p_1_in(0),
      R => '0'
    );
\cc_count_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_1_in(0),
      Q => \cc_count_r_reg_n_0_[5]\,
      R => '0'
    );
count_13d_flop_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[11]\,
      I1 => count_13d_flop_r_i_2_n_0,
      I2 => count_13d_flop_r_i_3_n_0,
      I3 => reset_r,
      O => count_13d_flop_r_i_1_n_0
    );
count_13d_flop_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[9]\,
      I1 => \count_13d_srl_r_reg_n_0_[8]\,
      I2 => \count_13d_srl_r_reg_n_0_[11]\,
      I3 => \count_13d_srl_r_reg_n_0_[10]\,
      I4 => \count_13d_srl_r_reg_n_0_[6]\,
      I5 => \count_13d_srl_r_reg_n_0_[7]\,
      O => count_13d_flop_r_i_2_n_0
    );
count_13d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[3]\,
      I1 => \count_13d_srl_r_reg_n_0_[2]\,
      I2 => \count_13d_srl_r_reg_n_0_[5]\,
      I3 => \count_13d_srl_r_reg_n_0_[4]\,
      I4 => \count_13d_srl_r_reg_n_0_[0]\,
      I5 => \count_13d_srl_r_reg_n_0_[1]\,
      O => count_13d_flop_r_i_3_n_0
    );
count_13d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_13d_flop_r_i_1_n_0,
      Q => count_13d_flop_r,
      R => SR
    );
\count_13d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_13d_flop_r,
      Q => \count_13d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_13d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[9]\,
      Q => \count_13d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_13d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[10]\,
      Q => \count_13d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_13d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[0]\,
      Q => \count_13d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_13d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[1]\,
      Q => \count_13d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_13d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[2]\,
      Q => \count_13d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_13d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[3]\,
      Q => \count_13d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_13d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[4]\,
      Q => \count_13d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_13d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[5]\,
      Q => \count_13d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_13d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[6]\,
      Q => \count_13d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_13d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[7]\,
      Q => \count_13d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_13d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[8]\,
      Q => \count_13d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
count_16d_flop_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[14]\,
      I1 => \count_13d_srl_r_reg_n_0_[11]\,
      I2 => count_16d_flop_r0,
      I3 => count_16d_flop_r,
      O => count_16d_flop_r_i_1_n_0
    );
count_16d_flop_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => count_16d_flop_r_i_3_n_0,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => reset_r,
      I3 => \count_16d_srl_r_reg_n_0_[12]\,
      I4 => \count_16d_srl_r_reg_n_0_[13]\,
      I5 => count_16d_flop_r_i_4_n_0,
      O => count_16d_flop_r0
    );
count_16d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[3]\,
      I1 => \count_16d_srl_r_reg_n_0_[2]\,
      I2 => \count_16d_srl_r_reg_n_0_[5]\,
      I3 => \count_16d_srl_r_reg_n_0_[4]\,
      I4 => \count_16d_srl_r_reg_n_0_[0]\,
      I5 => \count_16d_srl_r_reg_n_0_[1]\,
      O => count_16d_flop_r_i_3_n_0
    );
count_16d_flop_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[9]\,
      I1 => \count_16d_srl_r_reg_n_0_[8]\,
      I2 => \count_16d_srl_r_reg_n_0_[11]\,
      I3 => \count_16d_srl_r_reg_n_0_[10]\,
      I4 => \count_16d_srl_r_reg_n_0_[6]\,
      I5 => \count_16d_srl_r_reg_n_0_[7]\,
      O => count_16d_flop_r_i_4_n_0
    );
count_16d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_16d_flop_r_i_1_n_0,
      Q => count_16d_flop_r,
      R => SR
    );
\count_16d_srl_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[11]\,
      I1 => \count_24d_srl_r_reg[22]_0\,
      O => \count_16d_srl_r[0]_i_1_n_0\
    );
\count_16d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => count_16d_flop_r,
      Q => \count_16d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_16d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[9]\,
      Q => \count_16d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_16d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[10]\,
      Q => \count_16d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_16d_srl_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[11]\,
      Q => \count_16d_srl_r_reg_n_0_[12]\,
      R => '0'
    );
\count_16d_srl_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[12]\,
      Q => \count_16d_srl_r_reg_n_0_[13]\,
      R => '0'
    );
\count_16d_srl_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[13]\,
      Q => \count_16d_srl_r_reg_n_0_[14]\,
      R => '0'
    );
\count_16d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[0]\,
      Q => \count_16d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_16d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[1]\,
      Q => \count_16d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_16d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[2]\,
      Q => \count_16d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_16d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[3]\,
      Q => \count_16d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_16d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[4]\,
      Q => \count_16d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_16d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[5]\,
      Q => \count_16d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_16d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[6]\,
      Q => \count_16d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_16d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[7]\,
      Q => \count_16d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_16d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[8]\,
      Q => \count_16d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
count_24d_flop_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[22]\,
      I1 => \count_13d_srl_r_reg_n_0_[11]\,
      I2 => \count_16d_srl_r_reg_n_0_[14]\,
      I3 => count_24d_flop_r0,
      I4 => count_24d_flop_r,
      O => count_24d_flop_r_i_1_n_0
    );
count_24d_flop_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => count_24d_flop_r_i_3_n_0,
      I1 => count_24d_flop_r_i_4_n_0,
      I2 => count_24d_flop_r_i_5_n_0,
      I3 => count_24d_flop_r_i_6_n_0,
      O => count_24d_flop_r0
    );
count_24d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[9]\,
      I1 => \count_24d_srl_r_reg_n_0_[8]\,
      I2 => \count_24d_srl_r_reg_n_0_[11]\,
      I3 => \count_24d_srl_r_reg_n_0_[10]\,
      I4 => \count_24d_srl_r_reg_n_0_[6]\,
      I5 => \count_24d_srl_r_reg_n_0_[7]\,
      O => count_24d_flop_r_i_3_n_0
    );
count_24d_flop_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[21]\,
      I1 => \count_24d_srl_r_reg_n_0_[20]\,
      I2 => reset_r,
      I3 => \count_24d_srl_r_reg_n_0_[22]\,
      I4 => \count_24d_srl_r_reg_n_0_[18]\,
      I5 => \count_24d_srl_r_reg_n_0_[19]\,
      O => count_24d_flop_r_i_4_n_0
    );
count_24d_flop_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[15]\,
      I1 => \count_24d_srl_r_reg_n_0_[14]\,
      I2 => \count_24d_srl_r_reg_n_0_[17]\,
      I3 => \count_24d_srl_r_reg_n_0_[16]\,
      I4 => \count_24d_srl_r_reg_n_0_[12]\,
      I5 => \count_24d_srl_r_reg_n_0_[13]\,
      O => count_24d_flop_r_i_5_n_0
    );
count_24d_flop_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[3]\,
      I1 => \count_24d_srl_r_reg_n_0_[2]\,
      I2 => \count_24d_srl_r_reg_n_0_[5]\,
      I3 => \count_24d_srl_r_reg_n_0_[4]\,
      I4 => \count_24d_srl_r_reg_n_0_[0]\,
      I5 => \count_24d_srl_r_reg_n_0_[1]\,
      O => count_24d_flop_r_i_6_n_0
    );
count_24d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_24d_flop_r_i_1_n_0,
      Q => count_24d_flop_r,
      R => SR
    );
\count_24d_srl_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[11]\,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => \count_24d_srl_r_reg[22]_0\,
      O => count_24d_srl_r0
    );
\count_24d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => count_24d_flop_r,
      Q => \count_24d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_24d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[9]\,
      Q => \count_24d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_24d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[10]\,
      Q => \count_24d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_24d_srl_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[11]\,
      Q => \count_24d_srl_r_reg_n_0_[12]\,
      R => '0'
    );
\count_24d_srl_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[12]\,
      Q => \count_24d_srl_r_reg_n_0_[13]\,
      R => '0'
    );
\count_24d_srl_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[13]\,
      Q => \count_24d_srl_r_reg_n_0_[14]\,
      R => '0'
    );
\count_24d_srl_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[14]\,
      Q => \count_24d_srl_r_reg_n_0_[15]\,
      R => '0'
    );
\count_24d_srl_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[15]\,
      Q => \count_24d_srl_r_reg_n_0_[16]\,
      R => '0'
    );
\count_24d_srl_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[16]\,
      Q => \count_24d_srl_r_reg_n_0_[17]\,
      R => '0'
    );
\count_24d_srl_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[17]\,
      Q => \count_24d_srl_r_reg_n_0_[18]\,
      R => '0'
    );
\count_24d_srl_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[18]\,
      Q => \count_24d_srl_r_reg_n_0_[19]\,
      R => '0'
    );
\count_24d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[0]\,
      Q => \count_24d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_24d_srl_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[19]\,
      Q => \count_24d_srl_r_reg_n_0_[20]\,
      R => '0'
    );
\count_24d_srl_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[20]\,
      Q => \count_24d_srl_r_reg_n_0_[21]\,
      R => '0'
    );
\count_24d_srl_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[21]\,
      Q => \count_24d_srl_r_reg_n_0_[22]\,
      R => '0'
    );
\count_24d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[1]\,
      Q => \count_24d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_24d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[2]\,
      Q => \count_24d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_24d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[3]\,
      Q => \count_24d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_24d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[4]\,
      Q => \count_24d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_24d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[5]\,
      Q => \count_24d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_24d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[6]\,
      Q => \count_24d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_24d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[7]\,
      Q => \count_24d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_24d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[8]\,
      Q => \count_24d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
do_cc_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^do_cc\,
      I1 => extend_cc_r,
      O => do_cc_r_reg0
    );
reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => SR,
      Q => reset_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SYM_DEC is
  port (
    RX_SEP7_reg_0 : out STD_LOGIC;
    RX_SEP_reg_0 : out STD_LOGIC;
    illegal_btf_i : out STD_LOGIC;
    RX_IDLE_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remote_rdy_cntr_reg[0]_0\ : out STD_LOGIC;
    \remote_rdy_cntr_reg[2]_0\ : out STD_LOGIC;
    \remote_rdy_cntr_reg[1]_0\ : out STD_LOGIC;
    RX_IDLE_reg_1 : out STD_LOGIC;
    CHANNEL_UP_RX_IF_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch_empty_c1 : out STD_LOGIC;
    raw_data_c : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \RX_PE_DATA_reg[0]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    RX_SEP7_reg_1 : out STD_LOGIC;
    \RX_PE_DATA_V1__0\ : out STD_LOGIC;
    ILLEGAL_BTF_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    \RX_DATA_REG_reg[0]_0\ : in STD_LOGIC;
    RX_HEADER_1_REG_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_na_idles_cntr_reg[0]_0\ : in STD_LOGIC;
    RXDATAVALID_IN_REG : in STD_LOGIC;
    got_idles_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    RX_EOF_N_reg_inv : in STD_LOGIC;
    rx_sep_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_pe_data_v_c__0\ : in STD_LOGIC;
    rx_sep7_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \srlc32e0[4].SRLC32E_inst\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_sep_comb__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_DATA_REG_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rxdatavalid_to_ll_i : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SYM_DEC;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SYM_DEC is
  signal ILLEGAL_BTF0 : STD_LOGIC;
  signal \ILLEGAL_BTF_i_2__0_n_0\ : STD_LOGIC;
  signal \ILLEGAL_BTF_i_3__0_n_0\ : STD_LOGIC;
  signal ILLEGAL_BTF_i_4_n_0 : STD_LOGIC;
  signal \ILLEGAL_BTF_i_5__0_n_0\ : STD_LOGIC;
  signal ILLEGAL_BTF_i_6_n_0 : STD_LOGIC;
  signal \RX_IDLE_i_2__0_n_0\ : STD_LOGIC;
  signal \RX_IDLE_i_3__0_n_0\ : STD_LOGIC;
  signal \^rx_idle_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RX_NA_IDLE_i_2__0_n_0\ : STD_LOGIC;
  signal RX_NA_IDLE_reg_n_0 : STD_LOGIC;
  signal \RX_PE_DATA[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[0]_i_2_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[48]_i_2__0_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[48]_i_3_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[48]_i_4_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[49]_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[50]_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[51]_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[53]_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[54]_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[55]_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[56]_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[57]_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[57]_i_2_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[57]_i_3_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[58]_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[58]_i_2_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[58]_i_3_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[59]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[59]_i_2_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[59]_i_3_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[60]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[61]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[62]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[63]_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_SEP7_i_1__0_n_0\ : STD_LOGIC;
  signal \^rx_sep7_reg_0\ : STD_LOGIC;
  signal \RX_SEP_NB[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_SEP_NB[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \RX_SEP_NB[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \^rx_sep_reg_0\ : STD_LOGIC;
  signal \^ch_empty_c1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^raw_data_c\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \remote_rdy_cntr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_2_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \^remote_rdy_cntr_reg[0]_0\ : STD_LOGIC;
  signal \^remote_rdy_cntr_reg[1]_0\ : STD_LOGIC;
  signal \^remote_rdy_cntr_reg[2]_0\ : STD_LOGIC;
  signal remote_ready_det : STD_LOGIC;
  signal remote_ready_det0 : STD_LOGIC;
  signal remote_ready_det_i_2_n_0 : STD_LOGIC;
  signal rx_idle_c : STD_LOGIC;
  signal rx_na_idle_c : STD_LOGIC;
  signal \rx_na_idles_cntr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_na_idles_cntr_reg__0__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rx_sep_c : STD_LOGIC;
  signal rx_sep_nb_i : STD_LOGIC_VECTOR ( 3 to 5 );
  signal rxdata_s : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal sync_header_c : STD_LOGIC_VECTOR ( 0 to 1 );
  signal sync_header_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \sync_header_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sync_header_r[1]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RX_PE_DATA[48]_i_3\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \RX_PE_DATA[52]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \RX_PE_DATA[53]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \RX_PE_DATA[57]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \RX_PE_DATA[57]_i_3\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \RX_PE_DATA[58]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \RX_PE_DATA[58]_i_3\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \RX_PE_DATA[59]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \RX_PE_DATA[59]_i_3\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \RX_PE_DATA[61]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \RX_PE_DATA[62]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \RX_SEP7_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_3__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[1]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[0]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[1]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[2]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[3]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[4]_i_2__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \srlc32e0[0].SRLC32E_inst_i_6\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sync_header_r[0]_i_1__0\ : label is "soft_lutpair182";
begin
  RX_IDLE_reg_0(0) <= \^rx_idle_reg_0\(0);
  RX_SEP7_reg_0 <= \^rx_sep7_reg_0\;
  RX_SEP_reg_0 <= \^rx_sep_reg_0\;
  ch_empty_c1 <= \^ch_empty_c1\;
  raw_data_c(3 downto 0) <= \^raw_data_c\(3 downto 0);
  \remote_rdy_cntr_reg[0]_0\ <= \^remote_rdy_cntr_reg[0]_0\;
  \remote_rdy_cntr_reg[1]_0\ <= \^remote_rdy_cntr_reg[1]_0\;
  \remote_rdy_cntr_reg[2]_0\ <= \^remote_rdy_cntr_reg[2]_0\;
\ILLEGAL_BTF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => \ILLEGAL_BTF_i_2__0_n_0\,
      I1 => \ILLEGAL_BTF_i_3__0_n_0\,
      I2 => ILLEGAL_BTF_i_4_n_0,
      I3 => \ILLEGAL_BTF_i_5__0_n_0\,
      I4 => ILLEGAL_BTF_i_6_n_0,
      O => ILLEGAL_BTF0
    );
\ILLEGAL_BTF_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC8808C"
    )
        port map (
      I0 => p_0_in(5),
      I1 => ILLEGAL_BTF_i_6_n_0,
      I2 => p_0_in(7),
      I3 => p_0_in(4),
      I4 => p_0_in(6),
      O => \ILLEGAL_BTF_i_2__0_n_0\
    );
\ILLEGAL_BTF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8008800"
    )
        port map (
      I0 => \RX_PE_DATA[57]_i_2_n_0\,
      I1 => p_0_in(14),
      I2 => \RX_PE_DATA[58]_i_3_n_0\,
      I3 => \rx_na_idles_cntr_reg[0]_0\,
      I4 => p_0_in(15),
      I5 => \RX_PE_DATA[58]_i_2_n_0\,
      O => \ILLEGAL_BTF_i_3__0_n_0\
    );
ILLEGAL_BTF_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044F40000"
    )
        port map (
      I0 => p_0_in(15),
      I1 => \RX_IDLE_i_2__0_n_0\,
      I2 => \RX_PE_DATA[59]_i_3_n_0\,
      I3 => p_0_in(14),
      I4 => \rx_na_idles_cntr_reg[0]_0\,
      I5 => \RX_PE_DATA[58]_i_2_n_0\,
      O => ILLEGAL_BTF_i_4_n_0
    );
\ILLEGAL_BTF_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      O => \ILLEGAL_BTF_i_5__0_n_0\
    );
ILLEGAL_BTF_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \rx_na_idles_cntr_reg[0]_0\,
      I1 => p_0_in(14),
      I2 => p_0_in(15),
      I3 => sync_header_c(0),
      I4 => sync_header_c(1),
      I5 => RXDATAVALID_IN_REG,
      O => ILLEGAL_BTF_i_6_n_0
    );
ILLEGAL_BTF_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => ILLEGAL_BTF0,
      Q => illegal_btf_i,
      R => ILLEGAL_BTF_reg_0
    );
\RX_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(0),
      Q => rxdata_s(56),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(10),
      Q => rxdata_s(50),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(11),
      Q => rxdata_s(51),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(12),
      Q => rxdata_s(52),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(13),
      Q => rxdata_s(53),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(14),
      Q => rxdata_s(54),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(15),
      Q => rxdata_s(55),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(16),
      Q => rxdata_s(40),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(17),
      Q => rxdata_s(41),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(18),
      Q => rxdata_s(42),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(19),
      Q => rxdata_s(43),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(1),
      Q => rxdata_s(57),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(20),
      Q => rxdata_s(44),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(21),
      Q => rxdata_s(45),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(22),
      Q => rxdata_s(46),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(23),
      Q => rxdata_s(47),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(24),
      Q => rxdata_s(32),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(25),
      Q => rxdata_s(33),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(26),
      Q => rxdata_s(34),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(27),
      Q => rxdata_s(35),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(28),
      Q => rxdata_s(36),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(29),
      Q => rxdata_s(37),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(2),
      Q => rxdata_s(58),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(30),
      Q => rxdata_s(38),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(31),
      Q => rxdata_s(39),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(32),
      Q => rxdata_s(24),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(33),
      Q => rxdata_s(25),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(34),
      Q => rxdata_s(26),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(35),
      Q => rxdata_s(27),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(36),
      Q => rxdata_s(28),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(37),
      Q => rxdata_s(29),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(38),
      Q => rxdata_s(30),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(39),
      Q => rxdata_s(31),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(3),
      Q => rxdata_s(59),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(40),
      Q => rxdata_s(16),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(41),
      Q => rxdata_s(17),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(42),
      Q => rxdata_s(18),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(43),
      Q => rxdata_s(19),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(44),
      Q => rxdata_s(20),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(45),
      Q => rxdata_s(21),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(46),
      Q => rxdata_s(22),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(47),
      Q => rxdata_s(23),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(48),
      Q => p_0_in(0),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(49),
      Q => p_0_in(1),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(4),
      Q => rxdata_s(60),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(50),
      Q => p_0_in(2),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(51),
      Q => p_0_in(3),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(52),
      Q => p_0_in(4),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(53),
      Q => p_0_in(5),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(54),
      Q => p_0_in(6),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(55),
      Q => p_0_in(7),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(56),
      Q => p_0_in(8),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(57),
      Q => p_0_in(9),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(58),
      Q => p_0_in(10),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(59),
      Q => p_0_in(11),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(5),
      Q => rxdata_s(61),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(60),
      Q => p_0_in(12),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(61),
      Q => p_0_in(13),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(62),
      Q => p_0_in(14),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(63),
      Q => p_0_in(15),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(6),
      Q => rxdata_s(62),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(7),
      Q => rxdata_s(63),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(8),
      Q => rxdata_s(48),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(9),
      Q => rxdata_s(49),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_EOF_N_inv_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80000"
    )
        port map (
      I0 => RX_EOF_N_reg_inv,
      I1 => \^rx_sep_reg_0\,
      I2 => rx_sep_i(0),
      I3 => \rx_pe_data_v_c__0\,
      I4 => \^ch_empty_c1\,
      O => CHANNEL_UP_RX_IF_reg(0)
    );
RX_EOF_N_inv_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E1F1"
    )
        port map (
      I0 => \^rx_sep_reg_0\,
      I1 => \^rx_sep7_reg_0\,
      I2 => \rx_sep_comb__1\(0),
      I3 => \srlc32e0[4].SRLC32E_inst\(2),
      I4 => \^raw_data_c\(0),
      I5 => \^raw_data_c\(1),
      O => \^ch_empty_c1\
    );
RX_HEADER_0_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RX_HEADER_1_REG_reg_0(0),
      Q => sync_header_c(1),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_HEADER_1_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RX_HEADER_1_REG_reg_0(1),
      Q => sync_header_c(0),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_IDLE_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \RX_PE_DATA[57]_i_2_n_0\,
      I1 => \ILLEGAL_BTF_i_5__0_n_0\,
      I2 => p_0_in(7),
      I3 => p_0_in(6),
      I4 => \RX_IDLE_i_2__0_n_0\,
      I5 => \RX_IDLE_i_3__0_n_0\,
      O => rx_idle_c
    );
\RX_IDLE_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(8),
      I2 => p_0_in(11),
      O => \RX_IDLE_i_2__0_n_0\
    );
\RX_IDLE_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => p_0_in(14),
      I1 => p_0_in(15),
      I2 => p_0_in(4),
      I3 => p_0_in(5),
      I4 => sync_header_c(0),
      I5 => sync_header_c(1),
      O => \RX_IDLE_i_3__0_n_0\
    );
RX_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_idle_c,
      Q => \^rx_idle_reg_0\(0),
      R => ILLEGAL_BTF_reg_0
    );
\RX_NA_IDLE_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => \ILLEGAL_BTF_i_5__0_n_0\,
      I3 => \RX_PE_DATA[59]_i_2_n_0\,
      I4 => \RX_NA_IDLE_i_2__0_n_0\,
      I5 => \RX_PE_DATA[57]_i_2_n_0\,
      O => rx_na_idle_c
    );
\RX_NA_IDLE_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(5),
      I2 => p_0_in(14),
      I3 => p_0_in(11),
      I4 => p_0_in(8),
      I5 => p_0_in(12),
      O => \RX_NA_IDLE_i_2__0_n_0\
    );
RX_NA_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_na_idle_c,
      Q => RX_NA_IDLE_reg_n_0,
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFEFFF"
    )
        port map (
      I0 => \RX_PE_DATA[0]_i_2_n_0\,
      I1 => ILLEGAL_BTF_reg_0,
      I2 => RXDATAVALID_IN_REG,
      I3 => sync_header_c(1),
      I4 => sync_header_c(0),
      O => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0E000F000E"
    )
        port map (
      I0 => \RX_PE_DATA[59]_i_3_n_0\,
      I1 => \RX_IDLE_i_2__0_n_0\,
      I2 => sync_header_c(1),
      I3 => p_0_in(15),
      I4 => p_0_in(14),
      I5 => \RX_PE_DATA[48]_i_3_n_0\,
      O => \RX_PE_DATA[0]_i_2_n_0\
    );
\RX_PE_DATA[48]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFFFCFFF7F"
    )
        port map (
      I0 => p_0_in(15),
      I1 => sync_header_c(0),
      I2 => RXDATAVALID_IN_REG,
      I3 => ILLEGAL_BTF_reg_0,
      I4 => sync_header_c(1),
      I5 => \RX_PE_DATA[48]_i_3_n_0\,
      O => \RX_PE_DATA[48]_i_1__0_n_0\
    );
\RX_PE_DATA[48]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => \RX_PE_DATA[48]_i_4_n_0\,
      I1 => p_0_in(9),
      I2 => p_0_in(13),
      I3 => p_0_in(10),
      I4 => p_0_in(7),
      O => \RX_PE_DATA[48]_i_2__0_n_0\
    );
\RX_PE_DATA[48]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => p_0_in(8),
      I1 => p_0_in(12),
      I2 => p_0_in(11),
      I3 => p_0_in(14),
      I4 => \RX_PE_DATA[57]_i_2_n_0\,
      O => \RX_PE_DATA[48]_i_3_n_0\
    );
\RX_PE_DATA[48]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => p_0_in(14),
      I1 => RXDATAVALID_IN_REG,
      I2 => sync_header_c(1),
      I3 => sync_header_c(0),
      I4 => p_0_in(15),
      I5 => \RX_IDLE_i_2__0_n_0\,
      O => \RX_PE_DATA[48]_i_4_n_0\
    );
\RX_PE_DATA[49]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => \RX_PE_DATA[48]_i_4_n_0\,
      I1 => p_0_in(9),
      I2 => p_0_in(13),
      I3 => p_0_in(10),
      I4 => p_0_in(6),
      O => \RX_PE_DATA[49]_i_1__0_n_0\
    );
\RX_PE_DATA[50]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => \RX_PE_DATA[48]_i_4_n_0\,
      I1 => p_0_in(9),
      I2 => p_0_in(13),
      I3 => p_0_in(10),
      I4 => p_0_in(5),
      O => \RX_PE_DATA[50]_i_1__0_n_0\
    );
\RX_PE_DATA[51]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => \RX_PE_DATA[48]_i_4_n_0\,
      I1 => p_0_in(9),
      I2 => p_0_in(13),
      I3 => p_0_in(10),
      I4 => p_0_in(4),
      O => \RX_PE_DATA[51]_i_1__0_n_0\
    );
\RX_PE_DATA[52]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => \RX_PE_DATA[48]_i_4_n_0\,
      I1 => p_0_in(9),
      I2 => p_0_in(13),
      I3 => p_0_in(10),
      I4 => p_0_in(3),
      O => \RX_PE_DATA[52]_i_1__0_n_0\
    );
\RX_PE_DATA[53]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => \RX_PE_DATA[48]_i_4_n_0\,
      I1 => p_0_in(9),
      I2 => p_0_in(13),
      I3 => p_0_in(10),
      I4 => p_0_in(2),
      O => \RX_PE_DATA[53]_i_1__0_n_0\
    );
\RX_PE_DATA[54]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => \RX_PE_DATA[48]_i_4_n_0\,
      I1 => p_0_in(9),
      I2 => p_0_in(13),
      I3 => p_0_in(10),
      I4 => p_0_in(1),
      O => \RX_PE_DATA[54]_i_1__0_n_0\
    );
\RX_PE_DATA[55]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => \RX_PE_DATA[48]_i_4_n_0\,
      I1 => p_0_in(9),
      I2 => p_0_in(13),
      I3 => p_0_in(10),
      I4 => p_0_in(0),
      O => \RX_PE_DATA[55]_i_1__0_n_0\
    );
\RX_PE_DATA[56]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => ILLEGAL_BTF_reg_0,
      I1 => RXDATAVALID_IN_REG,
      I2 => sync_header_c(0),
      I3 => sync_header_c(1),
      O => \RX_PE_DATA[56]_i_1__0_n_0\
    );
\RX_PE_DATA[57]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00000000"
    )
        port map (
      I0 => \RX_PE_DATA[57]_i_2_n_0\,
      I1 => \RX_PE_DATA[57]_i_3_n_0\,
      I2 => p_0_in(12),
      I3 => p_0_in(11),
      I4 => p_0_in(8),
      I5 => p_0_in(14),
      O => \RX_PE_DATA[57]_i_1__0_n_0\
    );
\RX_PE_DATA[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => p_0_in(10),
      I1 => p_0_in(9),
      I2 => p_0_in(13),
      O => \RX_PE_DATA[57]_i_2_n_0\
    );
\RX_PE_DATA[57]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => RXDATAVALID_IN_REG,
      I1 => sync_header_c(1),
      I2 => sync_header_c(0),
      I3 => p_0_in(15),
      O => \RX_PE_DATA[57]_i_3_n_0\
    );
\RX_PE_DATA[58]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFD0000"
    )
        port map (
      I0 => p_0_in(15),
      I1 => \RX_PE_DATA[58]_i_2_n_0\,
      I2 => p_0_in(10),
      I3 => p_0_in(9),
      I4 => p_0_in(13),
      I5 => \RX_PE_DATA[58]_i_3_n_0\,
      O => \RX_PE_DATA[58]_i_1__0_n_0\
    );
\RX_PE_DATA[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => sync_header_c(0),
      I1 => sync_header_c(1),
      I2 => RXDATAVALID_IN_REG,
      O => \RX_PE_DATA[58]_i_2_n_0\
    );
\RX_PE_DATA[58]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => p_0_in(14),
      I1 => p_0_in(11),
      I2 => p_0_in(12),
      I3 => p_0_in(8),
      O => \RX_PE_DATA[58]_i_3_n_0\
    );
\RX_PE_DATA[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F0D0"
    )
        port map (
      I0 => p_0_in(11),
      I1 => p_0_in(8),
      I2 => p_0_in(12),
      I3 => p_0_in(14),
      I4 => \RX_PE_DATA[59]_i_2_n_0\,
      I5 => \RX_PE_DATA[59]_i_3_n_0\,
      O => \RX_PE_DATA[59]_i_1_n_0\
    );
\RX_PE_DATA[59]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => RXDATAVALID_IN_REG,
      I1 => sync_header_c(1),
      I2 => sync_header_c(0),
      I3 => p_0_in(15),
      O => \RX_PE_DATA[59]_i_2_n_0\
    );
\RX_PE_DATA[59]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => p_0_in(10),
      I1 => p_0_in(13),
      I2 => p_0_in(9),
      O => \RX_PE_DATA[59]_i_3_n_0\
    );
\RX_PE_DATA[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FE00FF00FF00"
    )
        port map (
      I0 => p_0_in(14),
      I1 => \RX_PE_DATA[59]_i_2_n_0\,
      I2 => \RX_PE_DATA[59]_i_3_n_0\,
      I3 => p_0_in(11),
      I4 => p_0_in(8),
      I5 => p_0_in(12),
      O => \RX_PE_DATA[60]_i_1_n_0\
    );
\RX_PE_DATA[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0B0"
    )
        port map (
      I0 => p_0_in(13),
      I1 => p_0_in(9),
      I2 => p_0_in(10),
      I3 => \RX_PE_DATA[48]_i_4_n_0\,
      O => \RX_PE_DATA[61]_i_1_n_0\
    );
\RX_PE_DATA[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C8CC"
    )
        port map (
      I0 => \RX_PE_DATA[48]_i_4_n_0\,
      I1 => p_0_in(9),
      I2 => p_0_in(13),
      I3 => p_0_in(10),
      O => \RX_PE_DATA[62]_i_1_n_0\
    );
\RX_PE_DATA[63]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E0F0F0F0F0"
    )
        port map (
      I0 => \RX_PE_DATA[57]_i_3_n_0\,
      I1 => \RX_PE_DATA[57]_i_2_n_0\,
      I2 => p_0_in(8),
      I3 => p_0_in(12),
      I4 => p_0_in(11),
      I5 => p_0_in(14),
      O => \RX_PE_DATA[63]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(63),
      Q => \RX_PE_DATA_reg[0]_0\(63),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(53),
      Q => \RX_PE_DATA_reg[0]_0\(53),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(52),
      Q => \RX_PE_DATA_reg[0]_0\(52),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(51),
      Q => \RX_PE_DATA_reg[0]_0\(51),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(50),
      Q => \RX_PE_DATA_reg[0]_0\(50),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(49),
      Q => \RX_PE_DATA_reg[0]_0\(49),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(48),
      Q => \RX_PE_DATA_reg[0]_0\(48),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(47),
      Q => \RX_PE_DATA_reg[0]_0\(47),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(46),
      Q => \RX_PE_DATA_reg[0]_0\(46),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(45),
      Q => \RX_PE_DATA_reg[0]_0\(45),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(44),
      Q => \RX_PE_DATA_reg[0]_0\(44),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(62),
      Q => \RX_PE_DATA_reg[0]_0\(62),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(43),
      Q => \RX_PE_DATA_reg[0]_0\(43),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(42),
      Q => \RX_PE_DATA_reg[0]_0\(42),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(41),
      Q => \RX_PE_DATA_reg[0]_0\(41),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(40),
      Q => \RX_PE_DATA_reg[0]_0\(40),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(39),
      Q => \RX_PE_DATA_reg[0]_0\(39),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(38),
      Q => \RX_PE_DATA_reg[0]_0\(38),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(37),
      Q => \RX_PE_DATA_reg[0]_0\(37),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(36),
      Q => \RX_PE_DATA_reg[0]_0\(36),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(35),
      Q => \RX_PE_DATA_reg[0]_0\(35),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(34),
      Q => \RX_PE_DATA_reg[0]_0\(34),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(61),
      Q => \RX_PE_DATA_reg[0]_0\(61),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(33),
      Q => \RX_PE_DATA_reg[0]_0\(33),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(32),
      Q => \RX_PE_DATA_reg[0]_0\(32),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(31),
      Q => \RX_PE_DATA_reg[0]_0\(31),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(30),
      Q => \RX_PE_DATA_reg[0]_0\(30),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(29),
      Q => \RX_PE_DATA_reg[0]_0\(29),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(28),
      Q => \RX_PE_DATA_reg[0]_0\(28),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(27),
      Q => \RX_PE_DATA_reg[0]_0\(27),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(26),
      Q => \RX_PE_DATA_reg[0]_0\(26),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(25),
      Q => \RX_PE_DATA_reg[0]_0\(25),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(24),
      Q => \RX_PE_DATA_reg[0]_0\(24),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(60),
      Q => \RX_PE_DATA_reg[0]_0\(60),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(23),
      Q => \RX_PE_DATA_reg[0]_0\(23),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(22),
      Q => \RX_PE_DATA_reg[0]_0\(22),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(21),
      Q => \RX_PE_DATA_reg[0]_0\(21),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(20),
      Q => \RX_PE_DATA_reg[0]_0\(20),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(19),
      Q => \RX_PE_DATA_reg[0]_0\(19),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(18),
      Q => \RX_PE_DATA_reg[0]_0\(18),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(17),
      Q => \RX_PE_DATA_reg[0]_0\(17),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(16),
      Q => \RX_PE_DATA_reg[0]_0\(16),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[48]_i_2__0_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(15),
      R => \RX_PE_DATA[48]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[49]_i_1__0_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(14),
      R => \RX_PE_DATA[48]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(59),
      Q => \RX_PE_DATA_reg[0]_0\(59),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[50]_i_1__0_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(13),
      R => \RX_PE_DATA[48]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[51]_i_1__0_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(12),
      R => \RX_PE_DATA[48]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[52]_i_1__0_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(11),
      R => \RX_PE_DATA[48]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[53]_i_1__0_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(10),
      R => \RX_PE_DATA[48]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[54]_i_1__0_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(9),
      R => \RX_PE_DATA[48]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[55]_i_1__0_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(8),
      R => \RX_PE_DATA[48]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(15),
      Q => \RX_PE_DATA_reg[0]_0\(7),
      R => \RX_PE_DATA[56]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[57]_i_1__0_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(6),
      R => \RX_PE_DATA[56]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[58]_i_1__0_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(5),
      R => \RX_PE_DATA[56]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[59]_i_1_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(4),
      R => \RX_PE_DATA[56]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(58),
      Q => \RX_PE_DATA_reg[0]_0\(58),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[60]_i_1_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(3),
      R => \RX_PE_DATA[56]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[61]_i_1_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(2),
      R => \RX_PE_DATA[56]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[62]_i_1_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(1),
      R => \RX_PE_DATA[56]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[63]_i_1__0_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(0),
      R => \RX_PE_DATA[56]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(57),
      Q => \RX_PE_DATA_reg[0]_0\(57),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(56),
      Q => \RX_PE_DATA_reg[0]_0\(56),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(55),
      Q => \RX_PE_DATA_reg[0]_0\(55),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(54),
      Q => \RX_PE_DATA_reg[0]_0\(54),
      R => \RX_PE_DATA[0]_i_1__0_n_0\
    );
\RX_SEP7_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \RX_PE_DATA[48]_i_3_n_0\,
      I1 => p_0_in(15),
      I2 => sync_header_c(0),
      I3 => sync_header_c(1),
      I4 => RXDATAVALID_IN_REG,
      O => \RX_SEP7_i_1__0_n_0\
    );
RX_SEP7_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_SEP7_i_1__0_n_0\,
      Q => \^rx_sep7_reg_0\,
      R => ILLEGAL_BTF_reg_0
    );
\RX_SEP_NB[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => \RX_PE_DATA[48]_i_4_n_0\,
      I1 => p_0_in(9),
      I2 => p_0_in(13),
      I3 => p_0_in(10),
      I4 => p_0_in(2),
      I5 => \RX_SEP7_i_1__0_n_0\,
      O => \RX_SEP_NB[0]_i_1__0_n_0\
    );
\RX_SEP_NB[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => \RX_PE_DATA[48]_i_4_n_0\,
      I1 => p_0_in(9),
      I2 => p_0_in(13),
      I3 => p_0_in(10),
      I4 => p_0_in(1),
      I5 => \RX_SEP7_i_1__0_n_0\,
      O => \RX_SEP_NB[1]_i_1__0_n_0\
    );
\RX_SEP_NB[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => \RX_PE_DATA[48]_i_4_n_0\,
      I1 => p_0_in(9),
      I2 => p_0_in(13),
      I3 => p_0_in(10),
      I4 => p_0_in(0),
      I5 => \RX_SEP7_i_1__0_n_0\,
      O => \RX_SEP_NB[2]_i_1__0_n_0\
    );
\RX_SEP_NB_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_SEP_NB[0]_i_1__0_n_0\,
      Q => rx_sep_nb_i(3),
      R => ILLEGAL_BTF_reg_0
    );
\RX_SEP_NB_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_SEP_NB[1]_i_1__0_n_0\,
      Q => rx_sep_nb_i(4),
      R => ILLEGAL_BTF_reg_0
    );
\RX_SEP_NB_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_SEP_NB[2]_i_1__0_n_0\,
      Q => rx_sep_nb_i(5),
      R => ILLEGAL_BTF_reg_0
    );
\RX_SEP_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \RX_PE_DATA[48]_i_4_n_0\,
      I1 => p_0_in(9),
      I2 => p_0_in(13),
      I3 => p_0_in(10),
      O => rx_sep_c
    );
RX_SEP_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_sep_c,
      Q => \^rx_sep_reg_0\,
      R => ILLEGAL_BTF_reg_0
    );
any_idles_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rx_idle_reg_0\(0),
      I1 => got_idles_i(0),
      O => RX_IDLE_reg_1
    );
\remote_rdy_cntr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => remote_ready_det,
      I1 => \^remote_rdy_cntr_reg[1]_0\,
      I2 => \^remote_rdy_cntr_reg[2]_0\,
      I3 => \^remote_rdy_cntr_reg[0]_0\,
      I4 => \remote_rdy_cntr[0]_i_2_n_0\,
      O => \remote_rdy_cntr[0]_i_1__0_n_0\
    );
\remote_rdy_cntr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004000FFFFFFFF"
    )
        port map (
      I0 => \remote_rdy_cntr[0]_i_3__0_n_0\,
      I1 => \^remote_rdy_cntr_reg[0]_0\,
      I2 => \^remote_rdy_cntr_reg[2]_0\,
      I3 => \^remote_rdy_cntr_reg[1]_0\,
      I4 => \rx_na_idles_cntr_reg__0__0\(4),
      I5 => \rx_na_idles_cntr_reg[0]_0\,
      O => \remote_rdy_cntr[0]_i_2_n_0\
    );
\remote_rdy_cntr[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \rx_na_idles_cntr_reg__0__0\(2),
      I1 => \rx_na_idles_cntr_reg__0__0\(0),
      I2 => \rx_na_idles_cntr_reg__0__0\(1),
      I3 => \rx_na_idles_cntr_reg__0__0\(3),
      O => \remote_rdy_cntr[0]_i_3__0_n_0\
    );
\remote_rdy_cntr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EC6C"
    )
        port map (
      I0 => remote_ready_det,
      I1 => \^remote_rdy_cntr_reg[1]_0\,
      I2 => \^remote_rdy_cntr_reg[2]_0\,
      I3 => \^remote_rdy_cntr_reg[0]_0\,
      I4 => \remote_rdy_cntr[0]_i_2_n_0\,
      O => \remote_rdy_cntr[1]_i_1__0_n_0\
    );
\remote_rdy_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D5AA"
    )
        port map (
      I0 => \^remote_rdy_cntr_reg[2]_0\,
      I1 => \^remote_rdy_cntr_reg[0]_0\,
      I2 => \^remote_rdy_cntr_reg[1]_0\,
      I3 => remote_ready_det,
      I4 => \remote_rdy_cntr[0]_i_2_n_0\,
      O => \remote_rdy_cntr[2]_i_1__0_n_0\
    );
\remote_rdy_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \remote_rdy_cntr[0]_i_1__0_n_0\,
      Q => \^remote_rdy_cntr_reg[0]_0\,
      R => '0'
    );
\remote_rdy_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \remote_rdy_cntr[1]_i_1__0_n_0\,
      Q => \^remote_rdy_cntr_reg[1]_0\,
      R => '0'
    );
\remote_rdy_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \remote_rdy_cntr[2]_i_1__0_n_0\,
      Q => \^remote_rdy_cntr_reg[2]_0\,
      R => '0'
    );
\remote_ready_det_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => ILLEGAL_BTF_i_6_n_0,
      I1 => remote_ready_det_i_2_n_0,
      I2 => p_0_in(2),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => remote_ready_det0
    );
remote_ready_det_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \RX_IDLE_i_2__0_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      I4 => p_0_in(6),
      I5 => \RX_PE_DATA[57]_i_2_n_0\,
      O => remote_ready_det_i_2_n_0
    );
remote_ready_det_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => remote_ready_det0,
      Q => remote_ready_det,
      R => ILLEGAL_BTF_reg_0
    );
\rx_na_idles_cntr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_na_idles_cntr_reg__0__0\(0),
      O => \p_0_in__0\(0)
    );
\rx_na_idles_cntr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rx_na_idles_cntr_reg__0__0\(0),
      I1 => \rx_na_idles_cntr_reg__0__0\(1),
      O => \p_0_in__0\(1)
    );
\rx_na_idles_cntr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rx_na_idles_cntr_reg__0__0\(1),
      I1 => \rx_na_idles_cntr_reg__0__0\(0),
      I2 => \rx_na_idles_cntr_reg__0__0\(2),
      O => \p_0_in__0\(2)
    );
\rx_na_idles_cntr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \rx_na_idles_cntr_reg__0__0\(2),
      I1 => \rx_na_idles_cntr_reg__0__0\(0),
      I2 => \rx_na_idles_cntr_reg__0__0\(1),
      I3 => \rx_na_idles_cntr_reg__0__0\(3),
      O => \p_0_in__0\(3)
    );
\rx_na_idles_cntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^remote_rdy_cntr_reg[0]_0\,
      I1 => \^remote_rdy_cntr_reg[2]_0\,
      I2 => \^remote_rdy_cntr_reg[1]_0\,
      I3 => \rx_na_idles_cntr_reg[0]_0\,
      O => \rx_na_idles_cntr[4]_i_1__0_n_0\
    );
\rx_na_idles_cntr[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \rx_na_idles_cntr_reg__0__0\(3),
      I1 => \rx_na_idles_cntr_reg__0__0\(1),
      I2 => \rx_na_idles_cntr_reg__0__0\(0),
      I3 => \rx_na_idles_cntr_reg__0__0\(2),
      I4 => \rx_na_idles_cntr_reg__0__0\(4),
      O => \p_0_in__0\(4)
    );
\rx_na_idles_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(0),
      Q => \rx_na_idles_cntr_reg__0__0\(0),
      R => \rx_na_idles_cntr[4]_i_1__0_n_0\
    );
\rx_na_idles_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(1),
      Q => \rx_na_idles_cntr_reg__0__0\(1),
      R => \rx_na_idles_cntr[4]_i_1__0_n_0\
    );
\rx_na_idles_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(2),
      Q => \rx_na_idles_cntr_reg__0__0\(2),
      R => \rx_na_idles_cntr[4]_i_1__0_n_0\
    );
\rx_na_idles_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(3),
      Q => \rx_na_idles_cntr_reg__0__0\(3),
      R => \rx_na_idles_cntr[4]_i_1__0_n_0\
    );
\rx_na_idles_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(4),
      Q => \rx_na_idles_cntr_reg__0__0\(4),
      R => \rx_na_idles_cntr[4]_i_1__0_n_0\
    );
\srlc32e0[0].SRLC32E_inst_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync_header_r(0),
      I1 => sync_header_r(1),
      I2 => rxdatavalid_to_ll_i(0),
      O => \RX_PE_DATA_V1__0\
    );
\srlc32e0[0].SRLC32E_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEE0"
    )
        port map (
      I0 => \^rx_sep7_reg_0\,
      I1 => \^rx_sep_reg_0\,
      I2 => rx_sep_nb_i(4),
      I3 => rx_sep_nb_i(3),
      I4 => rx_sep_nb_i(5),
      O => RX_SEP7_reg_1
    );
\srlc32e0[2].SRLC32E_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030303A8000000A8"
    )
        port map (
      I0 => rx_sep_nb_i(5),
      I1 => \^rx_sep_reg_0\,
      I2 => \^rx_sep7_reg_0\,
      I3 => rx_sep7_i(0),
      I4 => rx_sep_i(0),
      I5 => \srlc32e0[4].SRLC32E_inst\(0),
      O => \^raw_data_c\(0)
    );
\srlc32e0[3].SRLC32E_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030303A8000000A8"
    )
        port map (
      I0 => rx_sep_nb_i(4),
      I1 => \^rx_sep_reg_0\,
      I2 => \^rx_sep7_reg_0\,
      I3 => rx_sep7_i(0),
      I4 => rx_sep_i(0),
      I5 => \srlc32e0[4].SRLC32E_inst\(1),
      O => \^raw_data_c\(1)
    );
\srlc32e0[4].SRLC32E_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030303A8000000A8"
    )
        port map (
      I0 => rx_sep_nb_i(3),
      I1 => \^rx_sep_reg_0\,
      I2 => \^rx_sep7_reg_0\,
      I3 => rx_sep7_i(0),
      I4 => rx_sep_i(0),
      I5 => \srlc32e0[4].SRLC32E_inst\(2),
      O => \^raw_data_c\(2)
    );
\srlc32e0[5].SRLC32E_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => \^rx_sep7_reg_0\,
      I1 => \^rx_sep_reg_0\,
      I2 => rx_sep7_i(0),
      I3 => rx_sep_i(0),
      O => \^raw_data_c\(3)
    );
\sync_header_r[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sync_header_c(0),
      I1 => RXDATAVALID_IN_REG,
      I2 => sync_header_r(0),
      O => \sync_header_r[0]_i_1__0_n_0\
    );
\sync_header_r[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sync_header_c(1),
      I1 => RXDATAVALID_IN_REG,
      I2 => sync_header_r(1),
      O => \sync_header_r[1]_i_1__0_n_0\
    );
\sync_header_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \sync_header_r[0]_i_1__0_n_0\,
      Q => sync_header_r(0),
      R => ILLEGAL_BTF_reg_0
    );
\sync_header_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \sync_header_r[1]_i_1__0_n_0\,
      Q => sync_header_r(1),
      R => ILLEGAL_BTF_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SYM_DEC_8 is
  port (
    RX_SEP7_reg_0 : out STD_LOGIC;
    RX_SEP_reg_0 : out STD_LOGIC;
    illegal_btf_i : out STD_LOGIC;
    got_idles_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXDATAVALID_IN_REG_reg_0 : out STD_LOGIC;
    rxdatavalid_to_ll_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe1_rx_pdu_in_progress_c : out STD_LOGIC;
    raw_data_c : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CHANNEL_UP_RX_IF_reg : out STD_LOGIC;
    pipelined_cmd_valid_r_reg : out STD_LOGIC;
    RX_SEP7_reg_1 : out STD_LOGIC;
    \rx_sep_comb__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipelined_cmd_valid_r_reg_0 : out STD_LOGIC;
    pipelined_cmd_valid_r_reg_1 : out STD_LOGIC;
    pipelined_cmd_valid_r_reg_2 : out STD_LOGIC;
    \remote_rdy_cntr_reg[2]_0\ : out STD_LOGIC;
    \RX_PE_DATA_reg[0]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \RX_SEP_NB_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    RX_IDLE_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    \RX_DATA_REG_reg[0]_0\ : in STD_LOGIC;
    DOP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXDATAVALID_IN_REG_reg_1 : in STD_LOGIC;
    \rx_na_idles_cntr_reg[0]_0\ : in STD_LOGIC;
    rx_src_rdy_n_r_reg : in STD_LOGIC;
    execute_pipelined_cmd_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    execute_pipelined_cmd_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    execute_pipelined_cmd_r_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch_empty_c1 : in STD_LOGIC;
    execute_pipelined_cmd_r_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_PE_DATA_V1__0\ : in STD_LOGIC;
    RX_EOF_N_inv_i_4 : in STD_LOGIC;
    execute_pipelined_cmd_r_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    raw_data_r_0 : in STD_LOGIC;
    raw_data_r_1 : in STD_LOGIC;
    execute_current_cmd_r_reg : in STD_LOGIC;
    execute_pipelined_cmd_r_reg_4 : in STD_LOGIC;
    remote_rdy_cntr : in STD_LOGIC_VECTOR ( 0 to 2 );
    DO : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SYM_DEC_8 : entity is "Aurora_64B_Framing_lane2_Y0Y1_SYM_DEC";
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SYM_DEC_8;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SYM_DEC_8 is
  signal \^channel_up_rx_if_reg\ : STD_LOGIC;
  signal ILLEGAL_BTF0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_2_n_0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_3_n_0 : STD_LOGIC;
  signal \ILLEGAL_BTF_i_4__0_n_0\ : STD_LOGIC;
  signal ILLEGAL_BTF_i_5_n_0 : STD_LOGIC;
  signal \^rxdatavalid_in_reg_reg_0\ : STD_LOGIC;
  signal RX_CC_i_2_n_0 : STD_LOGIC;
  signal RX_IDLE_i_2_n_0 : STD_LOGIC;
  signal RX_IDLE_i_3_n_0 : STD_LOGIC;
  signal RX_NA_IDLE_i_2_n_0 : STD_LOGIC;
  signal RX_NA_IDLE_i_3_n_0 : STD_LOGIC;
  signal RX_NA_IDLE_i_4_n_0 : STD_LOGIC;
  signal RX_NA_IDLE_reg_n_0 : STD_LOGIC;
  signal \RX_PE_DATA[0]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[48]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[48]_i_2_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[49]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[50]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[51]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[52]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[53]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[54]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[55]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[56]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[56]_i_2_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[57]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[58]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[63]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA_V1__0_0\ : STD_LOGIC;
  signal RX_SEP7_i_1_n_0 : STD_LOGIC;
  signal RX_SEP7_i_2_n_0 : STD_LOGIC;
  signal RX_SEP7_i_3_n_0 : STD_LOGIC;
  signal \^rx_sep7_reg_0\ : STD_LOGIC;
  signal \^rx_sep7_reg_1\ : STD_LOGIC;
  signal \RX_SEP_NB[0]_i_1_n_0\ : STD_LOGIC;
  signal \RX_SEP_NB[1]_i_1_n_0\ : STD_LOGIC;
  signal \RX_SEP_NB[2]_i_1_n_0\ : STD_LOGIC;
  signal \^rx_sep_nb_reg[0]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RX_SEP_i_2_n_0 : STD_LOGIC;
  signal \^rx_sep_reg_0\ : STD_LOGIC;
  signal got_cc_i_1 : STD_LOGIC;
  signal \^got_idles_i\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^raw_data_c\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \remote_rdy_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal remote_rdy_cntr_0 : STD_LOGIC_VECTOR ( 0 to 2 );
  signal remote_ready_det : STD_LOGIC;
  signal remote_ready_det0 : STD_LOGIC;
  signal rx_cc_c : STD_LOGIC;
  signal rx_idle_c : STD_LOGIC;
  signal \rx_ll_i/rx_ll_datapath_i/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rx_ll_i/rx_ll_datapath_i/rx_src_rdy_n_r0__3\ : STD_LOGIC;
  signal rx_na_idle_c : STD_LOGIC;
  signal \rx_na_idles_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \rx_na_idles_cntr_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rx_sep_c : STD_LOGIC;
  signal rxdata_s : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \^rxdatavalid_to_ll_i\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \srlc32e0[0].SRLC32E_inst_i_5_n_0\ : STD_LOGIC;
  signal sync_header_c : STD_LOGIC_VECTOR ( 0 to 1 );
  signal sync_header_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \sync_header_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \sync_header_r[1]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ILLEGAL_BTF_i_2 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ILLEGAL_BTF_i_4__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of RX_EOF_N_inv_i_9 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of RX_IDLE_i_1 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of RX_IDLE_i_3 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of RX_NA_IDLE_i_4 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \RX_PE_DATA[48]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \RX_PE_DATA[49]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \RX_PE_DATA[50]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \RX_PE_DATA[51]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \RX_PE_DATA[52]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \RX_PE_DATA[53]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \RX_PE_DATA[54]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \RX_PE_DATA[55]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \RX_PE_DATA[56]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \RX_PE_DATA[57]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \RX_PE_DATA[58]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \RX_PE_DATA[63]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of RX_SEP7_i_2 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \RX_SEP_NB[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \RX_SEP_NB[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \RX_SEP_NB[2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of RX_SEP_i_2 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of remote_ready_det_i_1 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[0]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[3]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[4]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \srlc32e0[0].SRLC32E_inst_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \srlc32e0[0].SRLC32E_inst_i_4\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \srlc32e0[0].SRLC32E_inst_i_5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \srlc32e0[1].SRLC32E_inst_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sync_header_r[0]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sync_header_r[1]_i_1\ : label is "soft_lutpair163";
begin
  CHANNEL_UP_RX_IF_reg <= \^channel_up_rx_if_reg\;
  RXDATAVALID_IN_REG_reg_0 <= \^rxdatavalid_in_reg_reg_0\;
  RX_SEP7_reg_0 <= \^rx_sep7_reg_0\;
  RX_SEP7_reg_1 <= \^rx_sep7_reg_1\;
  \RX_SEP_NB_reg[0]_0\(2 downto 0) <= \^rx_sep_nb_reg[0]_0\(2 downto 0);
  RX_SEP_reg_0 <= \^rx_sep_reg_0\;
  got_idles_i(0) <= \^got_idles_i\(0);
  raw_data_c(1 downto 0) <= \^raw_data_c\(1 downto 0);
  rxdatavalid_to_ll_i(0) <= \^rxdatavalid_to_ll_i\(0);
ILLEGAL_BTF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010001"
    )
        port map (
      I0 => ILLEGAL_BTF_i_2_n_0,
      I1 => rx_cc_c,
      I2 => rx_na_idle_c,
      I3 => ILLEGAL_BTF_i_3_n_0,
      I4 => rx_idle_c,
      I5 => \^rxdatavalid_in_reg_reg_0\,
      O => ILLEGAL_BTF0
    );
ILLEGAL_BTF_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => RX_SEP7_i_1_n_0,
      I1 => rx_sep_c,
      O => ILLEGAL_BTF_i_2_n_0
    );
ILLEGAL_BTF_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
        port map (
      I0 => \ILLEGAL_BTF_i_4__0_n_0\,
      I1 => ILLEGAL_BTF_i_5_n_0,
      I2 => RX_NA_IDLE_i_2_n_0,
      I3 => p_0_in(5),
      I4 => p_0_in(14),
      I5 => p_0_in(15),
      O => ILLEGAL_BTF_i_3_n_0
    );
\ILLEGAL_BTF_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^rxdatavalid_in_reg_reg_0\,
      I1 => sync_header_c(1),
      I2 => sync_header_c(0),
      I3 => \rx_na_idles_cntr_reg[0]_0\,
      O => \ILLEGAL_BTF_i_4__0_n_0\
    );
ILLEGAL_BTF_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => RX_SEP7_i_2_n_0,
      I1 => p_0_in(3),
      I2 => p_0_in(6),
      I3 => p_0_in(7),
      I4 => p_0_in(4),
      I5 => p_0_in(11),
      O => ILLEGAL_BTF_i_5_n_0
    );
ILLEGAL_BTF_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => ILLEGAL_BTF0,
      Q => illegal_btf_i,
      R => RX_IDLE_reg_0
    );
RXDATAVALID_IN_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATAVALID_IN_REG_reg_1,
      Q => \^rxdatavalid_in_reg_reg_0\,
      R => '0'
    );
RX_CC_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => p_0_in(15),
      I1 => p_0_in(14),
      I2 => p_0_in(5),
      I3 => RX_NA_IDLE_i_2_n_0,
      I4 => RX_CC_i_2_n_0,
      O => rx_cc_c
    );
RX_CC_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => RX_SEP7_i_2_n_0,
      I1 => p_0_in(3),
      I2 => p_0_in(7),
      I3 => p_0_in(6),
      I4 => p_0_in(11),
      O => RX_CC_i_2_n_0
    );
RX_CC_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_c,
      Q => got_cc_i_1,
      R => RX_IDLE_reg_0
    );
\RX_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(0),
      Q => rxdata_s(56),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(10),
      Q => rxdata_s(50),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(11),
      Q => rxdata_s(51),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(12),
      Q => rxdata_s(52),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(13),
      Q => rxdata_s(53),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(14),
      Q => rxdata_s(54),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(15),
      Q => rxdata_s(55),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(16),
      Q => rxdata_s(40),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(17),
      Q => rxdata_s(41),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(18),
      Q => rxdata_s(42),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(19),
      Q => rxdata_s(43),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(1),
      Q => rxdata_s(57),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(20),
      Q => rxdata_s(44),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(21),
      Q => rxdata_s(45),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(22),
      Q => rxdata_s(46),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(23),
      Q => rxdata_s(47),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(24),
      Q => rxdata_s(32),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(25),
      Q => rxdata_s(33),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(26),
      Q => rxdata_s(34),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(27),
      Q => rxdata_s(35),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(28),
      Q => rxdata_s(36),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(29),
      Q => rxdata_s(37),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(2),
      Q => rxdata_s(58),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(30),
      Q => rxdata_s(38),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(31),
      Q => rxdata_s(39),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(32),
      Q => rxdata_s(24),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(33),
      Q => rxdata_s(25),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(34),
      Q => rxdata_s(26),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(35),
      Q => rxdata_s(27),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(36),
      Q => rxdata_s(28),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(37),
      Q => rxdata_s(29),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(38),
      Q => rxdata_s(30),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(39),
      Q => rxdata_s(31),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(3),
      Q => rxdata_s(59),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(40),
      Q => rxdata_s(16),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(41),
      Q => rxdata_s(17),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(42),
      Q => rxdata_s(18),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(43),
      Q => rxdata_s(19),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(44),
      Q => rxdata_s(20),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(45),
      Q => rxdata_s(21),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(46),
      Q => rxdata_s(22),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(47),
      Q => rxdata_s(23),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(48),
      Q => p_0_in(0),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(49),
      Q => p_0_in(1),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(4),
      Q => rxdata_s(60),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(50),
      Q => p_0_in(2),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(51),
      Q => p_0_in(3),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(52),
      Q => p_0_in(4),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(53),
      Q => p_0_in(5),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(54),
      Q => p_0_in(6),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(55),
      Q => p_0_in(7),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(56),
      Q => p_0_in(8),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(57),
      Q => p_0_in(9),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(58),
      Q => p_0_in(10),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(59),
      Q => p_0_in(11),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(5),
      Q => rxdata_s(61),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(60),
      Q => p_0_in(12),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(61),
      Q => p_0_in(13),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(62),
      Q => p_0_in(14),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(63),
      Q => p_0_in(15),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(6),
      Q => rxdata_s(62),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(7),
      Q => rxdata_s(63),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(8),
      Q => rxdata_s(48),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(9),
      Q => rxdata_s(49),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_EOF_N_inv_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAFEAAFFFFFEAA"
    )
        port map (
      I0 => \^channel_up_rx_if_reg\,
      I1 => \^rx_sep7_reg_0\,
      I2 => execute_pipelined_cmd_r_reg(0),
      I3 => rx_src_rdy_n_r_reg,
      I4 => \^raw_data_c\(1),
      I5 => ch_empty_c1,
      O => \^rx_sep7_reg_1\
    );
RX_EOF_N_inv_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rx_sep_reg_0\,
      I1 => \^rx_sep7_reg_0\,
      O => \rx_sep_comb__1\(0)
    );
RX_HEADER_0_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DOP(0),
      Q => sync_header_c(1),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_HEADER_1_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DOP(1),
      Q => sync_header_c(0),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_IDLE_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => p_0_in(15),
      I1 => p_0_in(3),
      I2 => RX_NA_IDLE_i_2_n_0,
      I3 => RX_IDLE_i_2_n_0,
      O => rx_idle_c
    );
RX_IDLE_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => RX_IDLE_i_3_n_0,
      I1 => p_0_in(5),
      I2 => p_0_in(14),
      I3 => sync_header_c(1),
      I4 => sync_header_c(0),
      O => RX_IDLE_i_2_n_0
    );
RX_IDLE_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => p_0_in(11),
      I1 => p_0_in(6),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      O => RX_IDLE_i_3_n_0
    );
RX_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_idle_c,
      Q => \^got_idles_i\(0),
      R => RX_IDLE_reg_0
    );
RX_NA_IDLE_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => p_0_in(15),
      I1 => p_0_in(3),
      I2 => RX_NA_IDLE_i_2_n_0,
      I3 => RX_NA_IDLE_i_3_n_0,
      I4 => RX_SEP7_i_2_n_0,
      O => rx_na_idle_c
    );
RX_NA_IDLE_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(13),
      I3 => p_0_in(12),
      I4 => RX_NA_IDLE_i_4_n_0,
      O => RX_NA_IDLE_i_2_n_0
    );
RX_NA_IDLE_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_0_in(4),
      I2 => p_0_in(6),
      I3 => p_0_in(11),
      I4 => p_0_in(5),
      I5 => p_0_in(14),
      O => RX_NA_IDLE_i_3_n_0
    );
RX_NA_IDLE_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(10),
      I2 => p_0_in(9),
      I3 => p_0_in(8),
      O => RX_NA_IDLE_i_4_n_0
    );
RX_NA_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_na_idle_c,
      Q => RX_NA_IDLE_reg_n_0,
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABABAAABABAB"
    )
        port map (
      I0 => RX_IDLE_reg_0,
      I1 => rx_sep_c,
      I2 => RX_SEP7_i_1_n_0,
      I3 => \^rxdatavalid_in_reg_reg_0\,
      I4 => sync_header_c(1),
      I5 => sync_header_c(0),
      O => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEFFF"
    )
        port map (
      I0 => RX_IDLE_reg_0,
      I1 => sync_header_c(0),
      I2 => sync_header_c(1),
      I3 => \^rxdatavalid_in_reg_reg_0\,
      I4 => RX_SEP7_i_1_n_0,
      O => \RX_PE_DATA[48]_i_1_n_0\
    );
\RX_PE_DATA[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(7),
      I1 => rx_sep_c,
      O => \RX_PE_DATA[48]_i_2_n_0\
    );
\RX_PE_DATA[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(6),
      I1 => rx_sep_c,
      O => \RX_PE_DATA[49]_i_1_n_0\
    );
\RX_PE_DATA[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(5),
      I1 => rx_sep_c,
      O => \RX_PE_DATA[50]_i_1_n_0\
    );
\RX_PE_DATA[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(4),
      I1 => rx_sep_c,
      O => \RX_PE_DATA[51]_i_1_n_0\
    );
\RX_PE_DATA[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(3),
      I1 => rx_sep_c,
      O => \RX_PE_DATA[52]_i_1_n_0\
    );
\RX_PE_DATA[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(2),
      I1 => rx_sep_c,
      O => \RX_PE_DATA[53]_i_1_n_0\
    );
\RX_PE_DATA[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(1),
      I1 => rx_sep_c,
      O => \RX_PE_DATA[54]_i_1_n_0\
    );
\RX_PE_DATA[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(0),
      I1 => rx_sep_c,
      O => \RX_PE_DATA[55]_i_1_n_0\
    );
\RX_PE_DATA[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \^rxdatavalid_in_reg_reg_0\,
      I1 => sync_header_c(1),
      I2 => sync_header_c(0),
      I3 => rx_sep_c,
      I4 => RX_IDLE_reg_0,
      O => \RX_PE_DATA[56]_i_1_n_0\
    );
\RX_PE_DATA[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(15),
      I1 => RX_SEP7_i_1_n_0,
      O => \RX_PE_DATA[56]_i_2_n_0\
    );
\RX_PE_DATA[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(14),
      I1 => RX_SEP7_i_1_n_0,
      O => \RX_PE_DATA[57]_i_1_n_0\
    );
\RX_PE_DATA[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(13),
      I1 => RX_SEP7_i_1_n_0,
      O => \RX_PE_DATA[58]_i_1_n_0\
    );
\RX_PE_DATA[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(8),
      I1 => RX_SEP7_i_1_n_0,
      O => \RX_PE_DATA[63]_i_1_n_0\
    );
\RX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(63),
      Q => \RX_PE_DATA_reg[0]_0\(63),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(53),
      Q => \RX_PE_DATA_reg[0]_0\(53),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(52),
      Q => \RX_PE_DATA_reg[0]_0\(52),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(51),
      Q => \RX_PE_DATA_reg[0]_0\(51),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(50),
      Q => \RX_PE_DATA_reg[0]_0\(50),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(49),
      Q => \RX_PE_DATA_reg[0]_0\(49),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(48),
      Q => \RX_PE_DATA_reg[0]_0\(48),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(47),
      Q => \RX_PE_DATA_reg[0]_0\(47),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(46),
      Q => \RX_PE_DATA_reg[0]_0\(46),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(45),
      Q => \RX_PE_DATA_reg[0]_0\(45),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(44),
      Q => \RX_PE_DATA_reg[0]_0\(44),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(62),
      Q => \RX_PE_DATA_reg[0]_0\(62),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(43),
      Q => \RX_PE_DATA_reg[0]_0\(43),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(42),
      Q => \RX_PE_DATA_reg[0]_0\(42),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(41),
      Q => \RX_PE_DATA_reg[0]_0\(41),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(40),
      Q => \RX_PE_DATA_reg[0]_0\(40),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(39),
      Q => \RX_PE_DATA_reg[0]_0\(39),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(38),
      Q => \RX_PE_DATA_reg[0]_0\(38),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(37),
      Q => \RX_PE_DATA_reg[0]_0\(37),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(36),
      Q => \RX_PE_DATA_reg[0]_0\(36),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(35),
      Q => \RX_PE_DATA_reg[0]_0\(35),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(34),
      Q => \RX_PE_DATA_reg[0]_0\(34),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(61),
      Q => \RX_PE_DATA_reg[0]_0\(61),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(33),
      Q => \RX_PE_DATA_reg[0]_0\(33),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(32),
      Q => \RX_PE_DATA_reg[0]_0\(32),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(31),
      Q => \RX_PE_DATA_reg[0]_0\(31),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(30),
      Q => \RX_PE_DATA_reg[0]_0\(30),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(29),
      Q => \RX_PE_DATA_reg[0]_0\(29),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(28),
      Q => \RX_PE_DATA_reg[0]_0\(28),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(27),
      Q => \RX_PE_DATA_reg[0]_0\(27),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(26),
      Q => \RX_PE_DATA_reg[0]_0\(26),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(25),
      Q => \RX_PE_DATA_reg[0]_0\(25),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(24),
      Q => \RX_PE_DATA_reg[0]_0\(24),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(60),
      Q => \RX_PE_DATA_reg[0]_0\(60),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(23),
      Q => \RX_PE_DATA_reg[0]_0\(23),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(22),
      Q => \RX_PE_DATA_reg[0]_0\(22),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(21),
      Q => \RX_PE_DATA_reg[0]_0\(21),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(20),
      Q => \RX_PE_DATA_reg[0]_0\(20),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(19),
      Q => \RX_PE_DATA_reg[0]_0\(19),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(18),
      Q => \RX_PE_DATA_reg[0]_0\(18),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(17),
      Q => \RX_PE_DATA_reg[0]_0\(17),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(16),
      Q => \RX_PE_DATA_reg[0]_0\(16),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[48]_i_2_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(15),
      R => \RX_PE_DATA[48]_i_1_n_0\
    );
\RX_PE_DATA_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[49]_i_1_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(14),
      R => \RX_PE_DATA[48]_i_1_n_0\
    );
\RX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(59),
      Q => \RX_PE_DATA_reg[0]_0\(59),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[50]_i_1_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(13),
      R => \RX_PE_DATA[48]_i_1_n_0\
    );
\RX_PE_DATA_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[51]_i_1_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(12),
      R => \RX_PE_DATA[48]_i_1_n_0\
    );
\RX_PE_DATA_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[52]_i_1_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(11),
      R => \RX_PE_DATA[48]_i_1_n_0\
    );
\RX_PE_DATA_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[53]_i_1_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(10),
      R => \RX_PE_DATA[48]_i_1_n_0\
    );
\RX_PE_DATA_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[54]_i_1_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(9),
      R => \RX_PE_DATA[48]_i_1_n_0\
    );
\RX_PE_DATA_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[55]_i_1_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(8),
      R => \RX_PE_DATA[48]_i_1_n_0\
    );
\RX_PE_DATA_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[56]_i_2_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(7),
      R => \RX_PE_DATA[56]_i_1_n_0\
    );
\RX_PE_DATA_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[57]_i_1_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(6),
      R => \RX_PE_DATA[56]_i_1_n_0\
    );
\RX_PE_DATA_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[58]_i_1_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(5),
      R => \RX_PE_DATA[56]_i_1_n_0\
    );
\RX_PE_DATA_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(12),
      Q => \RX_PE_DATA_reg[0]_0\(4),
      R => \RX_PE_DATA[56]_i_1_n_0\
    );
\RX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(58),
      Q => \RX_PE_DATA_reg[0]_0\(58),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(11),
      Q => \RX_PE_DATA_reg[0]_0\(3),
      R => \RX_PE_DATA[56]_i_1_n_0\
    );
\RX_PE_DATA_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(10),
      Q => \RX_PE_DATA_reg[0]_0\(2),
      R => \RX_PE_DATA[56]_i_1_n_0\
    );
\RX_PE_DATA_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(9),
      Q => \RX_PE_DATA_reg[0]_0\(1),
      R => \RX_PE_DATA[56]_i_1_n_0\
    );
\RX_PE_DATA_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PE_DATA[63]_i_1_n_0\,
      Q => \RX_PE_DATA_reg[0]_0\(0),
      R => \RX_PE_DATA[56]_i_1_n_0\
    );
\RX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(57),
      Q => \RX_PE_DATA_reg[0]_0\(57),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(56),
      Q => \RX_PE_DATA_reg[0]_0\(56),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(55),
      Q => \RX_PE_DATA_reg[0]_0\(55),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(54),
      Q => \RX_PE_DATA_reg[0]_0\(54),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
RX_SEP7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => RX_SEP7_i_2_n_0,
      I1 => RX_SEP7_i_3_n_0,
      I2 => p_0_in(14),
      I3 => p_0_in(13),
      I4 => p_0_in(15),
      I5 => p_0_in(8),
      O => RX_SEP7_i_1_n_0
    );
RX_SEP7_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => sync_header_c(0),
      I1 => sync_header_c(1),
      I2 => \^rxdatavalid_in_reg_reg_0\,
      O => RX_SEP7_i_2_n_0
    );
RX_SEP7_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(11),
      I1 => p_0_in(10),
      I2 => p_0_in(9),
      I3 => p_0_in(12),
      O => RX_SEP7_i_3_n_0
    );
RX_SEP7_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RX_SEP7_i_1_n_0,
      Q => \^rx_sep7_reg_0\,
      R => RX_IDLE_reg_0
    );
\RX_SEP_NB[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => rx_sep_c,
      I2 => RX_SEP7_i_1_n_0,
      O => \RX_SEP_NB[0]_i_1_n_0\
    );
\RX_SEP_NB[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => rx_sep_c,
      I2 => RX_SEP7_i_1_n_0,
      O => \RX_SEP_NB[1]_i_1_n_0\
    );
\RX_SEP_NB[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => rx_sep_c,
      I2 => RX_SEP7_i_1_n_0,
      O => \RX_SEP_NB[2]_i_1_n_0\
    );
\RX_SEP_NB_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_SEP_NB[0]_i_1_n_0\,
      Q => \^rx_sep_nb_reg[0]_0\(2),
      R => RX_IDLE_reg_0
    );
\RX_SEP_NB_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_SEP_NB[1]_i_1_n_0\,
      Q => \^rx_sep_nb_reg[0]_0\(1),
      R => RX_IDLE_reg_0
    );
\RX_SEP_NB_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_SEP_NB[2]_i_1_n_0\,
      Q => \^rx_sep_nb_reg[0]_0\(0),
      R => RX_IDLE_reg_0
    );
RX_SEP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => RX_SEP7_i_2_n_0,
      I1 => RX_SEP_i_2_n_0,
      I2 => p_0_in(11),
      I3 => p_0_in(10),
      I4 => p_0_in(9),
      I5 => p_0_in(12),
      O => rx_sep_c
    );
RX_SEP_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(8),
      I1 => p_0_in(13),
      I2 => p_0_in(15),
      I3 => p_0_in(14),
      O => RX_SEP_i_2_n_0
    );
RX_SEP_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_sep_c,
      Q => \^rx_sep_reg_0\,
      R => RX_IDLE_reg_0
    );
execute_current_cmd_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF713700000004"
    )
        port map (
      I0 => \rx_ll_i/rx_ll_datapath_i/p_0_in\(0),
      I1 => \^rx_sep7_reg_1\,
      I2 => execute_pipelined_cmd_r_reg_0(0),
      I3 => execute_pipelined_cmd_r_reg_1(0),
      I4 => \rx_ll_i/rx_ll_datapath_i/rx_src_rdy_n_r0__3\,
      I5 => execute_current_cmd_r_reg,
      O => pipelined_cmd_valid_r_reg_1
    );
execute_pipelined_cmd_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4DEF00000DCC"
    )
        port map (
      I0 => \rx_ll_i/rx_ll_datapath_i/p_0_in\(0),
      I1 => execute_pipelined_cmd_r_reg_0(0),
      I2 => \^rx_sep7_reg_1\,
      I3 => execute_pipelined_cmd_r_reg_1(0),
      I4 => \rx_ll_i/rx_ll_datapath_i/rx_src_rdy_n_r0__3\,
      I5 => execute_pipelined_cmd_r_reg_4,
      O => pipelined_cmd_valid_r_reg_2
    );
pipelined_cmd_valid_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0E88"
    )
        port map (
      I0 => execute_pipelined_cmd_r_reg_0(0),
      I1 => \rx_ll_i/rx_ll_datapath_i/p_0_in\(0),
      I2 => execute_pipelined_cmd_r_reg_1(0),
      I3 => \^rx_sep7_reg_1\,
      I4 => \rx_ll_i/rx_ll_datapath_i/rx_src_rdy_n_r0__3\,
      O => pipelined_cmd_valid_r_reg_0
    );
pipelined_cmd_valid_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00AA02AA"
    )
        port map (
      I0 => \^channel_up_rx_if_reg\,
      I1 => \^rx_sep7_reg_0\,
      I2 => execute_pipelined_cmd_r_reg(0),
      I3 => rx_src_rdy_n_r_reg,
      I4 => \^rx_sep_reg_0\,
      I5 => execute_pipelined_cmd_r_reg_2(0),
      O => \rx_ll_i/rx_ll_datapath_i/p_0_in\(0)
    );
pipelined_cmd_valid_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBFBBB"
    )
        port map (
      I0 => got_cc_i_1,
      I1 => \^rxdatavalid_to_ll_i\(0),
      I2 => \^got_idles_i\(0),
      I3 => execute_pipelined_cmd_r_reg_3(0),
      I4 => raw_data_r_0,
      I5 => raw_data_r_1,
      O => \rx_ll_i/rx_ll_datapath_i/rx_src_rdy_n_r0__3\
    );
\remote_rdy_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
        port map (
      I0 => remote_rdy_cntr_0(0),
      I1 => remote_rdy_cntr_0(1),
      I2 => remote_rdy_cntr_0(2),
      I3 => remote_ready_det,
      I4 => \remote_rdy_cntr[0]_i_2__0_n_0\,
      O => \remote_rdy_cntr[0]_i_1_n_0\
    );
\remote_rdy_cntr[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => \rx_na_idles_cntr_reg__0\(4),
      I1 => \remote_rdy_cntr[0]_i_3_n_0\,
      I2 => remote_rdy_cntr_0(0),
      I3 => remote_rdy_cntr_0(1),
      I4 => remote_rdy_cntr_0(2),
      I5 => \rx_na_idles_cntr_reg[0]_0\,
      O => \remote_rdy_cntr[0]_i_2__0_n_0\
    );
\remote_rdy_cntr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \rx_na_idles_cntr_reg__0\(3),
      I1 => \rx_na_idles_cntr_reg__0\(2),
      I2 => \rx_na_idles_cntr_reg__0\(0),
      I3 => \rx_na_idles_cntr_reg__0\(1),
      O => \remote_rdy_cntr[0]_i_3_n_0\
    );
\remote_rdy_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BCCC"
    )
        port map (
      I0 => remote_rdy_cntr_0(0),
      I1 => remote_rdy_cntr_0(1),
      I2 => remote_rdy_cntr_0(2),
      I3 => remote_ready_det,
      I4 => \remote_rdy_cntr[0]_i_2__0_n_0\,
      O => \remote_rdy_cntr[1]_i_1_n_0\
    );
\remote_rdy_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E666"
    )
        port map (
      I0 => remote_rdy_cntr_0(2),
      I1 => remote_ready_det,
      I2 => remote_rdy_cntr_0(1),
      I3 => remote_rdy_cntr_0(0),
      I4 => \remote_rdy_cntr[0]_i_2__0_n_0\,
      O => \remote_rdy_cntr[2]_i_1_n_0\
    );
\remote_rdy_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \remote_rdy_cntr[0]_i_1_n_0\,
      Q => remote_rdy_cntr_0(0),
      R => '0'
    );
\remote_rdy_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \remote_rdy_cntr[1]_i_1_n_0\,
      Q => remote_rdy_cntr_0(1),
      R => '0'
    );
\remote_rdy_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \remote_rdy_cntr[2]_i_1_n_0\,
      Q => remote_rdy_cntr_0(2),
      R => '0'
    );
remote_ready_det_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => rx_idle_c,
      I1 => \rx_na_idles_cntr_reg[0]_0\,
      I2 => sync_header_c(0),
      I3 => sync_header_c(1),
      I4 => \^rxdatavalid_in_reg_reg_0\,
      O => remote_ready_det0
    );
remote_ready_det_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => remote_ready_det0,
      Q => remote_ready_det,
      R => RX_IDLE_reg_0
    );
remote_ready_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => remote_rdy_cntr_0(2),
      I1 => remote_rdy_cntr_0(1),
      I2 => remote_rdy_cntr_0(0),
      I3 => remote_rdy_cntr(0),
      I4 => remote_rdy_cntr(2),
      I5 => remote_rdy_cntr(1),
      O => \remote_rdy_cntr_reg[2]_0\
    );
\rx_na_idles_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_na_idles_cntr_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\rx_na_idles_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rx_na_idles_cntr_reg__0\(0),
      I1 => \rx_na_idles_cntr_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\rx_na_idles_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \rx_na_idles_cntr_reg__0\(2),
      I1 => \rx_na_idles_cntr_reg__0\(0),
      I2 => \rx_na_idles_cntr_reg__0\(1),
      O => \p_0_in__0\(2)
    );
\rx_na_idles_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \rx_na_idles_cntr_reg__0\(1),
      I1 => \rx_na_idles_cntr_reg__0\(0),
      I2 => \rx_na_idles_cntr_reg__0\(2),
      I3 => \rx_na_idles_cntr_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\rx_na_idles_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \rx_na_idles_cntr_reg[0]_0\,
      I1 => remote_rdy_cntr_0(2),
      I2 => remote_rdy_cntr_0(1),
      I3 => remote_rdy_cntr_0(0),
      O => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \rx_na_idles_cntr_reg__0\(4),
      I1 => \rx_na_idles_cntr_reg__0\(1),
      I2 => \rx_na_idles_cntr_reg__0\(0),
      I3 => \rx_na_idles_cntr_reg__0\(2),
      I4 => \rx_na_idles_cntr_reg__0\(3),
      O => \p_0_in__0\(4)
    );
\rx_na_idles_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(0),
      Q => \rx_na_idles_cntr_reg__0\(0),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(1),
      Q => \rx_na_idles_cntr_reg__0\(1),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(2),
      Q => \rx_na_idles_cntr_reg__0\(2),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(3),
      Q => \rx_na_idles_cntr_reg__0\(3),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(4),
      Q => \rx_na_idles_cntr_reg__0\(4),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
rx_src_rdy_n_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8E0BFFFF"
    )
        port map (
      I0 => \rx_ll_i/rx_ll_datapath_i/p_0_in\(0),
      I1 => \^rx_sep7_reg_1\,
      I2 => execute_pipelined_cmd_r_reg_0(0),
      I3 => execute_pipelined_cmd_r_reg_1(0),
      I4 => rx_src_rdy_n_r_reg,
      I5 => \rx_ll_i/rx_ll_datapath_i/rx_src_rdy_n_r0__3\,
      O => pipelined_cmd_valid_r_reg
    );
rxdatavalid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^rxdatavalid_in_reg_reg_0\,
      Q => \^rxdatavalid_to_ll_i\(0),
      R => RX_IDLE_reg_0
    );
\srlc32e0[0].SRLC32E_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEEEA"
    )
        port map (
      I0 => \^raw_data_c\(1),
      I1 => rx_src_rdy_n_r_reg,
      I2 => execute_pipelined_cmd_r_reg(0),
      I3 => \^rx_sep7_reg_0\,
      I4 => \^channel_up_rx_if_reg\,
      I5 => got_cc_i_1,
      O => pipe1_rx_pdu_in_progress_c
    );
\srlc32e0[0].SRLC32E_inst_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^rx_sep7_reg_0\,
      I1 => execute_pipelined_cmd_r_reg(0),
      I2 => rx_src_rdy_n_r_reg,
      O => \^raw_data_c\(0)
    );
\srlc32e0[0].SRLC32E_inst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \RX_PE_DATA_V1__0_0\,
      I1 => \srlc32e0[0].SRLC32E_inst_i_5_n_0\,
      I2 => \RX_PE_DATA_V1__0\,
      I3 => RX_EOF_N_inv_i_4,
      I4 => rx_src_rdy_n_r_reg,
      O => \^channel_up_rx_if_reg\
    );
\srlc32e0[0].SRLC32E_inst_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync_header_r(0),
      I1 => sync_header_r(1),
      I2 => \^rxdatavalid_to_ll_i\(0),
      O => \RX_PE_DATA_V1__0_0\
    );
\srlc32e0[0].SRLC32E_inst_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEE0"
    )
        port map (
      I0 => \^rx_sep7_reg_0\,
      I1 => \^rx_sep_reg_0\,
      I2 => \^rx_sep_nb_reg[0]_0\(1),
      I3 => \^rx_sep_nb_reg[0]_0\(2),
      I4 => \^rx_sep_nb_reg[0]_0\(0),
      O => \srlc32e0[0].SRLC32E_inst_i_5_n_0\
    );
\srlc32e0[1].SRLC32E_inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^rx_sep_reg_0\,
      I1 => execute_pipelined_cmd_r_reg_2(0),
      I2 => rx_src_rdy_n_r_reg,
      O => \^raw_data_c\(1)
    );
\sync_header_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sync_header_c(0),
      I1 => \^rxdatavalid_in_reg_reg_0\,
      I2 => sync_header_r(0),
      O => \sync_header_r[0]_i_1_n_0\
    );
\sync_header_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sync_header_c(1),
      I1 => \^rxdatavalid_in_reg_reg_0\,
      I2 => sync_header_r(1),
      O => \sync_header_r[1]_i_1_n_0\
    );
\sync_header_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \sync_header_r[0]_i_1_n_0\,
      Q => sync_header_r(0),
      R => RX_IDLE_reg_0
    );
\sync_header_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \sync_header_r[1]_i_1_n_0\,
      Q => sync_header_r(1),
      R => RX_IDLE_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_TX_LL_CONTROL_SM is
  port (
    gen_cc_flop_0_i_0 : out STD_LOGIC;
    gen_cc_flop_1_i_0 : out STD_LOGIC;
    tx_dst_rdy_n_r_reg_0 : out STD_LOGIC;
    datavalid_in_r_reg_0 : out STD_LOGIC;
    extend_cc_r : out STD_LOGIC;
    \GEN_SEP_reg[1]_0\ : out STD_LOGIC;
    \GEN_SEP_reg[0]_0\ : out STD_LOGIC;
    gen_sep7_i : out STD_LOGIC_VECTOR ( 0 to 1 );
    \GEN_SEP7_reg[0]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \GEN_SEP7_reg[0]_1\ : out STD_LOGIC;
    gen_ch_bond_int_reg : out STD_LOGIC;
    \TX_PE_DATA_V_reg[0]\ : out STD_LOGIC;
    \GEN_SEP7_reg[0]_2\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \GEN_SEP7_reg[1]_0\ : out STD_LOGIC;
    gen_ch_bond_int_reg_0 : out STD_LOGIC;
    \TX_PE_DATA_V_reg[1]\ : out STD_LOGIC;
    \GEN_SEP7_reg[1]_1\ : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    s_axi_tx_tkeep_1_sp_1 : out STD_LOGIC;
    tx_rem_i : out STD_LOGIC_VECTOR ( 0 to 3 );
    new_pkt_r_reg : out STD_LOGIC;
    stg5_reg : out STD_LOGIC;
    stg5_reg_0 : out STD_LOGIC;
    R0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    do_cc_r_reg0 : in STD_LOGIC;
    txeof_txdv_coincide_r0 : in STD_LOGIC;
    extend_cc_r_reg_0 : in STD_LOGIC;
    txdatavalid_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \TX_DATA_reg[47]\ : in STD_LOGIC;
    tx_pe_data_v_i : in STD_LOGIC_VECTOR ( 0 to 1 );
    gen_ch_bond_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_pma_init_usrclk : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    \TX_DATA_reg[54]\ : in STD_LOGIC;
    \TX_DATA_reg[55]\ : in STD_LOGIC;
    \TX_DATA_reg[55]_0\ : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    \TX_DATA_reg[47]_0\ : in STD_LOGIC;
    rst_pma_init_usrclk_0 : in STD_LOGIC;
    \TX_DATA_reg[54]_0\ : in STD_LOGIC;
    \TX_DATA_reg[55]_1\ : in STD_LOGIC;
    new_pkt_r : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 15 );
    DO_CC : in STD_LOGIC;
    in_frame_r_reg : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_TX_LL_CONTROL_SM;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_TX_LL_CONTROL_SM is
  signal GEN_SEP73_out : STD_LOGIC;
  signal GEN_SEP78_out : STD_LOGIC;
  signal \GEN_SEP7[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SEP7[0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SEP7[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SEP7[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SEP7[1]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_SEP7[1]_i_5_n_0\ : STD_LOGIC;
  signal \^gen_sep7_reg[0]_1\ : STD_LOGIC;
  signal \^gen_sep7_reg[1]_0\ : STD_LOGIC;
  signal \GEN_SEP[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SEP[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SEP[0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SEP[0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_SEP[0]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_SEP[0]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_SEP[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SEP[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SEP[1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SEP[1]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_SEP[1]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_SEP[1]_i_6_n_0\ : STD_LOGIC;
  signal \^gen_sep_reg[0]_0\ : STD_LOGIC;
  signal \^gen_sep_reg[1]_0\ : STD_LOGIC;
  signal \SEP_NB[0]_i_1_n_0\ : STD_LOGIC;
  signal \SEP_NB[1]_i_1_n_0\ : STD_LOGIC;
  signal \SEP_NB[2]_i_1_n_0\ : STD_LOGIC;
  signal \SEP_NB[3]_i_1_n_0\ : STD_LOGIC;
  signal \SEP_NB[4]_i_1_n_0\ : STD_LOGIC;
  signal \SEP_NB[5]_i_1_n_0\ : STD_LOGIC;
  signal data_r : STD_LOGIC;
  signal data_to_eof_1_r : STD_LOGIC;
  signal data_to_eof_2_r : STD_LOGIC;
  signal datavalid_in_r2 : STD_LOGIC;
  signal \^datavalid_in_r_reg_0\ : STD_LOGIC;
  signal do_cc_r : STD_LOGIC;
  signal eof_r : STD_LOGIC;
  signal \^gen_cc_flop_0_i_0\ : STD_LOGIC;
  signal \^gen_cc_flop_1_i_0\ : STD_LOGIC;
  signal gen_cc_r : STD_LOGIC;
  signal gen_cc_r0 : STD_LOGIC;
  signal \^gen_ch_bond_int_reg\ : STD_LOGIC;
  signal \^gen_ch_bond_int_reg_0\ : STD_LOGIC;
  signal \^gen_sep7_i\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \gen_sep7_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sep7_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_sep7_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \gen_sep7_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \gen_sep7_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \gen_sep7_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sep7_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_sep7_r_reg_n_0_[1]\ : STD_LOGIC;
  signal gen_sep_nb_c : STD_LOGIC_VECTOR ( 0 to 5 );
  signal gen_sep_nb_r : STD_LOGIC_VECTOR ( 0 to 5 );
  signal \gen_sep_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sep_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_sep_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \gen_sep_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \gen_sep_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \gen_sep_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \gen_sep_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \gen_sep_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sep_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_sep_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_sep_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \gen_sep_r_reg_n_0_[1]\ : STD_LOGIC;
  signal idle_r : STD_LOGIC;
  signal next_data_c : STD_LOGIC;
  signal next_data_to_eof_1_c : STD_LOGIC;
  signal next_eof_c : STD_LOGIC;
  signal next_idle_c : STD_LOGIC;
  signal next_sof_and_eof_c : STD_LOGIC;
  signal next_sof_to_data_c : STD_LOGIC;
  signal next_sof_to_eof_1_c : STD_LOGIC;
  signal p_1_in22_in : STD_LOGIC;
  signal p_1_in27_in : STD_LOGIC;
  signal pdu_ok_c : STD_LOGIC;
  signal s_axi_tx_tkeep_1_sn_1 : STD_LOGIC;
  signal sep_nb_i : STD_LOGIC_VECTOR ( 0 to 5 );
  signal sof_and_eof_r : STD_LOGIC;
  signal sof_to_data_r : STD_LOGIC;
  signal sof_to_eof_1_r : STD_LOGIC;
  signal sof_to_eof_1_r_i_2_n_0 : STD_LOGIC;
  signal sof_to_eof_2_r : STD_LOGIC;
  signal tx_dst_rdy_n_r0 : STD_LOGIC;
  signal tx_dst_rdy_n_r_i_10_n_0 : STD_LOGIC;
  signal tx_dst_rdy_n_r_i_11_n_0 : STD_LOGIC;
  signal tx_dst_rdy_n_r_i_2_n_0 : STD_LOGIC;
  signal tx_dst_rdy_n_r_i_3_n_0 : STD_LOGIC;
  signal tx_dst_rdy_n_r_i_4_n_0 : STD_LOGIC;
  signal tx_dst_rdy_n_r_i_5_n_0 : STD_LOGIC;
  signal tx_dst_rdy_n_r_i_6_n_0 : STD_LOGIC;
  signal tx_dst_rdy_n_r_i_7_n_0 : STD_LOGIC;
  signal tx_dst_rdy_n_r_i_8_n_0 : STD_LOGIC;
  signal tx_dst_rdy_n_r_i_9_n_0 : STD_LOGIC;
  signal \^tx_dst_rdy_n_r_reg_0\ : STD_LOGIC;
  signal \^tx_rem_i\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal tx_rem_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal tx_rem_r0 : STD_LOGIC;
  signal \tx_rem_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \tx_rem_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \tx_rem_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \tx_rem_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \tx_rem_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \tx_rem_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \tx_rem_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \tx_rem_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \tx_rem_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \tx_rem_r[2]_i_7_n_0\ : STD_LOGIC;
  signal \tx_rem_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \tx_rem_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \tx_rem_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \tx_rem_r[3]_i_5_n_0\ : STD_LOGIC;
  signal txeof_txdv_coincide_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_SEP7[0]_i_3\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \GEN_SEP7[1]_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \GEN_SEP7[1]_i_4\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \GEN_SEP7[1]_i_5\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \GEN_SEP[0]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \GEN_SEP[0]_i_6\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \GEN_SEP[1]_i_2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \GEN_SEP[1]_i_6\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \SEP_NB[0]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \SEP_NB[1]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \SEP_NB[2]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \SEP_NB[3]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \SEP_NB[4]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \SEP_NB[5]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \TX_DATA[51]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \TX_DATA[51]_i_1__0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \TX_DATA[52]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \TX_DATA[52]_i_2__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \TX_DATA[55]_i_3\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \TX_DATA[55]_i_4\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \TX_DATA[57]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \TX_DATA[57]_i_1__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of TX_HEADER_1_i_2 : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \TX_HEADER_1_i_2__0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of data_r_i_1 : label is "soft_lutpair283";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gen_cc_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of gen_cc_flop_0_i : label is "FDR";
  attribute BOX_TYPE of gen_cc_flop_1_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_cc_flop_1_i : label is "FDR";
  attribute SOFT_HLUTNM of gen_cc_r_i_1 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \gen_sep7_r[0]_i_4\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \gen_sep7_r[1]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \gen_sep_nb_r[0]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \gen_sep_nb_r[1]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \gen_sep_nb_r[2]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \gen_sep_nb_r[3]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \gen_sep_nb_r[4]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \gen_sep_nb_r[5]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \gen_sep_r[0]_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \gen_sep_r[0]_i_4\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \gen_sep_r[0]_i_5\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \gen_sep_r[0]_i_7\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \gen_sep_r[1]_i_3\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of in_frame_r_i_1 : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of s_axi_tx_tready_INST_0 : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of sof_to_data_r_i_1 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of tx_dst_rdy_n_r_i_11 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of tx_dst_rdy_n_r_i_5 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of tx_dst_rdy_n_r_i_6 : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of tx_dst_rdy_n_r_i_7 : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \tx_rem_r[0]_i_3\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \tx_rem_r[0]_i_4\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \tx_rem_r[0]_i_6\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \tx_rem_r[2]_i_2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \tx_rem_r[2]_i_3\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \tx_rem_r[2]_i_4\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \tx_rem_r[2]_i_5\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \tx_rem_r[2]_i_7\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \tx_rem_r[3]_i_3\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \tx_rem_r[3]_i_4\ : label is "soft_lutpair278";
begin
  \GEN_SEP7_reg[0]_1\ <= \^gen_sep7_reg[0]_1\;
  \GEN_SEP7_reg[1]_0\ <= \^gen_sep7_reg[1]_0\;
  \GEN_SEP_reg[0]_0\ <= \^gen_sep_reg[0]_0\;
  \GEN_SEP_reg[1]_0\ <= \^gen_sep_reg[1]_0\;
  datavalid_in_r_reg_0 <= \^datavalid_in_r_reg_0\;
  gen_cc_flop_0_i_0 <= \^gen_cc_flop_0_i_0\;
  gen_cc_flop_1_i_0 <= \^gen_cc_flop_1_i_0\;
  gen_ch_bond_int_reg <= \^gen_ch_bond_int_reg\;
  gen_ch_bond_int_reg_0 <= \^gen_ch_bond_int_reg_0\;
  gen_sep7_i(0 to 1) <= \^gen_sep7_i\(0 to 1);
  s_axi_tx_tkeep_1_sp_1 <= s_axi_tx_tkeep_1_sn_1;
  tx_dst_rdy_n_r_reg_0 <= \^tx_dst_rdy_n_r_reg_0\;
  tx_rem_i(0 to 3) <= \^tx_rem_i\(0 to 3);
\GEN_SEP7[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \gen_sep7_r[0]_i_3_n_0\,
      I1 => \gen_sep7_r[0]_i_2_n_0\,
      I2 => p_1_in22_in,
      I3 => datavalid_in_r2,
      I4 => GEN_SEP73_out,
      I5 => \^gen_sep7_i\(0),
      O => \GEN_SEP7[0]_i_1_n_0\
    );
\GEN_SEP7[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F000FD00F000"
    )
        port map (
      I0 => tx_dst_rdy_n_r_i_8_n_0,
      I1 => \GEN_SEP7[1]_i_4_n_0\,
      I2 => \^datavalid_in_r_reg_0\,
      I3 => \GEN_SEP7[0]_i_3_n_0\,
      I4 => \gen_sep7_r[0]_i_4_n_0\,
      I5 => tx_rem_r(0),
      O => GEN_SEP73_out
    );
\GEN_SEP7[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111111F5"
    )
        port map (
      I0 => p_1_in27_in,
      I1 => \^gen_sep_reg[0]_0\,
      I2 => datavalid_in_r2,
      I3 => \^gen_cc_flop_1_i_0\,
      I4 => \^gen_cc_flop_0_i_0\,
      O => \GEN_SEP7[0]_i_3_n_0\
    );
\GEN_SEP7[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFFFFF08FF0000"
    )
        port map (
      I0 => \gen_sep7_r[1]_i_2_n_0\,
      I1 => \^tx_rem_i\(0),
      I2 => \gen_sep7_r[0]_i_3_n_0\,
      I3 => \GEN_SEP7[1]_i_2_n_0\,
      I4 => GEN_SEP78_out,
      I5 => \^gen_sep7_i\(1),
      O => \GEN_SEP7[1]_i_1_n_0\
    );
\GEN_SEP7[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => datavalid_in_r2,
      I1 => \gen_sep7_r_reg_n_0_[1]\,
      O => \GEN_SEP7[1]_i_2_n_0\
    );
\GEN_SEP7[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00F000FF00F000"
    )
        port map (
      I0 => tx_dst_rdy_n_r_i_8_n_0,
      I1 => \GEN_SEP7[1]_i_4_n_0\,
      I2 => \^datavalid_in_r_reg_0\,
      I3 => \GEN_SEP7[1]_i_5_n_0\,
      I4 => \gen_sep7_r[0]_i_4_n_0\,
      I5 => tx_rem_r(0),
      O => GEN_SEP78_out
    );
\GEN_SEP7[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => do_cc_r,
      I1 => sof_to_eof_1_r,
      I2 => data_to_eof_1_r,
      O => \GEN_SEP7[1]_i_4_n_0\
    );
\GEN_SEP7[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111111F5"
    )
        port map (
      I0 => \gen_sep_r_reg_n_0_[1]\,
      I1 => \^gen_sep_reg[1]_0\,
      I2 => datavalid_in_r2,
      I3 => \^gen_cc_flop_1_i_0\,
      I4 => \^gen_cc_flop_0_i_0\,
      O => \GEN_SEP7[1]_i_5_n_0\
    );
\GEN_SEP7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \GEN_SEP7[0]_i_1_n_0\,
      Q => \^gen_sep7_i\(0),
      R => R0
    );
\GEN_SEP7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \GEN_SEP7[1]_i_1_n_0\,
      Q => \^gen_sep7_i\(1),
      R => R0
    );
\GEN_SEP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => \GEN_SEP[0]_i_2_n_0\,
      I1 => \gen_sep_r[0]_i_4_n_0\,
      I2 => \GEN_SEP[0]_i_3_n_0\,
      I3 => tx_dst_rdy_n_r_i_3_n_0,
      I4 => \GEN_SEP[0]_i_4_n_0\,
      I5 => \^gen_sep_reg[0]_0\,
      O => \GEN_SEP[0]_i_1_n_0\
    );
\GEN_SEP[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA8AA"
    )
        port map (
      I0 => p_1_in27_in,
      I1 => \^gen_cc_flop_0_i_0\,
      I2 => \^gen_cc_flop_1_i_0\,
      I3 => datavalid_in_r2,
      I4 => \gen_sep_r[0]_i_2_n_0\,
      O => \GEN_SEP[0]_i_2_n_0\
    );
\GEN_SEP[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AA82AA82A2A2AA8"
    )
        port map (
      I0 => \gen_sep_r[0]_i_6_n_0\,
      I1 => \^tx_rem_i\(1),
      I2 => \^tx_rem_i\(2),
      I3 => tx_dst_rdy_n_r_i_9_n_0,
      I4 => s_axi_tx_tkeep(0),
      I5 => s_axi_tx_tkeep(1),
      O => \GEN_SEP[0]_i_3_n_0\
    );
\GEN_SEP[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFEFEFEFE"
    )
        port map (
      I0 => \gen_sep_r[0]_i_2_n_0\,
      I1 => p_1_in27_in,
      I2 => \GEN_SEP[0]_i_5_n_0\,
      I3 => p_1_in22_in,
      I4 => datavalid_in_r2,
      I5 => \GEN_SEP[0]_i_6_n_0\,
      O => \GEN_SEP[0]_i_4_n_0\
    );
\GEN_SEP[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005400000000"
    )
        port map (
      I0 => do_cc_r,
      I1 => sof_to_eof_1_r,
      I2 => data_to_eof_1_r,
      I3 => tx_rem_r(0),
      I4 => \^datavalid_in_r_reg_0\,
      I5 => tx_dst_rdy_n_r_i_8_n_0,
      O => \GEN_SEP[0]_i_5_n_0\
    );
\GEN_SEP[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^gen_cc_flop_0_i_0\,
      I1 => \^gen_cc_flop_1_i_0\,
      I2 => \^gen_sep_reg[0]_0\,
      O => \GEN_SEP[0]_i_6_n_0\
    );
\GEN_SEP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => \GEN_SEP[1]_i_2_n_0\,
      I1 => \gen_sep_r[1]_i_3_n_0\,
      I2 => \GEN_SEP[1]_i_3_n_0\,
      I3 => tx_dst_rdy_n_r_i_3_n_0,
      I4 => \GEN_SEP[1]_i_4_n_0\,
      I5 => \^gen_sep_reg[1]_0\,
      O => \GEN_SEP[1]_i_1_n_0\
    );
\GEN_SEP[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA8AA"
    )
        port map (
      I0 => \gen_sep_r_reg_n_0_[1]\,
      I1 => \^gen_cc_flop_0_i_0\,
      I2 => \^gen_cc_flop_1_i_0\,
      I3 => datavalid_in_r2,
      I4 => \gen_sep_r[0]_i_2_n_0\,
      O => \GEN_SEP[1]_i_2_n_0\
    );
\GEN_SEP[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008AAAAAAAAAAAAA"
    )
        port map (
      I0 => \gen_sep_r[1]_i_4_n_0\,
      I1 => s_axi_tx_tkeep(1),
      I2 => s_axi_tx_tkeep(0),
      I3 => tx_dst_rdy_n_r_i_9_n_0,
      I4 => \^tx_rem_i\(2),
      I5 => \^tx_rem_i\(1),
      O => \GEN_SEP[1]_i_3_n_0\
    );
\GEN_SEP[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFEFEFEFE"
    )
        port map (
      I0 => \gen_sep_r[0]_i_2_n_0\,
      I1 => \gen_sep_r_reg_n_0_[1]\,
      I2 => \GEN_SEP[1]_i_5_n_0\,
      I3 => \gen_sep7_r_reg_n_0_[1]\,
      I4 => datavalid_in_r2,
      I5 => \GEN_SEP[1]_i_6_n_0\,
      O => \GEN_SEP[1]_i_4_n_0\
    );
\GEN_SEP[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540000000000"
    )
        port map (
      I0 => do_cc_r,
      I1 => sof_to_eof_1_r,
      I2 => data_to_eof_1_r,
      I3 => tx_rem_r(0),
      I4 => \^datavalid_in_r_reg_0\,
      I5 => tx_dst_rdy_n_r_i_8_n_0,
      O => \GEN_SEP[1]_i_5_n_0\
    );
\GEN_SEP[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^gen_cc_flop_0_i_0\,
      I1 => \^gen_cc_flop_1_i_0\,
      I2 => \^gen_sep_reg[1]_0\,
      O => \GEN_SEP[1]_i_6_n_0\
    );
\GEN_SEP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \GEN_SEP[0]_i_1_n_0\,
      Q => \^gen_sep_reg[0]_0\,
      R => R0
    );
\GEN_SEP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \GEN_SEP[1]_i_1_n_0\,
      Q => \^gen_sep_reg[1]_0\,
      R => R0
    );
\SEP_NB[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222E22"
    )
        port map (
      I0 => gen_sep_nb_r(0),
      I1 => \^datavalid_in_r_reg_0\,
      I2 => \^tx_dst_rdy_n_r_reg_0\,
      I3 => \^tx_rem_i\(1),
      I4 => \^tx_rem_i\(0),
      O => \SEP_NB[0]_i_1_n_0\
    );
\SEP_NB[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222E22"
    )
        port map (
      I0 => gen_sep_nb_r(1),
      I1 => \^datavalid_in_r_reg_0\,
      I2 => \^tx_dst_rdy_n_r_reg_0\,
      I3 => \^tx_rem_i\(2),
      I4 => \^tx_rem_i\(0),
      O => \SEP_NB[1]_i_1_n_0\
    );
\SEP_NB[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222E22"
    )
        port map (
      I0 => gen_sep_nb_r(2),
      I1 => \^datavalid_in_r_reg_0\,
      I2 => \^tx_dst_rdy_n_r_reg_0\,
      I3 => \^tx_rem_i\(3),
      I4 => \^tx_rem_i\(0),
      O => \SEP_NB[2]_i_1_n_0\
    );
\SEP_NB[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E222222"
    )
        port map (
      I0 => gen_sep_nb_r(3),
      I1 => \^datavalid_in_r_reg_0\,
      I2 => \^tx_dst_rdy_n_r_reg_0\,
      I3 => \^tx_rem_i\(1),
      I4 => \^tx_rem_i\(0),
      O => \SEP_NB[3]_i_1_n_0\
    );
\SEP_NB[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E222222"
    )
        port map (
      I0 => gen_sep_nb_r(4),
      I1 => \^datavalid_in_r_reg_0\,
      I2 => \^tx_dst_rdy_n_r_reg_0\,
      I3 => \^tx_rem_i\(2),
      I4 => \^tx_rem_i\(0),
      O => \SEP_NB[4]_i_1_n_0\
    );
\SEP_NB[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E222222"
    )
        port map (
      I0 => gen_sep_nb_r(5),
      I1 => \^datavalid_in_r_reg_0\,
      I2 => \^tx_dst_rdy_n_r_reg_0\,
      I3 => \^tx_rem_i\(3),
      I4 => \^tx_rem_i\(0),
      O => \SEP_NB[5]_i_1_n_0\
    );
\SEP_NB_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \SEP_NB[0]_i_1_n_0\,
      Q => sep_nb_i(0),
      R => '0'
    );
\SEP_NB_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \SEP_NB[1]_i_1_n_0\,
      Q => sep_nb_i(1),
      R => '0'
    );
\SEP_NB_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \SEP_NB[2]_i_1_n_0\,
      Q => sep_nb_i(2),
      R => '0'
    );
\SEP_NB_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \SEP_NB[3]_i_1_n_0\,
      Q => sep_nb_i(3),
      R => '0'
    );
\SEP_NB_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \SEP_NB[4]_i_1_n_0\,
      Q => sep_nb_i(4),
      R => '0'
    );
\SEP_NB_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \SEP_NB[5]_i_1_n_0\,
      Q => sep_nb_i(5),
      R => '0'
    );
\TX_DATA[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000EEEEEEEEE"
    )
        port map (
      I0 => rst_pma_init_usrclk,
      I1 => txdatavalid_symgen_i,
      I2 => tx_pe_data_v_i(0),
      I3 => \^gen_sep7_i\(0),
      I4 => \^gen_sep_reg[0]_0\,
      I5 => \TX_DATA_reg[47]\,
      O => stg5_reg
    );
\TX_DATA[47]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000EEEEEEEEE"
    )
        port map (
      I0 => rst_pma_init_usrclk_0,
      I1 => txdatavalid_symgen_i,
      I2 => tx_pe_data_v_i(1),
      I3 => \^gen_sep7_i\(1),
      I4 => \^gen_sep_reg[1]_0\,
      I5 => \TX_DATA_reg[47]_0\,
      O => stg5_reg_0
    );
\TX_DATA[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00AC00AC00A000"
    )
        port map (
      I0 => sep_nb_i(2),
      I1 => Q(21),
      I2 => \^gen_sep_reg[0]_0\,
      I3 => \TX_DATA_reg[47]\,
      I4 => tx_pe_data_v_i(0),
      I5 => \^gen_sep7_i\(0),
      O => \GEN_SEP7_reg[0]_0\(0)
    );
\TX_DATA[48]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00AC00AC00A000"
    )
        port map (
      I0 => sep_nb_i(5),
      I1 => Q(8),
      I2 => \^gen_sep_reg[1]_0\,
      I3 => \TX_DATA_reg[47]_0\,
      I4 => tx_pe_data_v_i(1),
      I5 => \^gen_sep7_i\(1),
      O => D(0)
    );
\TX_DATA[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00AC00AC00A000"
    )
        port map (
      I0 => sep_nb_i(1),
      I1 => Q(22),
      I2 => \^gen_sep_reg[0]_0\,
      I3 => \TX_DATA_reg[47]\,
      I4 => tx_pe_data_v_i(0),
      I5 => \^gen_sep7_i\(0),
      O => \GEN_SEP7_reg[0]_0\(1)
    );
\TX_DATA[49]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00AC00AC00A000"
    )
        port map (
      I0 => sep_nb_i(4),
      I1 => Q(9),
      I2 => \^gen_sep_reg[1]_0\,
      I3 => \TX_DATA_reg[47]_0\,
      I4 => tx_pe_data_v_i(1),
      I5 => \^gen_sep7_i\(1),
      O => D(1)
    );
\TX_DATA[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00AC00AC00A000"
    )
        port map (
      I0 => sep_nb_i(0),
      I1 => Q(23),
      I2 => \^gen_sep_reg[0]_0\,
      I3 => \TX_DATA_reg[47]\,
      I4 => tx_pe_data_v_i(0),
      I5 => \^gen_sep7_i\(0),
      O => \GEN_SEP7_reg[0]_0\(2)
    );
\TX_DATA[50]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00AC00AC00A000"
    )
        port map (
      I0 => sep_nb_i(3),
      I1 => Q(10),
      I2 => \^gen_sep_reg[1]_0\,
      I3 => \TX_DATA_reg[47]_0\,
      I4 => tx_pe_data_v_i(1),
      I5 => \^gen_sep7_i\(1),
      O => D(2)
    );
\TX_DATA[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => \^gen_sep7_i\(0),
      I1 => tx_pe_data_v_i(0),
      I2 => \TX_DATA_reg[47]\,
      I3 => \^gen_sep_reg[0]_0\,
      I4 => Q(24),
      O => \GEN_SEP7_reg[0]_0\(3)
    );
\TX_DATA[51]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => \^gen_sep7_i\(1),
      I1 => tx_pe_data_v_i(1),
      I2 => \TX_DATA_reg[47]_0\,
      I3 => \^gen_sep_reg[1]_0\,
      I4 => Q(11),
      O => D(3)
    );
\TX_DATA[52]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => tx_pe_data_v_i(0),
      I1 => \^gen_sep7_i\(0),
      I2 => \^gen_sep_reg[0]_0\,
      O => \TX_PE_DATA_V_reg[0]\
    );
\TX_DATA[52]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => tx_pe_data_v_i(1),
      I1 => \^gen_sep7_i\(1),
      I2 => \^gen_sep_reg[1]_0\,
      O => \TX_PE_DATA_V_reg[1]\
    );
\TX_DATA[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020F0202020202"
    )
        port map (
      I0 => gen_ch_bond_i(0),
      I1 => \^gen_cc_flop_0_i_0\,
      I2 => rst_pma_init_usrclk,
      I3 => channel_up_tx_if,
      I4 => \^gen_sep_reg[0]_0\,
      I5 => \TX_DATA_reg[54]\,
      O => \GEN_SEP7_reg[0]_0\(4)
    );
\TX_DATA[54]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020F0202020202"
    )
        port map (
      I0 => gen_ch_bond_i(0),
      I1 => \^gen_cc_flop_1_i_0\,
      I2 => rst_pma_init_usrclk_0,
      I3 => channel_up_tx_if,
      I4 => \^gen_sep_reg[1]_0\,
      I5 => \TX_DATA_reg[54]_0\,
      O => D(4)
    );
\TX_DATA[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444444444444444"
    )
        port map (
      I0 => rst_pma_init_usrclk,
      I1 => \^gen_cc_flop_0_i_0\,
      I2 => \TX_DATA_reg[55]\,
      I3 => Q(25),
      I4 => \TX_DATA_reg[55]_0\,
      I5 => \^gen_sep7_reg[0]_1\,
      O => \GEN_SEP7_reg[0]_0\(5)
    );
\TX_DATA[55]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444444444444444"
    )
        port map (
      I0 => rst_pma_init_usrclk_0,
      I1 => \^gen_cc_flop_1_i_0\,
      I2 => \TX_DATA_reg[55]_1\,
      I3 => Q(12),
      I4 => \TX_DATA_reg[55]_0\,
      I5 => \^gen_sep7_reg[1]_0\,
      O => D(5)
    );
\TX_DATA[55]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_sep7_i\(1),
      I1 => tx_pe_data_v_i(1),
      O => \^gen_sep7_reg[1]_0\
    );
\TX_DATA[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_sep7_i\(0),
      I1 => tx_pe_data_v_i(0),
      O => \^gen_sep7_reg[0]_1\
    );
\TX_DATA[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080808"
    )
        port map (
      I0 => \^gen_sep7_i\(0),
      I1 => \TX_DATA_reg[47]\,
      I2 => \^gen_sep_reg[0]_0\,
      I3 => Q(13),
      I4 => tx_pe_data_v_i(0),
      O => \GEN_SEP7_reg[0]_0\(6)
    );
\TX_DATA[56]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080808"
    )
        port map (
      I0 => \^gen_sep7_i\(1),
      I1 => \TX_DATA_reg[47]_0\,
      I2 => \^gen_sep_reg[1]_0\,
      I3 => Q(0),
      I4 => tx_pe_data_v_i(1),
      O => D(6)
    );
\TX_DATA[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF400000"
    )
        port map (
      I0 => \^gen_sep7_i\(0),
      I1 => tx_pe_data_v_i(0),
      I2 => Q(14),
      I3 => \^gen_sep_reg[0]_0\,
      I4 => \TX_DATA_reg[47]\,
      O => \GEN_SEP7_reg[0]_0\(7)
    );
\TX_DATA[57]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF400000"
    )
        port map (
      I0 => \^gen_sep7_i\(1),
      I1 => tx_pe_data_v_i(1),
      I2 => Q(1),
      I3 => \^gen_sep_reg[1]_0\,
      I4 => \TX_DATA_reg[47]_0\,
      O => D(7)
    );
\TX_DATA[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF400000"
    )
        port map (
      I0 => \^gen_sep7_i\(0),
      I1 => tx_pe_data_v_i(0),
      I2 => Q(15),
      I3 => \^gen_sep_reg[0]_0\,
      I4 => \TX_DATA_reg[47]\,
      O => \GEN_SEP7_reg[0]_0\(8)
    );
\TX_DATA[58]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF400000"
    )
        port map (
      I0 => \^gen_sep7_i\(1),
      I1 => tx_pe_data_v_i(1),
      I2 => Q(2),
      I3 => \^gen_sep_reg[1]_0\,
      I4 => \TX_DATA_reg[47]_0\,
      O => D(8)
    );
\TX_DATA[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00F000F200F0"
    )
        port map (
      I0 => Q(16),
      I1 => \^gen_sep7_i\(0),
      I2 => \^gen_ch_bond_int_reg\,
      I3 => rst_pma_init_usrclk,
      I4 => channel_up_tx_if,
      I5 => \^gen_sep_reg[0]_0\,
      O => \GEN_SEP7_reg[0]_0\(9)
    );
\TX_DATA[59]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00F000F200F0"
    )
        port map (
      I0 => Q(3),
      I1 => \^gen_sep7_i\(1),
      I2 => \^gen_ch_bond_int_reg_0\,
      I3 => rst_pma_init_usrclk_0,
      I4 => channel_up_tx_if,
      I5 => \^gen_sep_reg[1]_0\,
      O => D(9)
    );
\TX_DATA[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00F000F200F0"
    )
        port map (
      I0 => Q(17),
      I1 => \^gen_sep7_i\(0),
      I2 => \^gen_ch_bond_int_reg\,
      I3 => rst_pma_init_usrclk,
      I4 => channel_up_tx_if,
      I5 => \^gen_sep_reg[0]_0\,
      O => \GEN_SEP7_reg[0]_0\(10)
    );
\TX_DATA[60]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00F000F200F0"
    )
        port map (
      I0 => Q(4),
      I1 => \^gen_sep7_i\(1),
      I2 => \^gen_ch_bond_int_reg_0\,
      I3 => rst_pma_init_usrclk_0,
      I4 => channel_up_tx_if,
      I5 => \^gen_sep_reg[1]_0\,
      O => D(10)
    );
\TX_DATA[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF00300020"
    )
        port map (
      I0 => Q(18),
      I1 => \^gen_sep_reg[0]_0\,
      I2 => channel_up_tx_if,
      I3 => rst_pma_init_usrclk,
      I4 => \^gen_sep7_i\(0),
      I5 => \^gen_ch_bond_int_reg\,
      O => \GEN_SEP7_reg[0]_0\(11)
    );
\TX_DATA[61]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF00300020"
    )
        port map (
      I0 => Q(5),
      I1 => \^gen_sep_reg[1]_0\,
      I2 => channel_up_tx_if,
      I3 => rst_pma_init_usrclk_0,
      I4 => \^gen_sep7_i\(1),
      I5 => \^gen_ch_bond_int_reg_0\,
      O => D(11)
    );
\TX_DATA[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF00300020"
    )
        port map (
      I0 => Q(19),
      I1 => \^gen_sep_reg[0]_0\,
      I2 => channel_up_tx_if,
      I3 => rst_pma_init_usrclk,
      I4 => \^gen_sep7_i\(0),
      I5 => \^gen_ch_bond_int_reg\,
      O => \GEN_SEP7_reg[0]_0\(12)
    );
\TX_DATA[62]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF00300020"
    )
        port map (
      I0 => Q(6),
      I1 => \^gen_sep_reg[1]_0\,
      I2 => channel_up_tx_if,
      I3 => rst_pma_init_usrclk_0,
      I4 => \^gen_sep7_i\(1),
      I5 => \^gen_ch_bond_int_reg_0\,
      O => D(12)
    );
\TX_DATA[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEFF"
    )
        port map (
      I0 => gen_na_idles_i,
      I1 => gen_ch_bond_i(0),
      I2 => \^gen_cc_flop_0_i_0\,
      I3 => \^gen_sep_reg[0]_0\,
      I4 => \^gen_sep7_i\(0),
      I5 => tx_pe_data_v_i(0),
      O => \^gen_ch_bond_int_reg\
    );
\TX_DATA[62]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEFF"
    )
        port map (
      I0 => gen_na_idles_i,
      I1 => gen_ch_bond_i(0),
      I2 => \^gen_cc_flop_1_i_0\,
      I3 => \^gen_sep_reg[1]_0\,
      I4 => \^gen_sep7_i\(1),
      I5 => tx_pe_data_v_i(1),
      O => \^gen_ch_bond_int_reg_0\
    );
\TX_DATA[63]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080808"
    )
        port map (
      I0 => \^gen_sep7_i\(0),
      I1 => \TX_DATA_reg[47]\,
      I2 => \^gen_sep_reg[0]_0\,
      I3 => Q(20),
      I4 => tx_pe_data_v_i(0),
      O => \GEN_SEP7_reg[0]_0\(13)
    );
\TX_DATA[63]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080808"
    )
        port map (
      I0 => \^gen_sep7_i\(1),
      I1 => \TX_DATA_reg[47]_0\,
      I2 => \^gen_sep_reg[1]_0\,
      I3 => Q(7),
      I4 => tx_pe_data_v_i(1),
      O => D(13)
    );
TX_HEADER_1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^gen_sep7_i\(0),
      I1 => \^gen_sep_reg[0]_0\,
      I2 => channel_up_tx_if,
      O => \GEN_SEP7_reg[0]_2\
    );
\TX_HEADER_1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^gen_sep7_i\(1),
      I1 => \^gen_sep_reg[1]_0\,
      I2 => channel_up_tx_if,
      O => \GEN_SEP7_reg[1]_1\
    );
data_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDF00"
    )
        port map (
      I0 => s_axi_tx_tvalid,
      I1 => \^tx_dst_rdy_n_r_reg_0\,
      I2 => s_axi_tx_tlast,
      I3 => sof_to_data_r,
      I4 => data_r,
      O => next_data_c
    );
data_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => next_data_c,
      Q => data_r,
      R => R0
    );
data_to_eof_1_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020202000"
    )
        port map (
      I0 => s_axi_tx_tlast,
      I1 => \^tx_dst_rdy_n_r_reg_0\,
      I2 => s_axi_tx_tvalid,
      I3 => data_r,
      I4 => sof_to_data_r,
      I5 => s_axi_tx_tkeep_1_sn_1,
      O => next_data_to_eof_1_c
    );
data_to_eof_1_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => next_data_to_eof_1_c,
      Q => data_to_eof_1_r,
      R => R0
    );
data_to_eof_2_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => data_to_eof_1_r,
      Q => data_to_eof_2_r,
      R => R0
    );
datavalid_in_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^datavalid_in_r_reg_0\,
      Q => datavalid_in_r2,
      R => '0'
    );
datavalid_in_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => txdatavalid_i,
      Q => \^datavalid_in_r_reg_0\,
      R => '0'
    );
do_cc_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => do_cc_r_reg0,
      Q => do_cc_r,
      R => '0'
    );
eof_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => do_cc_r,
      O => pdu_ok_c
    );
eof_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200000000000"
    )
        port map (
      I0 => s_axi_tx_tlast,
      I1 => \^tx_dst_rdy_n_r_reg_0\,
      I2 => s_axi_tx_tvalid,
      I3 => data_r,
      I4 => sof_to_data_r,
      I5 => s_axi_tx_tkeep_1_sn_1,
      O => next_eof_c
    );
eof_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => s_axi_tx_tkeep(1),
      I1 => s_axi_tx_tkeep(0),
      I2 => tx_dst_rdy_n_r_i_9_n_0,
      I3 => \^tx_rem_i\(2),
      I4 => \^tx_rem_i\(1),
      I5 => \^tx_rem_i\(0),
      O => s_axi_tx_tkeep_1_sn_1
    );
eof_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => next_eof_c,
      Q => eof_r,
      R => R0
    );
extend_cc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => extend_cc_r_reg_0,
      Q => extend_cc_r,
      R => '0'
    );
gen_cc_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => do_cc_r,
      Q => \^gen_cc_flop_0_i_0\,
      R => R0
    );
gen_cc_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => do_cc_r,
      Q => \^gen_cc_flop_1_i_0\,
      R => R0
    );
gen_cc_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_cc_flop_1_i_0\,
      I1 => \^gen_cc_flop_0_i_0\,
      O => gen_cc_r0
    );
gen_cc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => gen_cc_r0,
      Q => gen_cc_r,
      R => '0'
    );
\gen_sep7_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \gen_sep7_r[0]_i_2_n_0\,
      I1 => \gen_sep7_r[0]_i_3_n_0\,
      I2 => datavalid_in_r2,
      I3 => p_1_in22_in,
      O => \gen_sep7_r[0]_i_1_n_0\
    );
\gen_sep7_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000200000FF20"
    )
        port map (
      I0 => tx_dst_rdy_n_r_i_3_n_0,
      I1 => do_cc_r,
      I2 => s_axi_tx_tvalid,
      I3 => \^tx_rem_i\(0),
      I4 => \gen_sep7_r[0]_i_4_n_0\,
      I5 => \^datavalid_in_r_reg_0\,
      O => \gen_sep7_r[0]_i_2_n_0\
    );
\gen_sep7_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F777F7777777F"
    )
        port map (
      I0 => \^tx_rem_i\(1),
      I1 => \^tx_rem_i\(2),
      I2 => \tx_rem_r[3]_i_4_n_0\,
      I3 => \gen_sep7_r[0]_i_5_n_0\,
      I4 => s_axi_tx_tkeep(0),
      I5 => s_axi_tx_tkeep(1),
      O => \gen_sep7_r[0]_i_3_n_0\
    );
\gen_sep7_r[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^tx_dst_rdy_n_r_reg_0\,
      I1 => s_axi_tx_tlast,
      O => \gen_sep7_r[0]_i_4_n_0\
    );
\gen_sep7_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444044404040404"
    )
        port map (
      I0 => \tx_rem_r[3]_i_2_n_0\,
      I1 => \tx_rem_r[0]_i_4_n_0\,
      I2 => s_axi_tx_tkeep(7),
      I3 => s_axi_tx_tkeep(9),
      I4 => \tx_rem_r[3]_i_5_n_0\,
      I5 => s_axi_tx_tkeep(8),
      O => \gen_sep7_r[0]_i_5_n_0\
    );
\gen_sep7_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \gen_sep7_r[0]_i_3_n_0\,
      I1 => \^tx_rem_i\(0),
      I2 => \gen_sep7_r[1]_i_2_n_0\,
      I3 => datavalid_in_r2,
      I4 => \gen_sep7_r_reg_n_0_[1]\,
      O => \gen_sep7_r[1]_i_1_n_0\
    );
\gen_sep7_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008FF00000000"
    )
        port map (
      I0 => tx_dst_rdy_n_r_i_3_n_0,
      I1 => s_axi_tx_tvalid,
      I2 => do_cc_r,
      I3 => \^datavalid_in_r_reg_0\,
      I4 => \^tx_dst_rdy_n_r_reg_0\,
      I5 => s_axi_tx_tlast,
      O => \gen_sep7_r[1]_i_2_n_0\
    );
\gen_sep7_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \gen_sep7_r[0]_i_1_n_0\,
      Q => p_1_in22_in,
      R => '0'
    );
\gen_sep7_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \gen_sep7_r[1]_i_1_n_0\,
      Q => \gen_sep7_r_reg_n_0_[1]\,
      R => '0'
    );
\gen_sep_nb_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^tx_dst_rdy_n_r_reg_0\,
      I1 => \^tx_rem_i\(0),
      I2 => \^tx_rem_i\(1),
      O => gen_sep_nb_c(0)
    );
\gen_sep_nb_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^tx_dst_rdy_n_r_reg_0\,
      I1 => \^tx_rem_i\(0),
      I2 => \^tx_rem_i\(2),
      O => gen_sep_nb_c(1)
    );
\gen_sep_nb_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^tx_dst_rdy_n_r_reg_0\,
      I1 => \^tx_rem_i\(0),
      I2 => \^tx_rem_i\(3),
      O => gen_sep_nb_c(2)
    );
\gen_sep_nb_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^tx_dst_rdy_n_r_reg_0\,
      I1 => \^tx_rem_i\(0),
      I2 => \^tx_rem_i\(1),
      O => gen_sep_nb_c(3)
    );
\gen_sep_nb_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^tx_dst_rdy_n_r_reg_0\,
      I1 => \^tx_rem_i\(0),
      I2 => \^tx_rem_i\(2),
      O => gen_sep_nb_c(4)
    );
\gen_sep_nb_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^tx_dst_rdy_n_r_reg_0\,
      I1 => \^tx_rem_i\(0),
      I2 => \^tx_rem_i\(3),
      O => gen_sep_nb_c(5)
    );
\gen_sep_nb_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => gen_sep_nb_c(0),
      Q => gen_sep_nb_r(0),
      R => '0'
    );
\gen_sep_nb_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => gen_sep_nb_c(1),
      Q => gen_sep_nb_r(1),
      R => '0'
    );
\gen_sep_nb_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => gen_sep_nb_c(2),
      Q => gen_sep_nb_r(2),
      R => '0'
    );
\gen_sep_nb_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => gen_sep_nb_c(3),
      Q => gen_sep_nb_r(3),
      R => '0'
    );
\gen_sep_nb_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => gen_sep_nb_c(4),
      Q => gen_sep_nb_r(4),
      R => '0'
    );
\gen_sep_nb_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => gen_sep_nb_c(5),
      Q => gen_sep_nb_r(5),
      R => '0'
    );
\gen_sep_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000FFFCFFFC"
    )
        port map (
      I0 => p_1_in27_in,
      I1 => \gen_sep_r[0]_i_2_n_0\,
      I2 => \gen_sep_r[0]_i_3_n_0\,
      I3 => \gen_sep_r[0]_i_4_n_0\,
      I4 => \gen_sep_r[0]_i_5_n_0\,
      I5 => \^datavalid_in_r_reg_0\,
      O => \gen_sep_r[0]_i_1_n_0\
    );
\gen_sep_r[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_tx_tlast,
      I1 => \^tx_dst_rdy_n_r_reg_0\,
      I2 => \^datavalid_in_r_reg_0\,
      O => \gen_sep_r[0]_i_2_n_0\
    );
\gen_sep_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFE000000000000"
    )
        port map (
      I0 => tx_dst_rdy_n_r_i_10_n_0,
      I1 => tx_dst_rdy_n_r_i_9_n_0,
      I2 => \^tx_rem_i\(2),
      I3 => \^tx_rem_i\(1),
      I4 => \gen_sep_r[0]_i_6_n_0\,
      I5 => tx_dst_rdy_n_r_i_3_n_0,
      O => \gen_sep_r[0]_i_3_n_0\
    );
\gen_sep_r[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100000"
    )
        port map (
      I0 => tx_rem_r(0),
      I1 => do_cc_r,
      I2 => sof_to_eof_1_r,
      I3 => data_to_eof_1_r,
      I4 => tx_dst_rdy_n_r_i_8_n_0,
      O => \gen_sep_r[0]_i_4_n_0\
    );
\gen_sep_r[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^gen_cc_flop_0_i_0\,
      I1 => \^gen_cc_flop_1_i_0\,
      I2 => datavalid_in_r2,
      O => \gen_sep_r[0]_i_5_n_0\
    );
\gen_sep_r[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BBBF"
    )
        port map (
      I0 => \tx_rem_r[0]_i_3_n_0\,
      I1 => \gen_sep_r[0]_i_7_n_0\,
      I2 => \tx_rem_r[0]_i_5_n_0\,
      I3 => \tx_rem_r[0]_i_6_n_0\,
      I4 => do_cc_r,
      I5 => tx_dst_rdy_n_r_i_5_n_0,
      O => \gen_sep_r[0]_i_6_n_0\
    );
\gen_sep_r[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_tx_tkeep(1),
      I1 => s_axi_tx_tkeep(3),
      I2 => s_axi_tx_tkeep(0),
      I3 => s_axi_tx_tkeep(2),
      O => \gen_sep_r[0]_i_7_n_0\
    );
\gen_sep_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000FFFCFFFC"
    )
        port map (
      I0 => \gen_sep_r_reg_n_0_[1]\,
      I1 => \gen_sep_r[0]_i_2_n_0\,
      I2 => \gen_sep_r[1]_i_2_n_0\,
      I3 => \gen_sep_r[1]_i_3_n_0\,
      I4 => \gen_sep_r[0]_i_5_n_0\,
      I5 => \^datavalid_in_r_reg_0\,
      O => \gen_sep_r[1]_i_1_n_0\
    );
\gen_sep_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F000000000000"
    )
        port map (
      I0 => \^tx_rem_i\(1),
      I1 => \^tx_rem_i\(2),
      I2 => tx_dst_rdy_n_r_i_9_n_0,
      I3 => tx_dst_rdy_n_r_i_10_n_0,
      I4 => \gen_sep_r[1]_i_4_n_0\,
      I5 => tx_dst_rdy_n_r_i_3_n_0,
      O => \gen_sep_r[1]_i_2_n_0\
    );
\gen_sep_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => do_cc_r,
      I1 => sof_to_eof_1_r,
      I2 => data_to_eof_1_r,
      I3 => tx_rem_r(0),
      I4 => tx_dst_rdy_n_r_i_8_n_0,
      O => \gen_sep_r[1]_i_3_n_0\
    );
\gen_sep_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010101000"
    )
        port map (
      I0 => do_cc_r,
      I1 => \tx_rem_r[0]_i_3_n_0\,
      I2 => \gen_sep_r[0]_i_7_n_0\,
      I3 => \tx_rem_r[0]_i_5_n_0\,
      I4 => \tx_rem_r[0]_i_6_n_0\,
      I5 => tx_dst_rdy_n_r_i_5_n_0,
      O => \gen_sep_r[1]_i_4_n_0\
    );
\gen_sep_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \gen_sep_r[0]_i_1_n_0\,
      Q => p_1_in27_in,
      R => '0'
    );
\gen_sep_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \gen_sep_r[1]_i_1_n_0\,
      Q => \gen_sep_r_reg_n_0_[1]\,
      R => '0'
    );
idle_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \^tx_dst_rdy_n_r_reg_0\,
      I1 => s_axi_tx_tvalid,
      I2 => new_pkt_r,
      I3 => sof_to_eof_1_r_i_2_n_0,
      O => next_idle_c
    );
idle_r_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => next_idle_c,
      Q => idle_r,
      S => R0
    );
in_frame_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3FF0004"
    )
        port map (
      I0 => new_pkt_r,
      I1 => s_axi_tx_tvalid,
      I2 => \^tx_dst_rdy_n_r_reg_0\,
      I3 => s_axi_tx_tlast,
      I4 => in_frame_r_reg,
      O => new_pkt_r_reg
    );
s_axi_tx_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tx_dst_rdy_n_r_reg_0\,
      O => s_axi_tx_tready
    );
sof_and_eof_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axi_tx_tkeep_1_sn_1,
      I1 => new_pkt_r,
      I2 => s_axi_tx_tvalid,
      I3 => \^tx_dst_rdy_n_r_reg_0\,
      I4 => s_axi_tx_tlast,
      I5 => sof_to_eof_1_r_i_2_n_0,
      O => next_sof_and_eof_c
    );
sof_and_eof_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => next_sof_and_eof_c,
      Q => sof_and_eof_r,
      R => R0
    );
sof_to_data_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => s_axi_tx_tlast,
      I1 => new_pkt_r,
      I2 => s_axi_tx_tvalid,
      I3 => \^tx_dst_rdy_n_r_reg_0\,
      I4 => sof_to_eof_1_r_i_2_n_0,
      O => next_sof_to_data_c
    );
sof_to_data_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => next_sof_to_data_c,
      Q => sof_to_data_r,
      R => R0
    );
sof_to_eof_1_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => s_axi_tx_tkeep_1_sn_1,
      I1 => new_pkt_r,
      I2 => s_axi_tx_tvalid,
      I3 => \^tx_dst_rdy_n_r_reg_0\,
      I4 => s_axi_tx_tlast,
      I5 => sof_to_eof_1_r_i_2_n_0,
      O => next_sof_to_eof_1_c
    );
sof_to_eof_1_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_to_eof_2_r,
      I1 => sof_to_eof_2_r,
      I2 => eof_r,
      I3 => idle_r,
      I4 => sof_and_eof_r,
      O => sof_to_eof_1_r_i_2_n_0
    );
sof_to_eof_1_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => next_sof_to_eof_1_c,
      Q => sof_to_eof_1_r,
      R => R0
    );
sof_to_eof_2_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => sof_to_eof_1_r,
      Q => sof_to_eof_2_r,
      R => R0
    );
tx_dst_rdy_n_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAEA"
    )
        port map (
      I0 => tx_dst_rdy_n_r_i_2_n_0,
      I1 => tx_dst_rdy_n_r_i_3_n_0,
      I2 => tx_dst_rdy_n_r_i_4_n_0,
      I3 => tx_dst_rdy_n_r_i_5_n_0,
      I4 => tx_dst_rdy_n_r_i_6_n_0,
      I5 => tx_dst_rdy_n_r_i_7_n_0,
      O => tx_dst_rdy_n_r0
    );
tx_dst_rdy_n_r_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_tx_tkeep(0),
      I1 => s_axi_tx_tkeep(1),
      O => tx_dst_rdy_n_r_i_10_n_0
    );
tx_dst_rdy_n_r_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_tx_tkeep(0),
      I1 => s_axi_tx_tkeep(2),
      I2 => s_axi_tx_tkeep(4),
      I3 => s_axi_tx_tkeep(6),
      O => tx_dst_rdy_n_r_i_11_n_0
    );
tx_dst_rdy_n_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EE0000"
    )
        port map (
      I0 => data_to_eof_1_r,
      I1 => sof_to_eof_1_r,
      I2 => gen_cc_r,
      I3 => \^datavalid_in_r_reg_0\,
      I4 => tx_dst_rdy_n_r_i_8_n_0,
      O => tx_dst_rdy_n_r_i_2_n_0
    );
tx_dst_rdy_n_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0400"
    )
        port map (
      I0 => \^tx_dst_rdy_n_r_reg_0\,
      I1 => s_axi_tx_tvalid,
      I2 => new_pkt_r,
      I3 => sof_to_eof_1_r_i_2_n_0,
      I4 => sof_to_data_r,
      I5 => data_r,
      O => tx_dst_rdy_n_r_i_3_n_0
    );
tx_dst_rdy_n_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA0AAA0AAAAAAB"
    )
        port map (
      I0 => gen_cc_r,
      I1 => \^tx_rem_i\(0),
      I2 => \^tx_rem_i\(1),
      I3 => \^tx_rem_i\(2),
      I4 => tx_dst_rdy_n_r_i_9_n_0,
      I5 => tx_dst_rdy_n_r_i_10_n_0,
      O => tx_dst_rdy_n_r_i_4_n_0
    );
tx_dst_rdy_n_r_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => s_axi_tx_tlast,
      I1 => \^tx_dst_rdy_n_r_reg_0\,
      I2 => s_axi_tx_tvalid,
      O => tx_dst_rdy_n_r_i_5_n_0
    );
tx_dst_rdy_n_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => DO_CC,
      I1 => \^datavalid_in_r_reg_0\,
      I2 => \^tx_dst_rdy_n_r_reg_0\,
      I3 => s_axi_tx_tlast,
      O => tx_dst_rdy_n_r_i_6_n_0
    );
tx_dst_rdy_n_r_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => txdatavalid_i,
      I1 => do_cc_r,
      I2 => txeof_txdv_coincide_r,
      O => tx_dst_rdy_n_r_i_7_n_0
    );
tx_dst_rdy_n_r_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tx_rem_r(1),
      I1 => tx_rem_r(2),
      I2 => tx_rem_r(3),
      O => tx_dst_rdy_n_r_i_8_n_0
    );
tx_dst_rdy_n_r_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEFFFFAAAAAAAA"
    )
        port map (
      I0 => \tx_rem_r[3]_i_4_n_0\,
      I1 => s_axi_tx_tkeep(8),
      I2 => \tx_rem_r[3]_i_5_n_0\,
      I3 => s_axi_tx_tkeep(9),
      I4 => s_axi_tx_tkeep(7),
      I5 => tx_dst_rdy_n_r_i_11_n_0,
      O => tx_dst_rdy_n_r_i_9_n_0
    );
tx_dst_rdy_n_r_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_dst_rdy_n_r0,
      Q => \^tx_dst_rdy_n_r_reg_0\,
      S => R0
    );
\tx_rem_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_tx_tlast,
      I1 => \^tx_dst_rdy_n_r_reg_0\,
      O => tx_rem_r0
    );
\tx_rem_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040000000"
    )
        port map (
      I0 => \tx_rem_r[0]_i_3_n_0\,
      I1 => s_axi_tx_tkeep(1),
      I2 => s_axi_tx_tkeep(3),
      I3 => \tx_rem_r[0]_i_4_n_0\,
      I4 => \tx_rem_r[0]_i_5_n_0\,
      I5 => \tx_rem_r[0]_i_6_n_0\,
      O => \^tx_rem_i\(0)
    );
\tx_rem_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s_axi_tx_tkeep(5),
      I1 => s_axi_tx_tkeep(7),
      I2 => s_axi_tx_tkeep(4),
      I3 => s_axi_tx_tkeep(6),
      O => \tx_rem_r[0]_i_3_n_0\
    );
\tx_rem_r[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_tx_tkeep(2),
      I1 => s_axi_tx_tkeep(0),
      O => \tx_rem_r[0]_i_4_n_0\
    );
\tx_rem_r[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s_axi_tx_tkeep(12),
      I1 => s_axi_tx_tkeep(13),
      I2 => s_axi_tx_tkeep(14),
      I3 => s_axi_tx_tkeep(15),
      O => \tx_rem_r[0]_i_5_n_0\
    );
\tx_rem_r[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s_axi_tx_tkeep(8),
      I1 => s_axi_tx_tkeep(9),
      I2 => s_axi_tx_tkeep(10),
      I3 => s_axi_tx_tkeep(11),
      O => \tx_rem_r[0]_i_6_n_0\
    );
\tx_rem_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080808000"
    )
        port map (
      I0 => \tx_rem_r[0]_i_4_n_0\,
      I1 => s_axi_tx_tkeep(3),
      I2 => s_axi_tx_tkeep(1),
      I3 => \tx_rem_r[0]_i_3_n_0\,
      I4 => \tx_rem_r[0]_i_5_n_0\,
      I5 => \tx_rem_r[0]_i_6_n_0\,
      O => \^tx_rem_i\(1)
    );
\tx_rem_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888A888A8A8A888"
    )
        port map (
      I0 => \tx_rem_r[2]_i_2_n_0\,
      I1 => \tx_rem_r[2]_i_3_n_0\,
      I2 => \tx_rem_r[2]_i_4_n_0\,
      I3 => \tx_rem_r[2]_i_5_n_0\,
      I4 => \tx_rem_r[2]_i_6_n_0\,
      I5 => \tx_rem_r[2]_i_7_n_0\,
      O => \^tx_rem_i\(2)
    );
\tx_rem_r[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_tx_tkeep(1),
      I1 => s_axi_tx_tkeep(0),
      O => \tx_rem_r[2]_i_2_n_0\
    );
\tx_rem_r[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axi_tx_tkeep(3),
      I1 => s_axi_tx_tkeep(2),
      O => \tx_rem_r[2]_i_3_n_0\
    );
\tx_rem_r[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_tx_tkeep(5),
      I1 => s_axi_tx_tkeep(4),
      O => \tx_rem_r[2]_i_4_n_0\
    );
\tx_rem_r[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axi_tx_tkeep(7),
      I1 => s_axi_tx_tkeep(6),
      O => \tx_rem_r[2]_i_5_n_0\
    );
\tx_rem_r[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888FFFFFFFFFFFF"
    )
        port map (
      I0 => s_axi_tx_tkeep(13),
      I1 => s_axi_tx_tkeep(12),
      I2 => s_axi_tx_tkeep(15),
      I3 => s_axi_tx_tkeep(14),
      I4 => s_axi_tx_tkeep(10),
      I5 => s_axi_tx_tkeep(11),
      O => \tx_rem_r[2]_i_6_n_0\
    );
\tx_rem_r[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axi_tx_tkeep(9),
      I1 => s_axi_tx_tkeep(8),
      O => \tx_rem_r[2]_i_7_n_0\
    );
\tx_rem_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF75005500"
    )
        port map (
      I0 => s_axi_tx_tkeep(1),
      I1 => \tx_rem_r[3]_i_2_n_0\,
      I2 => s_axi_tx_tkeep(2),
      I3 => s_axi_tx_tkeep(0),
      I4 => \tx_rem_r[3]_i_3_n_0\,
      I5 => \tx_rem_r[3]_i_4_n_0\,
      O => \^tx_rem_i\(3)
    );
\tx_rem_r[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axi_tx_tkeep(6),
      I1 => s_axi_tx_tkeep(4),
      O => \tx_rem_r[3]_i_2_n_0\
    );
\tx_rem_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => s_axi_tx_tkeep(8),
      I1 => \tx_rem_r[3]_i_5_n_0\,
      I2 => s_axi_tx_tkeep(9),
      I3 => s_axi_tx_tkeep(7),
      O => \tx_rem_r[3]_i_3_n_0\
    );
\tx_rem_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4040C040"
    )
        port map (
      I0 => s_axi_tx_tkeep(3),
      I1 => s_axi_tx_tkeep(2),
      I2 => s_axi_tx_tkeep(0),
      I3 => s_axi_tx_tkeep(4),
      I4 => s_axi_tx_tkeep(5),
      O => \tx_rem_r[3]_i_4_n_0\
    );
\tx_rem_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F7555500000000"
    )
        port map (
      I0 => s_axi_tx_tkeep(11),
      I1 => s_axi_tx_tkeep(13),
      I2 => s_axi_tx_tkeep(14),
      I3 => s_axi_tx_tkeep(15),
      I4 => s_axi_tx_tkeep(12),
      I5 => s_axi_tx_tkeep(10),
      O => \tx_rem_r[3]_i_5_n_0\
    );
\tx_rem_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => tx_rem_r0,
      D => \^tx_rem_i\(0),
      Q => tx_rem_r(0),
      R => '0'
    );
\tx_rem_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => tx_rem_r0,
      D => \^tx_rem_i\(1),
      Q => tx_rem_r(1),
      R => '0'
    );
\tx_rem_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => tx_rem_r0,
      D => \^tx_rem_i\(2),
      Q => tx_rem_r(2),
      R => '0'
    );
\tx_rem_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => tx_rem_r0,
      D => \^tx_rem_i\(3),
      Q => tx_rem_r(3),
      R => '0'
    );
txeof_txdv_coincide_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => txeof_txdv_coincide_r0,
      Q => txeof_txdv_coincide_r,
      R => R0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_TX_LL_DATAPATH is
  port (
    in_frame_r_reg_0 : out STD_LOGIC;
    tx_pe_data_v_i : out STD_LOGIC_VECTOR ( 0 to 1 );
    \TX_PE_DATA_reg[49]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 125 downto 0 );
    \TX_PE_DATA_reg[113]_0\ : out STD_LOGIC;
    R0 : in STD_LOGIC;
    in_frame_r_reg_1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    channel_bond_r : in STD_LOGIC;
    wait_for_lane_up_r : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 1 );
    gen_sep7_i : in STD_LOGIC_VECTOR ( 0 to 1 );
    new_pkt_r : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    tx_dst_rdy_n_i : in STD_LOGIC;
    tx_rem_i : in STD_LOGIC_VECTOR ( 0 to 3 );
    s_axi_tx_tlast : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 127 )
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_TX_LL_DATAPATH;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_TX_LL_DATAPATH is
  signal \TX_PE_DATA_V[0]_i_1_n_0\ : STD_LOGIC;
  signal \TX_PE_DATA_V[1]_i_1_n_0\ : STD_LOGIC;
  signal \^in_frame_r_reg_0\ : STD_LOGIC;
  signal tx_pe_data_i : STD_LOGIC_VECTOR ( 49 to 113 );
  signal \^tx_pe_data_v_i\ : STD_LOGIC_VECTOR ( 0 to 1 );
begin
  in_frame_r_reg_0 <= \^in_frame_r_reg_0\;
  tx_pe_data_v_i(0 to 1) <= \^tx_pe_data_v_i\(0 to 1);
\TX_DATA[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200020000"
    )
        port map (
      I0 => tx_pe_data_i(49),
      I1 => channel_bond_r,
      I2 => wait_for_lane_up_r,
      I3 => gen_cc_i(0),
      I4 => \^tx_pe_data_v_i\(0),
      I5 => gen_sep7_i(0),
      O => \TX_PE_DATA_reg[49]_0\
    );
\TX_DATA[54]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200020000"
    )
        port map (
      I0 => tx_pe_data_i(113),
      I1 => channel_bond_r,
      I2 => wait_for_lane_up_r,
      I3 => gen_cc_i(1),
      I4 => \^tx_pe_data_v_i\(1),
      I5 => gen_sep7_i(1),
      O => \TX_PE_DATA_reg[113]_0\
    );
\TX_PE_DATA_V[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => new_pkt_r,
      I1 => \^in_frame_r_reg_0\,
      I2 => s_axi_tx_tvalid,
      I3 => tx_dst_rdy_n_i,
      O => \TX_PE_DATA_V[0]_i_1_n_0\
    );
\TX_PE_DATA_V[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E00010F0F0F0F0"
    )
        port map (
      I0 => tx_rem_i(2),
      I1 => tx_rem_i(1),
      I2 => \TX_PE_DATA_V[0]_i_1_n_0\,
      I3 => tx_rem_i(3),
      I4 => tx_rem_i(0),
      I5 => s_axi_tx_tlast,
      O => \TX_PE_DATA_V[1]_i_1_n_0\
    );
\TX_PE_DATA_V_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_V[0]_i_1_n_0\,
      Q => \^tx_pe_data_v_i\(0),
      R => '0'
    );
\TX_PE_DATA_V_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_V[1]_i_1_n_0\,
      Q => \^tx_pe_data_v_i\(1),
      R => '0'
    );
\TX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(0),
      Q => Q(125),
      R => '0'
    );
\TX_PE_DATA_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(100),
      Q => Q(26),
      R => '0'
    );
\TX_PE_DATA_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(101),
      Q => Q(25),
      R => '0'
    );
\TX_PE_DATA_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(102),
      Q => Q(24),
      R => '0'
    );
\TX_PE_DATA_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(103),
      Q => Q(23),
      R => '0'
    );
\TX_PE_DATA_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(104),
      Q => Q(22),
      R => '0'
    );
\TX_PE_DATA_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(105),
      Q => Q(21),
      R => '0'
    );
\TX_PE_DATA_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(106),
      Q => Q(20),
      R => '0'
    );
\TX_PE_DATA_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(107),
      Q => Q(19),
      R => '0'
    );
\TX_PE_DATA_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(108),
      Q => Q(18),
      R => '0'
    );
\TX_PE_DATA_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(109),
      Q => Q(17),
      R => '0'
    );
\TX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(10),
      Q => Q(115),
      R => '0'
    );
\TX_PE_DATA_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(110),
      Q => Q(16),
      R => '0'
    );
\TX_PE_DATA_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(111),
      Q => Q(15),
      R => '0'
    );
\TX_PE_DATA_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(112),
      Q => Q(14),
      R => '0'
    );
\TX_PE_DATA_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(113),
      Q => tx_pe_data_i(113),
      R => '0'
    );
\TX_PE_DATA_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(114),
      Q => Q(13),
      R => '0'
    );
\TX_PE_DATA_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(115),
      Q => Q(12),
      R => '0'
    );
\TX_PE_DATA_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(116),
      Q => Q(11),
      R => '0'
    );
\TX_PE_DATA_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(117),
      Q => Q(10),
      R => '0'
    );
\TX_PE_DATA_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(118),
      Q => Q(9),
      R => '0'
    );
\TX_PE_DATA_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(119),
      Q => Q(8),
      R => '0'
    );
\TX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(11),
      Q => Q(114),
      R => '0'
    );
\TX_PE_DATA_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(120),
      Q => Q(7),
      R => '0'
    );
\TX_PE_DATA_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(121),
      Q => Q(6),
      R => '0'
    );
\TX_PE_DATA_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(122),
      Q => Q(5),
      R => '0'
    );
\TX_PE_DATA_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(123),
      Q => Q(4),
      R => '0'
    );
\TX_PE_DATA_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(124),
      Q => Q(3),
      R => '0'
    );
\TX_PE_DATA_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(125),
      Q => Q(2),
      R => '0'
    );
\TX_PE_DATA_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(126),
      Q => Q(1),
      R => '0'
    );
\TX_PE_DATA_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(127),
      Q => Q(0),
      R => '0'
    );
\TX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(12),
      Q => Q(113),
      R => '0'
    );
\TX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(13),
      Q => Q(112),
      R => '0'
    );
\TX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(14),
      Q => Q(111),
      R => '0'
    );
\TX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(15),
      Q => Q(110),
      R => '0'
    );
\TX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(16),
      Q => Q(109),
      R => '0'
    );
\TX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(17),
      Q => Q(108),
      R => '0'
    );
\TX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(18),
      Q => Q(107),
      R => '0'
    );
\TX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(19),
      Q => Q(106),
      R => '0'
    );
\TX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(1),
      Q => Q(124),
      R => '0'
    );
\TX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(20),
      Q => Q(105),
      R => '0'
    );
\TX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(21),
      Q => Q(104),
      R => '0'
    );
\TX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(22),
      Q => Q(103),
      R => '0'
    );
\TX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(23),
      Q => Q(102),
      R => '0'
    );
\TX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(24),
      Q => Q(101),
      R => '0'
    );
\TX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(25),
      Q => Q(100),
      R => '0'
    );
\TX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(26),
      Q => Q(99),
      R => '0'
    );
\TX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(27),
      Q => Q(98),
      R => '0'
    );
\TX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(28),
      Q => Q(97),
      R => '0'
    );
\TX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(29),
      Q => Q(96),
      R => '0'
    );
\TX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(2),
      Q => Q(123),
      R => '0'
    );
\TX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(30),
      Q => Q(95),
      R => '0'
    );
\TX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(31),
      Q => Q(94),
      R => '0'
    );
\TX_PE_DATA_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(32),
      Q => Q(93),
      R => '0'
    );
\TX_PE_DATA_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(33),
      Q => Q(92),
      R => '0'
    );
\TX_PE_DATA_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(34),
      Q => Q(91),
      R => '0'
    );
\TX_PE_DATA_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(35),
      Q => Q(90),
      R => '0'
    );
\TX_PE_DATA_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(36),
      Q => Q(89),
      R => '0'
    );
\TX_PE_DATA_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(37),
      Q => Q(88),
      R => '0'
    );
\TX_PE_DATA_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(38),
      Q => Q(87),
      R => '0'
    );
\TX_PE_DATA_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(39),
      Q => Q(86),
      R => '0'
    );
\TX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(3),
      Q => Q(122),
      R => '0'
    );
\TX_PE_DATA_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(40),
      Q => Q(85),
      R => '0'
    );
\TX_PE_DATA_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(41),
      Q => Q(84),
      R => '0'
    );
\TX_PE_DATA_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(42),
      Q => Q(83),
      R => '0'
    );
\TX_PE_DATA_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(43),
      Q => Q(82),
      R => '0'
    );
\TX_PE_DATA_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(44),
      Q => Q(81),
      R => '0'
    );
\TX_PE_DATA_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(45),
      Q => Q(80),
      R => '0'
    );
\TX_PE_DATA_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(46),
      Q => Q(79),
      R => '0'
    );
\TX_PE_DATA_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(47),
      Q => Q(78),
      R => '0'
    );
\TX_PE_DATA_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(48),
      Q => Q(77),
      R => '0'
    );
\TX_PE_DATA_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(49),
      Q => tx_pe_data_i(49),
      R => '0'
    );
\TX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(4),
      Q => Q(121),
      R => '0'
    );
\TX_PE_DATA_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(50),
      Q => Q(76),
      R => '0'
    );
\TX_PE_DATA_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(51),
      Q => Q(75),
      R => '0'
    );
\TX_PE_DATA_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(52),
      Q => Q(74),
      R => '0'
    );
\TX_PE_DATA_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(53),
      Q => Q(73),
      R => '0'
    );
\TX_PE_DATA_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(54),
      Q => Q(72),
      R => '0'
    );
\TX_PE_DATA_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(55),
      Q => Q(71),
      R => '0'
    );
\TX_PE_DATA_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(56),
      Q => Q(70),
      R => '0'
    );
\TX_PE_DATA_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(57),
      Q => Q(69),
      R => '0'
    );
\TX_PE_DATA_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(58),
      Q => Q(68),
      R => '0'
    );
\TX_PE_DATA_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(59),
      Q => Q(67),
      R => '0'
    );
\TX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(5),
      Q => Q(120),
      R => '0'
    );
\TX_PE_DATA_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(60),
      Q => Q(66),
      R => '0'
    );
\TX_PE_DATA_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(61),
      Q => Q(65),
      R => '0'
    );
\TX_PE_DATA_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(62),
      Q => Q(64),
      R => '0'
    );
\TX_PE_DATA_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(63),
      Q => Q(63),
      R => '0'
    );
\TX_PE_DATA_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(64),
      Q => Q(62),
      R => '0'
    );
\TX_PE_DATA_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(65),
      Q => Q(61),
      R => '0'
    );
\TX_PE_DATA_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(66),
      Q => Q(60),
      R => '0'
    );
\TX_PE_DATA_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(67),
      Q => Q(59),
      R => '0'
    );
\TX_PE_DATA_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(68),
      Q => Q(58),
      R => '0'
    );
\TX_PE_DATA_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(69),
      Q => Q(57),
      R => '0'
    );
\TX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(6),
      Q => Q(119),
      R => '0'
    );
\TX_PE_DATA_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(70),
      Q => Q(56),
      R => '0'
    );
\TX_PE_DATA_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(71),
      Q => Q(55),
      R => '0'
    );
\TX_PE_DATA_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(72),
      Q => Q(54),
      R => '0'
    );
\TX_PE_DATA_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(73),
      Q => Q(53),
      R => '0'
    );
\TX_PE_DATA_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(74),
      Q => Q(52),
      R => '0'
    );
\TX_PE_DATA_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(75),
      Q => Q(51),
      R => '0'
    );
\TX_PE_DATA_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(76),
      Q => Q(50),
      R => '0'
    );
\TX_PE_DATA_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(77),
      Q => Q(49),
      R => '0'
    );
\TX_PE_DATA_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(78),
      Q => Q(48),
      R => '0'
    );
\TX_PE_DATA_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(79),
      Q => Q(47),
      R => '0'
    );
\TX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(7),
      Q => Q(118),
      R => '0'
    );
\TX_PE_DATA_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(80),
      Q => Q(46),
      R => '0'
    );
\TX_PE_DATA_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(81),
      Q => Q(45),
      R => '0'
    );
\TX_PE_DATA_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(82),
      Q => Q(44),
      R => '0'
    );
\TX_PE_DATA_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(83),
      Q => Q(43),
      R => '0'
    );
\TX_PE_DATA_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(84),
      Q => Q(42),
      R => '0'
    );
\TX_PE_DATA_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(85),
      Q => Q(41),
      R => '0'
    );
\TX_PE_DATA_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(86),
      Q => Q(40),
      R => '0'
    );
\TX_PE_DATA_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(87),
      Q => Q(39),
      R => '0'
    );
\TX_PE_DATA_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(88),
      Q => Q(38),
      R => '0'
    );
\TX_PE_DATA_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(89),
      Q => Q(37),
      R => '0'
    );
\TX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(8),
      Q => Q(117),
      R => '0'
    );
\TX_PE_DATA_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(90),
      Q => Q(36),
      R => '0'
    );
\TX_PE_DATA_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(91),
      Q => Q(35),
      R => '0'
    );
\TX_PE_DATA_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(92),
      Q => Q(34),
      R => '0'
    );
\TX_PE_DATA_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(93),
      Q => Q(33),
      R => '0'
    );
\TX_PE_DATA_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(94),
      Q => Q(32),
      R => '0'
    );
\TX_PE_DATA_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(95),
      Q => Q(31),
      R => '0'
    );
\TX_PE_DATA_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(96),
      Q => Q(30),
      R => '0'
    );
\TX_PE_DATA_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(97),
      Q => Q(29),
      R => '0'
    );
\TX_PE_DATA_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(98),
      Q => Q(28),
      R => '0'
    );
\TX_PE_DATA_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(99),
      Q => Q(27),
      R => '0'
    );
\TX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(9),
      Q => Q(116),
      R => '0'
    );
in_frame_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => in_frame_r_reg_1,
      Q => \^in_frame_r_reg_0\,
      R => R0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync is
  port (
    next_ready_c : out STD_LOGIC;
    next_begin_c : out STD_LOGIC;
    SYSTEM_RESET_reg : out STD_LOGIC;
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    ready_r_reg : in STD_LOGIC;
    rx_lossofsync_i_0 : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    align_r : in STD_LOGIC;
    polarity_r : in STD_LOGIC;
    rx_polarity_dlyd_i : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC;
    begin_r_reg : in STD_LOGIC;
    rx_polarity_r_reg : in STD_LOGIC;
    rx_polarity_r_reg_0 : in STD_LOGIC;
    prev_rx_polarity_r : in STD_LOGIC
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync is
  signal \begin_r_i_2__0_n_0\ : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal \ready_r_i_3__0_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0;
\begin_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFCA0A0"
    )
        port map (
      I0 => rx_lossofsync_i_0,
      I1 => polarity_r,
      I2 => ready_r,
      I3 => align_r,
      I4 => reset_lanes_i,
      I5 => \begin_r_i_2__0_n_0\,
      O => next_begin_c
    );
\begin_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => rx_polarity_dlyd_i,
      I2 => polarity_r,
      I3 => begin_r_reg,
      O => \begin_r_i_2__0_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
\ready_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888C88"
    )
        port map (
      I0 => \ready_r_i_3__0_n_0\,
      I1 => ready_r_reg,
      I2 => rx_lossofsync_i_0,
      I3 => ready_r,
      I4 => align_r,
      I5 => polarity_r,
      O => next_ready_c
    );
\ready_r_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => rx_polarity_dlyd_i,
      I2 => polarity_r,
      I3 => align_r,
      I4 => ready_r,
      O => \ready_r_i_3__0_n_0\
    );
\rx_polarity_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => rx_polarity_r_reg,
      I1 => rx_polarity_r_reg_0,
      I2 => s_level_out_d2,
      I3 => prev_rx_polarity_r,
      O => SYSTEM_RESET_reg
    );
s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync_11 is
  port (
    next_ready_c : out STD_LOGIC;
    next_begin_c : out STD_LOGIC;
    prev_rx_polarity_r_reg : out STD_LOGIC;
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    align_r : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    polarity_r : in STD_LOGIC;
    ready_r_reg : in STD_LOGIC;
    begin_r : in STD_LOGIC;
    rx_lossofsync_i_1 : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC;
    rx_polarity_dlyd_i : in STD_LOGIC;
    begin_r_reg : in STD_LOGIC;
    prev_rx_polarity_r : in STD_LOGIC;
    rx_polarity_r_reg : in STD_LOGIC;
    rx_polarity_r_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync_11 : entity is "Aurora_64B_Framing_lane2_Y0Y1_cdc_sync";
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync_11;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync_11 is
  signal p_level_in_int : STD_LOGIC;
  signal ready_r_i_3_n_0 : STD_LOGIC;
  signal s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0;
begin_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA888"
    )
        port map (
      I0 => polarity_r,
      I1 => reset_lanes_i,
      I2 => s_level_out_d2,
      I3 => rx_polarity_dlyd_i,
      I4 => begin_r_reg,
      O => next_begin_c
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
ready_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002220"
    )
        port map (
      I0 => ready_r_i_3_n_0,
      I1 => align_r,
      I2 => ready_r,
      I3 => polarity_r,
      I4 => ready_r_reg,
      I5 => begin_r,
      O => next_ready_c
    );
ready_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00110011001F0011"
    )
        port map (
      I0 => rx_lossofsync_i_1,
      I1 => polarity_r,
      I2 => s_level_out_d2,
      I3 => reset_lanes_i,
      I4 => rx_polarity_dlyd_i,
      I5 => ready_r,
      O => ready_r_i_3_n_0
    );
rx_polarity_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0074"
    )
        port map (
      I0 => prev_rx_polarity_r,
      I1 => s_level_out_d2,
      I2 => rx_polarity_r_reg,
      I3 => rx_polarity_r_reg_0,
      O => prev_rx_polarity_r_reg
    );
s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync_15 is
  port (
    rxheadervalid_i_reg : out STD_LOGIC;
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rxheadervalid_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RX_NEG_OUT_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync_15 : entity is "Aurora_64B_Framing_lane2_Y0Y1_cdc_sync";
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync_15;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync_15 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0;
RX_NEG_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF200000"
    )
        port map (
      I0 => rxheadervalid_i,
      I1 => Q(1),
      I2 => Q(0),
      I3 => RX_NEG_OUT_reg,
      I4 => s_level_out_d2,
      O => rxheadervalid_i_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync_16 is
  port (
    rxheadervalid_lane1_i_reg : out STD_LOGIC;
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rxheadervalid_lane1_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RX_NEG_OUT_LANE1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync_16 : entity is "Aurora_64B_Framing_lane2_Y0Y1_cdc_sync";
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync_16;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync_16 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0;
RX_NEG_OUT_LANE1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF200000"
    )
        port map (
      I0 => rxheadervalid_lane1_i,
      I1 => Q(1),
      I2 => Q(0),
      I3 => RX_NEG_OUT_LANE1_reg,
      I4 => s_level_out_d2,
      O => rxheadervalid_lane1_i_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    rx_elastic_buf_err_int : in STD_LOGIC;
    p_level_in_d1_cdc_from_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized0\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_cdc_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized0\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized0\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => p_level_in_d1_cdc_from_reg_0,
      CE => '1',
      D => rx_elastic_buf_err_int,
      Q => p_level_in_int,
      R => '0'
    );
s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1\ is
  port (
    s_level_out_d5_reg_0 : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mmcm_reset_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_cdc_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= in0;
gt_pll_lock_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_d5,
      I1 => mmcm_reset_i,
      O => gt_pll_lock
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
\prmry_in_inferred_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_d5,
      I1 => \out\,
      O => s_level_out_d5_reg_0
    );
s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_17\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_17\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_cdc_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_17\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_17\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d5;
  p_level_in_int <= s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_18\ is
  port (
    hard_err_rst_int_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    hard_err_rst_int : in STD_LOGIC;
    hard_err_rst_int_reg_0 : in STD_LOGIC;
    hard_err_rst_int_reg_1 : in STD_LOGIC;
    hard_err_rst_int_reg_2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \hard_err_cntr_r_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_18\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_cdc_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_18\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_18\ is
  signal hard_err_cntr_r1 : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= in0;
\hard_err_cntr_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => hard_err_cntr_r1,
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(5),
      I4 => Q(2),
      I5 => \hard_err_cntr_r_reg[0]\,
      O => E(0)
    );
\hard_err_cntr_r[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => hard_err_rst_int_reg_1,
      I1 => Q(0),
      I2 => Q(1),
      I3 => s_level_out_d5,
      O => hard_err_cntr_r1
    );
hard_err_rst_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF020F02"
    )
        port map (
      I0 => hard_err_rst_int,
      I1 => s_level_out_d5,
      I2 => hard_err_rst_int_reg_0,
      I3 => hard_err_rst_int_reg_1,
      I4 => hard_err_rst_int_reg_2,
      I5 => SR(0),
      O => hard_err_rst_int_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_38\ is
  port (
    \cb_bit_err_ext_cnt_reg[3]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_38\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_cdc_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_38\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_38\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= in0;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
reset_cbcc_comb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => s_level_out_d5,
      I5 => SR(0),
      O => \cb_bit_err_ext_cnt_reg[3]\
    );
s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_46\ is
  port (
    s_level_out_d5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_46\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_cdc_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_46\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_46\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= in0;
\CC_RXLOSSOFSYNC_OUT_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d5,
      O => s_level_out_d5_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_50\ is
  port (
    s_level_out_d5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_50\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_cdc_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_50\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_50\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= in0;
CC_RXLOSSOFSYNC_OUT_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d5,
      O => s_level_out_d5_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC;
    s_level_out_d5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized2\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_cdc_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized2\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized2\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
  p_level_in_int <= s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized2_19\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC;
    s_level_out_d5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized2_19\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_cdc_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized2_19\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized2_19\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
  p_level_in_int <= s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized3\ is
  port (
    rxchanisaligned1_out : out STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    overflow_flag_c : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    underflow_flag_c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized3\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_cdc_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized3\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized3\ is
  signal s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
rxchanisaligned_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => underflow_flag_c,
      I1 => s_level_out_d5,
      O => rxchanisaligned1_out
    );
s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => overflow_flag_c,
      Q => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_reset_cbstg2_rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized3_47\ is
  port (
    \out\ : out STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    wr_err_c : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized3_47\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_cdc_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized3_47\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized3_47\ is
  signal s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => wr_err_c,
      Q => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_fifo_reset_rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized3_49\ is
  port (
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    overflow_flag_c : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized3_49\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_cdc_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized3_49\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized3_49\ is
  signal s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => overflow_flag_c,
      Q => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_reset_cbstg2_rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized3_51\ is
  port (
    \out\ : out STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    wr_err_c : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized3_51\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_cdc_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized3_51\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized3_51\ is
  signal s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => wr_err_c,
      Q => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_fifo_reset_rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_common_logic_cbcc is
  port (
    in0 : out STD_LOGIC;
    master_do_rd_en_i : out STD_LOGIC;
    cb_bit_err_i : out STD_LOGIC;
    all_vld_btf_flag_i : out STD_LOGIC;
    cbcc_fifo_reset_wr_clk : in STD_LOGIC;
    all_start_cb_writes_out0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    master_do_rd_en_out_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    all_vld_btf_out0 : in STD_LOGIC;
    second_cb_write_failed_reg_0 : in STD_LOGIC;
    second_cb_write_failed_reg_1 : in STD_LOGIC;
    \first_cb_to_fifo_wr_window_reg[0]_0\ : in STD_LOGIC;
    \first_cb_to_fifo_wr_window_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_common_logic_cbcc;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_common_logic_cbcc is
  signal cb_bit_err_out0 : STD_LOGIC;
  signal first_cb_to_fifo_wr_window0 : STD_LOGIC;
  signal \first_cb_to_fifo_wr_window_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal first_cb_write_failed : STD_LOGIC;
  signal first_cb_write_failed_i_1_n_0 : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal second_cb_write_failed : STD_LOGIC;
  signal second_cb_write_failed0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \first_cb_to_fifo_wr_window[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \first_cb_to_fifo_wr_window[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \first_cb_to_fifo_wr_window[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \first_cb_to_fifo_wr_window[3]_i_3\ : label is "soft_lutpair41";
begin
all_start_cb_writes_out_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => all_start_cb_writes_out0,
      Q => in0,
      R => cbcc_fifo_reset_wr_clk
    );
all_vld_btf_out_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => all_vld_btf_out0,
      Q => all_vld_btf_flag_i,
      R => cbcc_fifo_reset_wr_clk
    );
cb_bit_err_out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => first_cb_write_failed,
      I1 => second_cb_write_failed,
      O => cb_bit_err_out0
    );
cb_bit_err_out_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => cb_bit_err_out0,
      Q => cb_bit_err_i,
      R => cbcc_fifo_reset_wr_clk
    );
\first_cb_to_fifo_wr_window[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \first_cb_to_fifo_wr_window_reg__0\(0),
      O => \p_0_in__7\(0)
    );
\first_cb_to_fifo_wr_window[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \first_cb_to_fifo_wr_window_reg__0\(0),
      I1 => \first_cb_to_fifo_wr_window_reg__0\(1),
      O => \p_0_in__7\(1)
    );
\first_cb_to_fifo_wr_window[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \first_cb_to_fifo_wr_window_reg__0\(0),
      I1 => \first_cb_to_fifo_wr_window_reg__0\(1),
      I2 => \first_cb_to_fifo_wr_window_reg__0\(2),
      O => \p_0_in__7\(2)
    );
\first_cb_to_fifo_wr_window[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \first_cb_to_fifo_wr_window_reg[0]_0\,
      I1 => \first_cb_to_fifo_wr_window_reg[0]_1\,
      O => first_cb_to_fifo_wr_window0
    );
\first_cb_to_fifo_wr_window[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \first_cb_to_fifo_wr_window_reg__0\(2),
      I1 => \first_cb_to_fifo_wr_window_reg__0\(1),
      I2 => \first_cb_to_fifo_wr_window_reg__0\(0),
      I3 => \first_cb_to_fifo_wr_window_reg__0\(3),
      O => \p_0_in__7\(3)
    );
\first_cb_to_fifo_wr_window_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => first_cb_to_fifo_wr_window0,
      D => \p_0_in__7\(0),
      Q => \first_cb_to_fifo_wr_window_reg__0\(0),
      R => SR(0)
    );
\first_cb_to_fifo_wr_window_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => first_cb_to_fifo_wr_window0,
      D => \p_0_in__7\(1),
      Q => \first_cb_to_fifo_wr_window_reg__0\(1),
      R => SR(0)
    );
\first_cb_to_fifo_wr_window_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => first_cb_to_fifo_wr_window0,
      D => \p_0_in__7\(2),
      Q => \first_cb_to_fifo_wr_window_reg__0\(2),
      R => SR(0)
    );
\first_cb_to_fifo_wr_window_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => first_cb_to_fifo_wr_window0,
      D => \p_0_in__7\(3),
      Q => \first_cb_to_fifo_wr_window_reg__0\(3),
      R => SR(0)
    );
first_cb_write_failed_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => \first_cb_to_fifo_wr_window_reg__0\(0),
      I1 => \first_cb_to_fifo_wr_window_reg__0\(1),
      I2 => \first_cb_to_fifo_wr_window_reg__0\(2),
      I3 => \first_cb_to_fifo_wr_window_reg__0\(3),
      I4 => first_cb_write_failed,
      O => first_cb_write_failed_i_1_n_0
    );
first_cb_write_failed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => first_cb_write_failed_i_1_n_0,
      Q => first_cb_write_failed,
      R => cbcc_fifo_reset_wr_clk
    );
master_do_rd_en_out_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => master_do_rd_en_out_reg_0,
      Q => master_do_rd_en_i,
      R => cbcc_fifo_reset_rd_clk
    );
second_cb_write_failed_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => second_cb_write_failed_reg_0,
      I1 => second_cb_write_failed_reg_1,
      O => second_cb_write_failed0
    );
second_cb_write_failed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => second_cb_write_failed0,
      Q => second_cb_write_failed,
      R => cbcc_fifo_reset_wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync is
  port (
    pma_init_sync : out STD_LOGIC;
    pma_init : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => pma_init,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => pma_init_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_1 is
  port (
    sysreset_to_core_sync : out STD_LOGIC;
    sysreset_to_core : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_1 : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_1;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_1 is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => sysreset_to_core,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4,
      Q => sysreset_to_core_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_10 is
  port (
    stg5_reg_0 : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    stg5_reg_2 : out STD_LOGIC;
    stg5_reg_3 : out STD_LOGIC;
    TX_HEADER_1_reg : out STD_LOGIC;
    pma_init_sync : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    TX_HEADER_0_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdatavalid_symgen_i : in STD_LOGIC;
    TX_HEADER_0_reg_0 : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    gen_sep_i : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_10 : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_10;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_10 is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_DATA[63]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of TX_HEADER_1_i_1 : label is "soft_lutpair169";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
\TX_DATA[55]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => channel_up_tx_if,
      I2 => gen_sep_i(0),
      O => stg5_reg_3
    );
\TX_DATA[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => txdatavalid_symgen_i,
      O => stg5_reg_2
    );
TX_HEADER_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00501150"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => TX_HEADER_0_reg,
      I2 => D(0),
      I3 => txdatavalid_symgen_i,
      I4 => TX_HEADER_0_reg_0,
      O => stg5_reg_1
    );
TX_HEADER_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE2"
    )
        port map (
      I0 => D(1),
      I1 => txdatavalid_symgen_i,
      I2 => TX_HEADER_0_reg_0,
      I3 => TX_HEADER_0_reg,
      I4 => \^stg5_reg_0\,
      O => TX_HEADER_1_reg
    );
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => pma_init_sync,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4,
      Q => \^stg5_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_2 is
  port (
    link_reset_sync : out STD_LOGIC;
    link_reset_out : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_2 : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_2;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_2 is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => link_reset_out,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => link_reset_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_3 is
  port (
    power_down_sync : out STD_LOGIC;
    power_down : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_3 : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_3;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_3 is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => power_down,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => power_down_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_34 is
  port (
    rx_reset_r3 : out STD_LOGIC;
    stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC;
    stg5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_34 : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_34;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_34 is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => rx_reset_r3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_36 is
  port (
    stg5_reg_0 : out STD_LOGIC;
    stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC;
    stg4_reg_0 : in STD_LOGIC;
    rx_reset_r3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_36 : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_36;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_36 is
  signal reset_r3 : STD_LOGIC;
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
FABRIC_PCS_RESET_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reset_r3,
      I1 => rx_reset_r3,
      O => stg5_reg_0
    );
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => reset_r3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_4 is
  port (
    fsm_resetdone_sync : out STD_LOGIC;
    fsm_resetdone : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_4 : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_4;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_4 is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => fsm_resetdone,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fsm_resetdone_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_5 is
  port (
    stg5_reg_0 : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    stg5_reg_2 : out STD_LOGIC;
    stg5_reg_3 : out STD_LOGIC;
    TX_HEADER_1_reg : out STD_LOGIC;
    pma_init_sync : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    TX_HEADER_0_reg : in STD_LOGIC;
    TX_HEADER_1_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdatavalid_symgen_i : in STD_LOGIC;
    TX_HEADER_0_reg_0 : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    gen_sep_i : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_5 : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_5;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_5 is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_DATA[63]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \TX_HEADER_1_i_1__0\ : label is "soft_lutpair184";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
\TX_DATA[55]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => channel_up_tx_if,
      I2 => gen_sep_i(0),
      O => stg5_reg_3
    );
\TX_DATA[63]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => txdatavalid_symgen_i,
      O => stg5_reg_2
    );
\TX_HEADER_0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00501150"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => TX_HEADER_0_reg,
      I2 => TX_HEADER_1_reg_0(0),
      I3 => txdatavalid_symgen_i,
      I4 => TX_HEADER_0_reg_0,
      O => stg5_reg_1
    );
\TX_HEADER_1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE2"
    )
        port map (
      I0 => TX_HEADER_1_reg_0(1),
      I1 => txdatavalid_symgen_i,
      I2 => TX_HEADER_0_reg_0,
      I3 => TX_HEADER_0_reg,
      I4 => \^stg5_reg_0\,
      O => TX_HEADER_1_reg
    );
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => pma_init_sync,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4,
      Q => \^stg5_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0\ is
  port (
    \FSM_onehot_cdr_reset_fsm_r_reg[2]\ : out STD_LOGIC;
    \FSM_onehot_cdr_reset_fsm_r_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_cdr_reset_fsm_r_reg[0]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    allow_block_sync_propagation : in STD_LOGIC;
    cdr_reset_fsm_lnkreset : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_cdr_reset_fsm_r_reg[1]_0\ : in STD_LOGIC;
    link_reset_1_c : in STD_LOGIC;
    link_reset_0_c : in STD_LOGIC;
    pma_init_sync : in STD_LOGIC;
    hard_err_rst_int : in STD_LOGIC;
    \FSM_onehot_cdr_reset_fsm_r_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0\ is
  signal \FSM_onehot_cdr_reset_fsm_r[2]_i_2_n_0\ : STD_LOGIC;
  signal blocksync_all_lanes_instableclk : STD_LOGIC;
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_cdr_reset_fsm_r[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \FSM_onehot_cdr_reset_fsm_r[2]_i_1\ : label is "soft_lutpair130";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
\FSM_onehot_cdr_reset_fsm_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \FSM_onehot_cdr_reset_fsm_r_reg[1]_0\,
      I1 => \FSM_onehot_cdr_reset_fsm_r[2]_i_2_n_0\,
      I2 => link_reset_1_c,
      I3 => link_reset_0_c,
      I4 => pma_init_sync,
      I5 => hard_err_rst_int,
      O => \FSM_onehot_cdr_reset_fsm_r_reg[0]\
    );
\FSM_onehot_cdr_reset_fsm_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => \FSM_onehot_cdr_reset_fsm_r[2]_i_2_n_0\,
      I2 => \FSM_onehot_cdr_reset_fsm_r_reg[1]_0\,
      I3 => SR(0),
      O => \FSM_onehot_cdr_reset_fsm_r_reg[1]\
    );
\FSM_onehot_cdr_reset_fsm_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => allow_block_sync_propagation,
      I1 => \FSM_onehot_cdr_reset_fsm_r[2]_i_2_n_0\,
      I2 => cdr_reset_fsm_lnkreset,
      I3 => SR(0),
      O => \FSM_onehot_cdr_reset_fsm_r_reg[2]\
    );
\FSM_onehot_cdr_reset_fsm_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => \FSM_onehot_cdr_reset_fsm_r_reg[0]_0\,
      I2 => blocksync_all_lanes_instableclk,
      I3 => \FSM_onehot_cdr_reset_fsm_r_reg[1]_0\,
      I4 => allow_block_sync_propagation,
      O => \FSM_onehot_cdr_reset_fsm_r[2]_i_2_n_0\
    );
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => blocksync_all_lanes_instableclk,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_20\ is
  port (
    rxlossofsync_out_i : out STD_LOGIC;
    rxlossofsync_out_lane1_i : out STD_LOGIC;
    stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    blocksync_out_i : in STD_LOGIC;
    blocksync_out_lane1_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_20\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_20\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_20\ is
  signal allow_block_sync_propagation_inrxclk : STD_LOGIC;
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxlossofsync_out_lane1_q_i_1 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of rxlossofsync_out_q_i_1 : label is "soft_lutpair131";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
rxlossofsync_out_lane1_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => allow_block_sync_propagation_inrxclk,
      I1 => blocksync_out_lane1_i,
      O => rxlossofsync_out_lane1_i
    );
rxlossofsync_out_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => allow_block_sync_propagation_inrxclk,
      I1 => blocksync_out_i,
      O => rxlossofsync_out_i
    );
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg4_reg_n_0,
      Q => allow_block_sync_propagation_inrxclk,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_21\ is
  port (
    fsm_resetdone_to_new_gtx_rx_comb : out STD_LOGIC;
    stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_21\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_21\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_21\ is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fsm_resetdone_to_new_gtx_rx_comb,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_22\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_22\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_22\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_22\ is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => in0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => SR(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_23\ is
  port (
    reset_initclk : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \hard_err_cntr_r_reg[7]\ : in STD_LOGIC;
    pma_init_sync : in STD_LOGIC;
    \hard_err_cntr_r_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_23\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_23\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_23\ is
  signal \^reset_initclk\ : STD_LOGIC;
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  reset_initclk <= \^reset_initclk\;
\hard_err_cntr_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF45"
    )
        port map (
      I0 => \out\,
      I1 => \^reset_initclk\,
      I2 => \hard_err_cntr_r_reg[7]\,
      I3 => pma_init_sync,
      I4 => \hard_err_cntr_r_reg[7]_0\,
      O => SR(0)
    );
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^reset_initclk\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_24\ is
  port (
    in0 : out STD_LOGIC;
    stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_24\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_24\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_24\ is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4,
      Q => in0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_39\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_39\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_39\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_39\ is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => in0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_40\ is
  port (
    cbcc_only_reset_rd_clk : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_40\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_40\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_40\ is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => SR(0),
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4,
      Q => cbcc_only_reset_rd_clk,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_41\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_41\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_41\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_41\ is
  signal fifo_reset_wr_sync3 : STD_LOGIC;
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
prmry_in_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fifo_reset_wr_sync3,
      I1 => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0,
      O => stg5_reg_0
    );
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => in0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fifo_reset_wr_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_42\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_42\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_42\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_42\ is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg5_reg_srl2 : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2 ";
begin
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => in0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg5_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0003"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => stg3,
      Q => stg3_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_44\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_44\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_44\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_44\ is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg5_reg_srl2 : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg5_reg_srl2 ";
begin
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => in0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg5_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0003"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \out\,
      D => stg3,
      Q => stg3_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_45\ is
  port (
    stg5 : out STD_LOGIC;
    rd_stg1_reg : out STD_LOGIC;
    stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    rd_stg1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_45\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_45\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_45\ is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5 <= \^stg5\;
cbcc_reset_cbstg2_rd_clk_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rd_stg1,
      I1 => \^stg5\,
      O => rd_stg1_reg
    );
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_48\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_48\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_48\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_48\ is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg5_reg_srl2 : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/u_rst_sync_btf_sync/stg5_reg_srl2 ";
begin
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg5_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0003"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => init_clk,
      D => stg3,
      Q => stg3_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_52\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_52\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_52\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_52\ is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg5_reg_srl2 : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2 ";
begin
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg5_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0003"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => init_clk,
      D => stg3,
      Q => stg3_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1\ is
  port (
    stg5 : out STD_LOGIC;
    \tx_state_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_time_out_reg : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    \tx_state_reg[6]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tx_state_reg[5]\ : in STD_LOGIC;
    \tx_state_reg[5]_0\ : in STD_LOGIC;
    \tx_state_reg[1]\ : in STD_LOGIC;
    \tx_state_reg[5]_1\ : in STD_LOGIC;
    reset_time_out_reg_1 : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    reset_time_out_reg_3 : in STD_LOGIC;
    reset_time_out_reg_4 : in STD_LOGIC;
    \tx_state_reg[5]_2\ : in STD_LOGIC;
    \tx_state_reg[5]_3\ : in STD_LOGIC;
    \tx_state_reg[5]_4\ : in STD_LOGIC;
    \tx_state_reg[1]_0\ : in STD_LOGIC;
    \tx_state_reg[1]_1\ : in STD_LOGIC;
    \tx_state_reg[1]_2\ : in STD_LOGIC;
    \tx_state_reg[1]_3\ : in STD_LOGIC;
    \tx_state_reg[0]\ : in STD_LOGIC;
    \tx_state_reg[6]_1\ : in STD_LOGIC;
    \tx_state_reg[5]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1\ is
  signal reset_time_out_i_2_n_0 : STD_LOGIC;
  signal reset_time_out_i_4_n_0 : STD_LOGIC;
  signal reset_time_out_i_5_n_0 : STD_LOGIC;
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  signal \^stg5\ : STD_LOGIC;
  signal \tx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \tx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \tx_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \tx_state[6]_i_2_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5 <= \^stg5\;
reset_time_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFE02000202"
    )
        port map (
      I0 => reset_time_out_i_2_n_0,
      I1 => \out\(5),
      I2 => \out\(6),
      I3 => reset_time_out_reg,
      I4 => reset_time_out_i_4_n_0,
      I5 => reset_time_out_reg_0,
      O => \tx_state_reg[6]\
    );
reset_time_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045450045"
    )
        port map (
      I0 => reset_time_out_i_5_n_0,
      I1 => reset_time_out_reg_1,
      I2 => \out\(3),
      I3 => \out\(2),
      I4 => reset_time_out_reg_2,
      I5 => reset_time_out_reg_3,
      O => reset_time_out_i_2_n_0
    );
reset_time_out_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFCFFFC"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(4),
      I2 => \out\(2),
      I3 => \out\(1),
      I4 => \^stg5\,
      I5 => reset_time_out_reg_4,
      O => reset_time_out_i_4_n_0
    );
reset_time_out_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out\(1),
      I1 => \^stg5\,
      O => reset_time_out_i_5_n_0
    );
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4,
      Q => \^stg5\,
      R => '0'
    );
\tx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0D0DFF0D"
    )
        port map (
      I0 => \tx_state[0]_i_2_n_0\,
      I1 => \tx_state_reg[0]\,
      I2 => \tx_state_reg[5]_1\,
      I3 => Q(0),
      I4 => \tx_state_reg[5]_3\,
      I5 => \tx_state_reg[5]_2\,
      O => D(0)
    );
\tx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051AAFBFFFFFFFF"
    )
        port map (
      I0 => \tx_state_reg[6]_0\,
      I1 => Q(0),
      I2 => \^stg5\,
      I3 => \tx_state_reg[5]\,
      I4 => \tx_state_reg[5]_0\,
      I5 => \tx_state_reg[1]\,
      O => \tx_state[0]_i_2_n_0\
    );
\tx_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F103F3F1F103F30"
    )
        port map (
      I0 => \tx_state[1]_i_2_n_0\,
      I1 => \tx_state_reg[1]_0\,
      I2 => \tx_state_reg[1]\,
      I3 => \tx_state_reg[1]_1\,
      I4 => \tx_state_reg[1]_2\,
      I5 => \tx_state_reg[1]_3\,
      O => D(1)
    );
\tx_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => \tx_state_reg[6]_0\,
      I1 => \tx_state_reg[5]_1\,
      I2 => Q(1),
      I3 => \^stg5\,
      I4 => \tx_state_reg[5]\,
      O => \tx_state[1]_i_2_n_0\
    );
\tx_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0232323200003000"
    )
        port map (
      I0 => \tx_state[5]_i_2_n_0\,
      I1 => \tx_state_reg[5]_2\,
      I2 => \tx_state_reg[5]_1\,
      I3 => \tx_state_reg[5]_3\,
      I4 => \tx_state_reg[5]_4\,
      I5 => Q(3),
      O => D(2)
    );
\tx_state[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002227FFFF"
    )
        port map (
      I0 => \tx_state_reg[6]_0\,
      I1 => \tx_state_reg[5]_0\,
      I2 => \^stg5\,
      I3 => \tx_state_reg[5]\,
      I4 => \tx_state_reg[1]\,
      I5 => \tx_state_reg[5]_5\,
      O => \tx_state[5]_i_2_n_0\
    );
\tx_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10501010105F1010"
    )
        port map (
      I0 => \tx_state_reg[6]_0\,
      I1 => \tx_state[6]_i_2_n_0\,
      I2 => \tx_state_reg[1]\,
      I3 => \tx_state_reg[5]_3\,
      I4 => Q(4),
      I5 => \tx_state_reg[6]_1\,
      O => D(3)
    );
\tx_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(4),
      I4 => \^stg5\,
      I5 => \tx_state_reg[5]\,
      O => \tx_state[6]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_25\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    clear : out STD_LOGIC;
    in0 : in STD_LOGIC;
    sync_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_25\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_25\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_25\ is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => in0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^stg5_reg_0\,
      O => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_26\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_state_reg[1]\ : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    stg5_reg_2 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \tx_state_reg[7]\ : in STD_LOGIC;
    \tx_state_reg[7]_0\ : in STD_LOGIC;
    \tx_state_reg[7]_1\ : in STD_LOGIC;
    \tx_state_reg[7]_2\ : in STD_LOGIC;
    \tx_state_reg[7]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tx_state_reg[2]\ : in STD_LOGIC;
    \tx_state_reg[2]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_26\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_26\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_26\ is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
\tx_state[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \^stg5_reg_0\,
      O => \tx_state_reg[1]\
    );
\tx_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040004000F000400"
    )
        port map (
      I0 => \tx_state_reg[7]_1\,
      I1 => \^stg5_reg_0\,
      I2 => \tx_state_reg[7]\,
      I3 => \tx_state_reg[7]_0\,
      I4 => \tx_state_reg[2]\,
      I5 => \tx_state_reg[2]_0\,
      O => stg5_reg_1
    );
\tx_state[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => \tx_state_reg[7]_1\,
      I2 => \tx_state_reg[7]_0\,
      I3 => \tx_state_reg[7]\,
      O => stg5_reg_2
    );
\tx_state[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111100005155"
    )
        port map (
      I0 => \tx_state_reg[7]\,
      I1 => \tx_state_reg[7]_0\,
      I2 => \tx_state_reg[7]_1\,
      I3 => \^stg5_reg_0\,
      I4 => \tx_state_reg[7]_2\,
      I5 => \tx_state_reg[7]_3\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_27\ is
  port (
    time_out_wait_bypass_reg : out STD_LOGIC;
    stg5_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    in0 : in STD_LOGIC;
    time_out_wait_bypass_reg_0 : in STD_LOGIC;
    time_out_wait_bypass_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_27\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_27\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_27\ is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of time_out_wait_bypass_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \wait_bypass_count[0]_i_2\ : label is "soft_lutpair120";
begin
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => \out\,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => in0,
      I1 => time_out_wait_bypass_reg_0,
      I2 => stg5_reg_n_0,
      I3 => time_out_wait_bypass_reg_1,
      O => time_out_wait_bypass_reg
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_wait_bypass_reg_0,
      I1 => stg5_reg_n_0,
      O => stg5_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_28\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    sync_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_28\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_28\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_28\ is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => \out\,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_29\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    stg5_reg_1 : out STD_LOGIC;
    stg5_reg_2 : out STD_LOGIC;
    mmcm_lock_r2_reg : out STD_LOGIC;
    stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \tx_state_reg[4]\ : in STD_LOGIC;
    \tx_state_reg[4]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tx_state_reg[4]_1\ : in STD_LOGIC;
    \tx_state_reg[4]_2\ : in STD_LOGIC;
    \tx_state_reg[3]\ : in STD_LOGIC;
    \tx_state_reg[3]_0\ : in STD_LOGIC;
    \tx_state_reg[2]\ : in STD_LOGIC;
    \tx_state_reg[2]_0\ : in STD_LOGIC;
    \tx_state_reg[2]_1\ : in STD_LOGIC;
    \tx_state_reg[2]_2\ : in STD_LOGIC;
    stg5 : in STD_LOGIC;
    \tx_state_reg[2]_3\ : in STD_LOGIC;
    \tx_state_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_29\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_29\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_29\ is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  signal \^stg5_reg_2\ : STD_LOGIC;
  signal \tx_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \tx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \tx_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \tx_state[4]_i_2_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tx_state[1]_i_4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \tx_state[3]_i_2\ : label is "soft_lutpair121";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
  stg5_reg_2 <= \^stg5_reg_2\;
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
\tx_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054FF5400"
    )
        port map (
      I0 => \out\,
      I1 => Q(0),
      I2 => \tx_state_reg[0]\,
      I3 => \tx_state_reg[4]_2\,
      I4 => \tx_state[0]_i_4_n_0\,
      I5 => \tx_state_reg[4]\,
      O => mmcm_lock_r2_reg
    );
\tx_state[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \tx_state_reg[3]_0\,
      I1 => \^stg5_reg_0\,
      I2 => Q(0),
      O => \tx_state[0]_i_4_n_0\
    );
\tx_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \tx_state_reg[3]\,
      I1 => \^stg5_reg_0\,
      I2 => Q(1),
      I3 => \tx_state_reg[3]_0\,
      O => stg5_reg_1
    );
\tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020200000200"
    )
        port map (
      I0 => \tx_state[2]_i_2_n_0\,
      I1 => \tx_state_reg[2]\,
      I2 => \tx_state_reg[2]_0\,
      I3 => \tx_state_reg[4]\,
      I4 => \tx_state_reg[2]_1\,
      I5 => \tx_state_reg[2]_2\,
      O => D(0)
    );
\tx_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABBBBBBBBB"
    )
        port map (
      I0 => \tx_state_reg[3]\,
      I1 => \^stg5_reg_2\,
      I2 => \tx_state_reg[4]_2\,
      I3 => stg5,
      I4 => \tx_state_reg[2]_3\,
      I5 => \tx_state_reg[4]\,
      O => \tx_state[2]_i_2_n_0\
    );
\tx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ABAAA000"
    )
        port map (
      I0 => \tx_state[3]_i_2_n_0\,
      I1 => \tx_state_reg[4]_1\,
      I2 => \tx_state_reg[4]_0\,
      I3 => \tx_state_reg[3]\,
      I4 => Q(2),
      I5 => \tx_state_reg[4]\,
      O => D(1)
    );
\tx_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => \tx_state_reg[4]_2\,
      I1 => \^stg5_reg_0\,
      I2 => \tx_state_reg[3]_0\,
      I3 => \tx_state_reg[3]\,
      O => \tx_state[3]_i_2_n_0\
    );
\tx_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011111511"
    )
        port map (
      I0 => \tx_state_reg[4]\,
      I1 => \tx_state[4]_i_2_n_0\,
      I2 => \tx_state_reg[4]_0\,
      I3 => Q(3),
      I4 => \tx_state_reg[4]_1\,
      I5 => \tx_state_reg[4]_2\,
      O => D(2)
    );
\tx_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(3),
      I4 => \^stg5_reg_0\,
      I5 => \tx_state_reg[3]_0\,
      O => \tx_state[4]_i_2_n_0\
    );
\tx_state[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF0EEEE"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => \tx_state_reg[3]_0\,
      I2 => \tx_state_reg[0]\,
      I3 => \out\,
      I4 => \tx_state_reg[4]_2\,
      I5 => \tx_state_reg[4]\,
      O => \^stg5_reg_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_30\ is
  port (
    stg5 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    init_clk : in STD_LOGIC;
    \rx_state_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_state_reg[3]_0\ : in STD_LOGIC;
    \rx_state_reg[3]_1\ : in STD_LOGIC;
    \rx_state_reg[3]_2\ : in STD_LOGIC;
    time_tlock_max : in STD_LOGIC;
    \rx_state_reg[3]_3\ : in STD_LOGIC;
    \rx_state_reg[3]_4\ : in STD_LOGIC;
    \rx_state_reg[3]_5\ : in STD_LOGIC;
    \rx_state_reg[4]\ : in STD_LOGIC;
    \rx_state_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_30\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_30\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_30\ is
  signal n_0_0 : STD_LOGIC;
  signal \rx_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \rx_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \rx_state[5]_i_4_n_0\ : STD_LOGIC;
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  signal \^stg5\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5 <= \^stg5\;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
\rx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F070F070F073F070"
    )
        port map (
      I0 => \rx_state[3]_i_2_n_0\,
      I1 => \rx_state_reg[3]\,
      I2 => Q(0),
      I3 => Q(3),
      I4 => \rx_state_reg[3]_0\,
      I5 => \rx_state_reg[3]_1\,
      O => D(0)
    );
\rx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEAAFE"
    )
        port map (
      I0 => \rx_state_reg[3]_2\,
      I1 => time_tlock_max,
      I2 => \^stg5\,
      I3 => \rx_state_reg[3]_3\,
      I4 => \rx_state_reg[3]_4\,
      I5 => \rx_state_reg[3]_5\,
      O => \rx_state[3]_i_2_n_0\
    );
\rx_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => \rx_state_reg[4]\,
      I3 => \rx_state_reg[4]_0\,
      I4 => \rx_state[4]_i_2_n_0\,
      O => D(1)
    );
\rx_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFBFBFA00FBFB"
    )
        port map (
      I0 => time_tlock_max,
      I1 => \^stg5\,
      I2 => \rx_state_reg[3]_3\,
      I3 => \rx_state_reg[3]_5\,
      I4 => Q(1),
      I5 => \rx_state_reg[3]_4\,
      O => \rx_state[4]_i_2_n_0\
    );
\rx_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \rx_state_reg[4]\,
      I3 => \rx_state_reg[4]_0\,
      I4 => \rx_state[5]_i_4_n_0\,
      O => D(2)
    );
\rx_state[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFF0EFE0FFFF"
    )
        port map (
      I0 => time_tlock_max,
      I1 => \^stg5\,
      I2 => \rx_state_reg[3]_1\,
      I3 => \rx_state_reg[3]_4\,
      I4 => Q(2),
      I5 => \rx_state_reg[3]_5\,
      O => \rx_state[5]_i_4_n_0\
    );
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => n_0_0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4,
      Q => \^stg5\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_31\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    time_out_2ms_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    stg5_reg_1 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    stg5 : in STD_LOGIC;
    \rx_state_reg[0]\ : in STD_LOGIC;
    \rx_state_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_state_reg[2]\ : in STD_LOGIC;
    \rx_state_reg[2]_0\ : in STD_LOGIC;
    \rx_state_reg[1]\ : in STD_LOGIC;
    \rx_state_reg[1]_0\ : in STD_LOGIC;
    \rx_state_reg[1]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_31\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_31\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_31\ is
  signal \rx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \rx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
\reset_time_out_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => stg5_reg_n_0,
      I1 => \out\(0),
      I2 => stg5,
      I3 => \out\(1),
      O => stg5_reg_0
    );
\rx_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4F500F5"
    )
        port map (
      I0 => \rx_state_reg[0]\,
      I1 => stg5_reg_n_0,
      I2 => \rx_state_reg[0]_0\,
      I3 => Q(0),
      I4 => \rx_state_reg[2]\,
      I5 => \rx_state_reg[2]_0\,
      O => time_out_2ms_reg
    );
\rx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888FF8F"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => \rx_state[1]_i_2_n_0\,
      I3 => \rx_state_reg[1]\,
      I4 => \rx_state_reg[1]_0\,
      O => D(0)
    );
\rx_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3BBBB"
    )
        port map (
      I0 => \rx_state_reg[2]\,
      I1 => Q(1),
      I2 => \rx_state_reg[0]\,
      I3 => stg5_reg_n_0,
      I4 => \rx_state_reg[1]_1\,
      O => \rx_state[1]_i_2_n_0\
    );
\rx_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888F"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \rx_state[2]_i_2_n_0\,
      I3 => \rx_state_reg[1]_0\,
      I4 => \rx_state_reg[2]_0\,
      O => D(1)
    );
\rx_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD0DDDDDDDDDD"
    )
        port map (
      I0 => Q(2),
      I1 => \rx_state_reg[2]\,
      I2 => \rx_state_reg[0]\,
      I3 => stg5_reg_n_0,
      I4 => Q(3),
      I5 => \rx_state_reg[1]_1\,
      O => \rx_state[2]_i_2_n_0\
    );
\rx_state[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF54"
    )
        port map (
      I0 => \rx_state_reg[0]_0\,
      I1 => stg5_reg_n_0,
      I2 => \rx_state_reg[0]\,
      I3 => \rx_state_reg[2]_0\,
      I4 => \rx_state_reg[1]_0\,
      O => stg5_reg_1
    );
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_32\ is
  port (
    clear : out STD_LOGIC;
    in0 : in STD_LOGIC;
    stg5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_32\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_32\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_32\ is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => in0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
\time_out_wait_bypass_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stg5_reg_n_0,
      O => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_33\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    stg5_reg_2 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    stg5_reg_3 : in STD_LOGIC;
    \wait_bypass_count_reg[0]\ : in STD_LOGIC;
    time_out_wait_bypass_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_33\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_33\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_33\ is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \time_out_wait_bypass_i_3__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \wait_bypass_count[0]_i_1__0\ : label is "soft_lutpair73";
begin
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_3,
      CE => '1',
      D => \out\,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_3,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_3,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_3,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_3,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
\time_out_wait_bypass_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stg5_reg_n_0,
      O => stg5_reg_0
    );
\time_out_wait_bypass_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \wait_bypass_count_reg[0]\,
      I1 => stg5_reg_n_0,
      I2 => time_out_wait_bypass_reg,
      O => stg5_reg_1
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_bypass_count_reg[0]\,
      I1 => stg5_reg_n_0,
      O => stg5_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_35\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    \rx_state_reg[7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_time_out_reg : in STD_LOGIC;
    reset_time_out : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    reset_time_out_reg_1 : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_state_reg[0]\ : in STD_LOGIC;
    \rx_state_reg[0]_0\ : in STD_LOGIC;
    \rx_state_reg[0]_1\ : in STD_LOGIC;
    time_tlock_max : in STD_LOGIC;
    \rx_state_reg[0]_2\ : in STD_LOGIC;
    \rx_state_reg[0]_3\ : in STD_LOGIC;
    \rx_state_reg[0]_4\ : in STD_LOGIC;
    \rx_state[0]_i_2_0\ : in STD_LOGIC;
    \rx_state[0]_i_2_1\ : in STD_LOGIC;
    \rx_state[0]_i_2_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_35\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_35\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_35\ is
  signal \reset_time_out_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \rx_state[0]_i_5_n_0\ : STD_LOGIC;
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
\reset_time_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045FFFF00450000"
    )
        port map (
      I0 => \out\(3),
      I1 => reset_time_out_reg,
      I2 => \out\(0),
      I3 => \reset_time_out_i_2__0_n_0\,
      I4 => reset_time_out,
      I5 => reset_time_out_reg_0,
      O => \rx_state_reg[7]\
    );
\reset_time_out_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(2),
      I1 => \^stg5_reg_0\,
      I2 => \out\(1),
      I3 => reset_time_out_reg_1,
      I4 => reset_time_out_reg_2,
      O => \reset_time_out_i_2__0_n_0\
    );
\rx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0D0D0DD"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \rx_state[0]_i_2_n_0\,
      I3 => \rx_state_reg[0]\,
      I4 => \rx_state_reg[0]_0\,
      I5 => \rx_state_reg[0]_1\,
      O => D(0)
    );
\rx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4554455"
    )
        port map (
      I0 => \rx_state[0]_i_5_n_0\,
      I1 => time_tlock_max,
      I2 => \rx_state_reg[0]_2\,
      I3 => \rx_state_reg[0]_3\,
      I4 => \rx_state_reg[0]_4\,
      I5 => Q(1),
      O => \rx_state[0]_i_2_n_0\
    );
\rx_state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F777F7F77777777"
    )
        port map (
      I0 => \rx_state[0]_i_2_0\,
      I1 => \rx_state_reg[0]_1\,
      I2 => \rx_state[0]_i_2_1\,
      I3 => \^stg5_reg_0\,
      I4 => Q(0),
      I5 => \rx_state[0]_i_2_2\,
      O => \rx_state[0]_i_5_n_0\
    );
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_37\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_state_reg[6]\ : in STD_LOGIC;
    \rx_state_reg[6]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_37\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_37\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_37\ is
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
\rx_state[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A3A0A0"
    )
        port map (
      I0 => Q(0),
      I1 => \rx_state_reg[6]\,
      I2 => Q(1),
      I3 => \^stg5_reg_0\,
      I4 => \rx_state_reg[6]_0\,
      O => D(0)
    );
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \out\,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized2\ is
  port (
    stg11_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized2\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized2\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized2\ is
  signal stg10_reg_srl7_n_0 : STD_LOGIC;
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg10_reg_srl7 : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg10_reg_srl7 ";
  attribute shift_extract of stg11_reg : label is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
stg10_reg_srl7: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"007F"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => \out\,
      D => stg3,
      Q => stg10_reg_srl7_n_0
    );
stg11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg10_reg_srl7_n_0,
      Q => stg11_reg_0,
      R => '0'
    );
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => in0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized3\ is
  port (
    cbcc_fifo_reset_to_fifo_rd_clk : out STD_LOGIC;
    cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg : out STD_LOGIC;
    stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    cbcc_fifo_reset_to_fifo_rd_clk_dlyd : in STD_LOGIC;
    in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized3\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized3\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized3\ is
  signal \^cbcc_fifo_reset_to_fifo_rd_clk\ : STD_LOGIC;
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg30_reg_srl27_n_0 : STD_LOGIC;
  signal NLW_stg30_reg_srl27_Q31_UNCONNECTED : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg30_reg_srl27 : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27 ";
  attribute shift_extract of stg31_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
  cbcc_fifo_reset_to_fifo_rd_clk <= \^cbcc_fifo_reset_to_fifo_rd_clk\;
cbc_rd_if_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
      I1 => \^cbcc_fifo_reset_to_fifo_rd_clk\,
      I2 => in0,
      I3 => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0,
      O => cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg
    );
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg30_reg_srl27: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"07FFFFFF"
    )
        port map (
      A(4 downto 0) => B"11010",
      CE => '1',
      CLK => user_clk,
      D => stg3,
      Q => stg30_reg_srl27_n_0,
      Q31 => NLW_stg30_reg_srl27_Q31_UNCONNECTED
    );
stg31_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg30_reg_srl27_n_0,
      Q => \^cbcc_fifo_reset_to_fifo_rd_clk\,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized3_43\ is
  port (
    cbcc_fifo_reset_to_fifo_wr_clk : out STD_LOGIC;
    cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg : out STD_LOGIC;
    stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    cbcc_fifo_reset_to_fifo_wr_clk_dlyd : in STD_LOGIC;
    in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized3_43\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_rst_sync";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized3_43\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized3_43\ is
  signal \^cbcc_fifo_reset_to_fifo_wr_clk\ : STD_LOGIC;
  signal stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg30_reg_srl27_n_0 : STD_LOGIC;
  signal NLW_stg30_reg_srl27_Q31_UNCONNECTED : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg30_reg_srl27 : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg30_reg_srl27 ";
  attribute shift_extract of stg31_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
  cbcc_fifo_reset_to_fifo_wr_clk <= \^cbcc_fifo_reset_to_fifo_wr_clk\;
cbc_wr_if_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
      I1 => \^cbcc_fifo_reset_to_fifo_wr_clk\,
      I2 => in0,
      I3 => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0,
      O => cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg
    );
stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0,
      Q => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to,
      Q => stg2,
      R => '0'
    );
stg30_reg_srl27: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"07FFFFFF"
    )
        port map (
      A(4 downto 0) => B"11010",
      CE => '1',
      CLK => \out\,
      D => stg3,
      Q => stg30_reg_srl27_n_0,
      Q31 => NLW_stg30_reg_srl27_Q31_UNCONNECTED
    );
stg31_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg30_reg_srl27_n_0,
      Q => \^cbcc_fifo_reset_to_fifo_wr_clk\,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CLOCK_CORRECTION_CHANNEL_BONDING is
  port (
    DO : out STD_LOGIC_VECTOR ( 63 downto 0 );
    DOP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxbuferr_out_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_lossofsync_i_1 : out STD_LOGIC;
    ch_bond_done_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    CC_detect_dlyd1 : out STD_LOGIC;
    CB_detect_dlyd0p5 : out STD_LOGIC;
    link_reset_0_c : out STD_LOGIC;
    master_do_rd_en_q : out STD_LOGIC;
    final_gater_for_fifo_din_i : out STD_LOGIC;
    bit_err_chan_bond_i : out STD_LOGIC;
    hold_reg_reg_0 : out STD_LOGIC;
    all_start_cb_writes_out0 : out STD_LOGIC;
    all_vld_btf_out0 : out STD_LOGIC;
    allow_block_sync_propagation_reg : out STD_LOGIC;
    p_10_in : out STD_LOGIC;
    cdr_reset_fsm_lnkreset_reg : out STD_LOGIC;
    master_do_rd_en_q_reg_0 : out STD_LOGIC;
    do_rd_en_i : out STD_LOGIC;
    CB_flag_direct : out STD_LOGIC;
    rx_buf_err_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    LINK_RESET_OUT0 : out STD_LOGIC;
    ENABLE_ERR_DETECT_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    en_chan_sync_i : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    rxdatavalid_to_fifo_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    master_do_rd_en_q_reg_1 : in STD_LOGIC;
    cbcc_fifo_reset_to_fifo_rd_clk : in STD_LOGIC;
    UNSCRAMBLED_DATA_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    cbcc_only_reset_rd_clk : in STD_LOGIC;
    cbcc_fifo_reset_wr_clk : in STD_LOGIC;
    CC_detect : in STD_LOGIC;
    CB_detect0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    start_cb_writes_lane1_i : in STD_LOGIC;
    any_vld_btf_lane1_i : in STD_LOGIC;
    rxchanisaligned_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    allow_block_sync_propagation_reg_0 : in STD_LOGIC;
    allow_block_sync_propagation : in STD_LOGIC;
    allow_block_sync_propagation_reg_1 : in STD_LOGIC;
    cdr_reset_fsm_lnkreset : in STD_LOGIC;
    \count_for_reset_r_reg[0]_0\ : in STD_LOGIC;
    \wdth_conv_1stage_reg[0]_0\ : in STD_LOGIC;
    START_CB_WRITES_OUT_reg_0 : in STD_LOGIC;
    CB_flag_flopped_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    HARD_ERR_i_2 : in STD_LOGIC;
    pma_init_sync : in STD_LOGIC;
    \count_for_reset_r_reg[0]_1\ : in STD_LOGIC;
    reset_initclk : in STD_LOGIC;
    \count_for_reset_r_reg[0]_2\ : in STD_LOGIC;
    hard_err_rst_int : in STD_LOGIC;
    link_reset_1_c : in STD_LOGIC;
    cbcc_fifo_reset_to_fifo_wr_clk : in STD_LOGIC;
    enable_err_detect_i : in STD_LOGIC;
    illegal_btf_i : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CLOCK_CORRECTION_CHANNEL_BONDING;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CLOCK_CORRECTION_CHANNEL_BONDING is
  signal ANY_VLD_BTF_FLAG_i_1_n_0 : STD_LOGIC;
  signal CB_align_ver : STD_LOGIC;
  signal CB_align_ver0 : STD_LOGIC;
  signal CB_align_ver_i_2_n_0 : STD_LOGIC;
  signal CB_align_ver_i_3_n_0 : STD_LOGIC;
  signal CB_align_ver_i_4_n_0 : STD_LOGIC;
  signal CB_align_ver_i_5_n_0 : STD_LOGIC;
  signal \^cb_detect_dlyd0p5\ : STD_LOGIC;
  signal CB_detect_dlyd1 : STD_LOGIC;
  signal CB_detect_dlyd10 : STD_LOGIC;
  signal CB_detect_dlyd1p0 : STD_LOGIC;
  signal CB_flag_direct_0 : STD_LOGIC;
  signal CB_flag_flopped : STD_LOGIC;
  signal CC_detect_pulse_r : STD_LOGIC;
  signal \^do\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^dop\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal FINAL_GATER_FOR_FIFO_DIN_i_1_n_0 : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT1__15\ : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0 : STD_LOGIC;
  signal \LINK_RESET[0]_i_2_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_3_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_4_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_5_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_6_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_7_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_8_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_9_n_0\ : STD_LOGIC;
  signal START_CB_WRITES_OUT_i_1_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_1_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_3_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_4_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_5_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_6_n_0 : STD_LOGIC;
  signal any_vld_btf_i : STD_LOGIC;
  signal bit80_prsnt : STD_LOGIC;
  signal \^bit_err_chan_bond_i\ : STD_LOGIC;
  signal buffer_too_empty_c : STD_LOGIC;
  signal cb_fifo_din_detect_q : STD_LOGIC;
  signal \count_for_reset_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r[0]_i_3_n_0\ : STD_LOGIC;
  signal count_for_reset_r_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \count_for_reset_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal do_rd_en : STD_LOGIC;
  signal do_rd_en_reg_n_0 : STD_LOGIC;
  signal do_wr_en : STD_LOGIC;
  signal do_wr_en_i_1_n_0 : STD_LOGIC;
  signal en32_fifo_din_i : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal enchansync_dlyd_i : STD_LOGIC;
  signal \^final_gater_for_fifo_din_i\ : STD_LOGIC;
  signal first_cb_to_write_to_fifo : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_2_n_0 : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_3_n_0 : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_4_n_0 : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_5_n_0 : STD_LOGIC;
  signal hold_reg : STD_LOGIC;
  signal hold_reg_i_1_n_0 : STD_LOGIC;
  signal link_reset_0 : STD_LOGIC;
  signal \^link_reset_0_c\ : STD_LOGIC;
  signal \^master_do_rd_en_q\ : STD_LOGIC;
  signal \^master_do_rd_en_q_reg_0\ : STD_LOGIC;
  signal mod_do_wr_en : STD_LOGIC;
  signal new_do_wr_en : STD_LOGIC;
  signal new_do_wr_en_i_1_n_0 : STD_LOGIC;
  signal new_underflow_flag_c0 : STD_LOGIC;
  signal new_underflow_flag_c_reg_inv_n_0 : STD_LOGIC;
  signal overflow_flag_c : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^p_10_in\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[9]\ : STD_LOGIC;
  signal raw_data_srl_out : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal rd_err_c : STD_LOGIC;
  signal rd_err_pre : STD_LOGIC;
  signal \^rxbuferr_out_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxchanisaligned : STD_LOGIC;
  signal rxdatavalid_lookahead_i : STD_LOGIC;
  signal start_cb_writes_i : STD_LOGIC;
  signal u_cdc_rxlossofsync_in_n_0 : STD_LOGIC;
  signal u_rst_sync_btf_sync_n_0 : STD_LOGIC;
  signal underflow_flag_c : STD_LOGIC;
  signal underflow_flag_r1 : STD_LOGIC;
  signal underflow_flag_r10 : STD_LOGIC;
  signal underflow_flag_r2 : STD_LOGIC;
  signal underflow_flag_r3 : STD_LOGIC;
  signal valid_btf_detect : STD_LOGIC;
  signal valid_btf_detect_dlyd1 : STD_LOGIC;
  signal valid_btf_detect_extend_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal valid_btf_detect_extend_r2 : STD_LOGIC;
  signal valid_btf_detect_extend_r20_n_0 : STD_LOGIC;
  signal wait_for_rd_en : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wait_for_rd_en[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[2]_i_1_n_0\ : STD_LOGIC;
  signal wait_for_wr_en : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wait_for_wr_en[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal wait_for_wr_en_wr4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wdth_conv_1stage : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal wdth_conv_2stage : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal \wdth_conv_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \wdth_conv_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \wdth_conv_count_reg_n_0_[0]\ : STD_LOGIC;
  signal wr_err_c : STD_LOGIC;
  signal wr_err_rd_clk_pre : STD_LOGIC;
  signal wr_monitor_flag : STD_LOGIC;
  signal \wr_monitor_flag_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_SRLC32E_inst_0_Q31_UNCONNECTED : STD_LOGIC;
  signal NLW_SRLC32E_inst_4_Q31_UNCONNECTED : STD_LOGIC;
  signal \NLW_count_for_reset_r_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_data_fifo_ALMOSTFULL_UNCONNECTED : STD_LOGIC;
  signal NLW_data_fifo_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_data_fifo_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_data_fifo_DOP_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_data_fifo_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_data_fifo_RDCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_data_fifo_WRCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ANY_VLD_BTF_FLAG_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of CB_align_ver_i_5 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of CB_flag_flopped_i_1 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \CB_flag_flopped_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of FIRST_CB_BITERR_CB_RESET_OUT_i_2 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of FIRST_CB_BITERR_CB_RESET_OUT_i_4 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of LINK_RESET_OUT_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \RX_DATA_REG[63]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of SOFT_ERR0_i_1 : label is "soft_lutpair25";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_0 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_0 : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_0 ";
  attribute BOX_TYPE of SRLC32E_inst_4 : label is "PRIMITIVE";
  attribute srl_name of SRLC32E_inst_4 : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4 ";
  attribute SOFT_HLUTNM of START_CB_WRITES_OUT_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of all_start_cb_writes_out_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of all_vld_btf_out_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[7]_i_1\ : label is "soft_lutpair22";
  attribute BOX_TYPE of data_fifo : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of hold_reg_i_1 : label is "soft_lutpair30";
  attribute shift_extract : string;
  attribute shift_extract of master_do_rd_en_q_reg : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[0]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[10]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[11]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[12]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[13]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[14]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[15]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[16]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[17]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[18]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[19]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[1]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[20]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[21]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[22]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[23]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[24]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[25]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[26]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[27]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[28]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[29]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[2]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[30]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[31]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[32]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[33]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[34]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[3]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[4]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[5]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[6]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[7]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[8]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[9]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[0]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[10]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[11]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[12]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[13]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[14]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[15]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[16]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[17]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[18]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[19]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[1]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[20]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[21]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[22]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[23]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[24]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[25]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[26]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[27]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[28]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[29]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[2]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[30]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[31]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[32]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[33]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[34]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[3]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[4]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[5]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[6]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[7]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[8]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[9]\ : label is "{no}";
  attribute BOX_TYPE of \srlc32e[0].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srlc32e[0].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[0].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[10].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[10].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[10].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[11].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[11].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[11].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[12].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[12].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[12].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[13].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[13].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[13].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[14].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[14].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[14].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[15].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[15].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[15].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[16].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[16].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[16].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[17].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[17].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[17].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[18].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[18].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[18].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[19].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[19].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[19].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[19].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[1].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[1].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[1].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[1].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[20].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[20].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[20].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[20].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[21].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[21].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[21].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[21].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[22].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[22].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[22].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[22].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[23].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[23].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[23].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[24].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[24].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[24].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[25].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[25].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[25].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[26].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[26].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[26].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[26].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[27].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[27].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[27].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[27].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[28].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[28].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[28].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[28].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[29].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[29].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[29].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[29].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[2].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[2].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[2].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[2].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[30].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[30].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[30].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[31].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[31].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[31].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[31].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[32].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[32].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[32].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[33].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[33].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[33].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[33].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[34].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[34].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[34].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[34].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[3].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[3].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[3].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[3].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[4].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[4].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[4].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[4].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[5].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[5].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[5].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[5].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[6].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[6].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[6].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[6].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[7].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[7].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[7].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[7].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[8].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[8].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[8].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[8].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[9].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[9].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[9].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/srlc32e[9].SRLC32E_inst_1 ";
  attribute shift_extract of valid_btf_detect_reg : label is "{no}";
  attribute SOFT_HLUTNM of \wait_for_rd_en[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \wait_for_rd_en[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \wait_for_wr_en[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \wait_for_wr_en[1]_i_1\ : label is "soft_lutpair29";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[1]_srl3 ";
  attribute shift_extract of \wdth_conv_1stage_reg[0]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[10]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[11]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[12]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[13]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[14]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[15]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[16]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[17]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[18]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[19]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[1]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[20]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[21]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[22]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[23]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[24]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[25]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[26]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[27]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[28]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[29]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[2]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[30]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[31]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[32]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[33]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[34]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[35]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[36]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[37]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[38]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[39]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[3]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[4]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[5]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[6]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[7]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[8]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[9]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[0]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[10]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[11]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[12]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[13]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[14]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[15]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[16]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[17]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[18]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[19]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[1]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[20]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[21]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[22]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[23]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[24]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[25]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[26]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[27]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[28]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[29]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[2]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[30]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[31]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[32]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[33]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[34]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[35]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[36]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[37]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[38]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[39]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[3]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[4]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[5]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[6]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[7]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[8]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[9]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[0]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[10]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[11]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[12]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[13]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[14]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[15]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[16]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[17]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[18]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[19]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[1]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[20]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[21]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[22]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[23]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[24]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[25]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[26]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[27]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[28]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[29]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[2]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[30]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[31]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[32]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[33]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[34]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[35]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[36]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[37]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[38]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[39]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[3]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[4]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[5]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[6]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[7]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[8]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[9]\ : label is "{no}";
  attribute SOFT_HLUTNM of \wdth_conv_count[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \wdth_conv_count[1]_i_1\ : label is "soft_lutpair28";
  attribute shift_extract of wr_err_rd_clk_sync_reg : label is "{no}";
  attribute SOFT_HLUTNM of \wr_monitor_flag[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \wr_monitor_flag[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \wr_monitor_flag[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \wr_monitor_flag[4]_i_2\ : label is "soft_lutpair20";
begin
  CB_detect_dlyd0p5 <= \^cb_detect_dlyd0p5\;
  DO(63 downto 0) <= \^do\(63 downto 0);
  DOP(1 downto 0) <= \^dop\(1 downto 0);
  bit_err_chan_bond_i <= \^bit_err_chan_bond_i\;
  final_gater_for_fifo_din_i <= \^final_gater_for_fifo_din_i\;
  link_reset_0_c <= \^link_reset_0_c\;
  master_do_rd_en_q <= \^master_do_rd_en_q\;
  master_do_rd_en_q_reg_0 <= \^master_do_rd_en_q_reg_0\;
  p_10_in <= \^p_10_in\;
  rxbuferr_out_i(1 downto 0) <= \^rxbuferr_out_i\(1 downto 0);
ANY_VLD_BTF_FLAG_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => any_vld_btf_fifo_din_detect_dlyd,
      I2 => any_vld_btf_i,
      O => ANY_VLD_BTF_FLAG_i_1_n_0
    );
ANY_VLD_BTF_FLAG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => ANY_VLD_BTF_FLAG_i_1_n_0,
      Q => any_vld_btf_i,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
CB_align_ver_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => CB_align_ver_i_2_n_0,
      I1 => CB_align_ver_i_3_n_0,
      I2 => \^do\(63),
      I3 => \^do\(62),
      I4 => \^do\(58),
      O => CB_align_ver0
    );
CB_align_ver_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^dop\(0),
      I1 => \^dop\(1),
      I2 => \^do\(59),
      I3 => \^do\(60),
      I4 => CB_align_ver_i_4_n_0,
      O => CB_align_ver_i_2_n_0
    );
CB_align_ver_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \^do\(49),
      I1 => \^do\(54),
      I2 => \^do\(57),
      I3 => \^do\(52),
      I4 => CB_align_ver_i_5_n_0,
      O => CB_align_ver_i_3_n_0
    );
CB_align_ver_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^do\(56),
      I1 => \^do\(51),
      I2 => \^do\(61),
      I3 => \^do\(50),
      O => CB_align_ver_i_4_n_0
    );
CB_align_ver_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^master_do_rd_en_q\,
      I1 => \^do\(48),
      I2 => \^do\(53),
      I3 => \^do\(55),
      O => CB_align_ver_i_5_n_0
    );
CB_align_ver_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CB_align_ver0,
      Q => CB_align_ver,
      R => cbcc_reset_cbstg2_rd_clk
    );
CB_detect_dlyd0p5_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => CB_detect0,
      Q => \^cb_detect_dlyd0p5\,
      R => cbcc_fifo_reset_wr_clk
    );
CB_detect_dlyd1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CB_detect_dlyd1p0,
      I1 => \^cb_detect_dlyd0p5\,
      O => CB_detect_dlyd10
    );
CB_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => CB_detect_dlyd10,
      Q => CB_detect_dlyd1,
      R => cbcc_fifo_reset_wr_clk
    );
CB_detect_dlyd1p0_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \^cb_detect_dlyd0p5\,
      Q => CB_detect_dlyd1p0,
      R => cbcc_fifo_reset_wr_clk
    );
CB_flag_flopped_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^master_do_rd_en_q\,
      I1 => p_0_in6_in,
      O => CB_flag_direct_0
    );
\CB_flag_flopped_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^master_do_rd_en_q\,
      I1 => CB_flag_flopped_reg_0(1),
      O => CB_flag_direct
    );
CB_flag_flopped_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CB_flag_direct_0,
      Q => CB_flag_flopped,
      R => '0'
    );
CC_RXLOSSOFSYNC_OUT_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => u_cdc_rxlossofsync_in_n_0,
      Q => rx_lossofsync_i_1,
      S => cbcc_only_reset_rd_clk
    );
CC_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => CC_detect,
      Q => CC_detect_dlyd1,
      R => cbcc_fifo_reset_wr_clk
    );
CC_detect_pulse_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(1),
      Q => CC_detect_pulse_r,
      R => '0'
    );
FINAL_GATER_FOR_FIFO_DIN_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => cb_fifo_din_detect_q,
      I1 => \wdth_conv_1stage_reg[0]_0\,
      I2 => p_0_in0_in,
      I3 => \^final_gater_for_fifo_din_i\,
      O => FINAL_GATER_FOR_FIFO_DIN_i_1_n_0
    );
FINAL_GATER_FOR_FIFO_DIN_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => FINAL_GATER_FOR_FIFO_DIN_i_1_n_0,
      Q => \^final_gater_for_fifo_din_i\,
      R => cbcc_fifo_reset_wr_clk
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4155410000000000"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_wr_clk,
      I1 => FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0,
      I2 => \FIRST_CB_BITERR_CB_RESET_OUT1__15\,
      I3 => new_do_wr_en,
      I4 => \^bit_err_chan_bond_i\,
      I5 => FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0,
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => \wr_monitor_flag_reg__0\(1),
      I1 => \wr_monitor_flag_reg__0\(2),
      I2 => \wr_monitor_flag_reg__0\(0),
      I3 => \wr_monitor_flag_reg__0\(3),
      I4 => \wr_monitor_flag_reg__0\(4),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => en32_fifo_din_i(58),
      I1 => en32_fifo_din_i(57),
      I2 => en32_fifo_din_i(56),
      I3 => FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0,
      I4 => FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0,
      I5 => FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0,
      O => \FIRST_CB_BITERR_CB_RESET_OUT1__15\
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111554"
    )
        port map (
      I0 => \wr_monitor_flag_reg__0\(4),
      I1 => \wr_monitor_flag_reg__0\(3),
      I2 => \wr_monitor_flag_reg__0\(0),
      I3 => \wr_monitor_flag_reg__0\(1),
      I4 => \wr_monitor_flag_reg__0\(2),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => en32_fifo_din_i(61),
      I1 => en32_fifo_din_i(62),
      I2 => en32_fifo_din_i(60),
      I3 => en32_fifo_din_i(59),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => en32_fifo_din_i(66),
      I1 => en32_fifo_din_i(65),
      I2 => en32_fifo_din_i(64),
      I3 => en32_fifo_din_i(63),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => en32_fifo_din_i(67),
      I1 => en32_fifo_din_i(68),
      I2 => en32_fifo_din_i(69),
      I3 => en32_fifo_din_i(70),
      I4 => en32_fifo_din_i(71),
      I5 => en32_fifo_din_i(76),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0,
      Q => \^bit_err_chan_bond_i\,
      R => '0'
    );
HARD_ERR_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^rxbuferr_out_i\(1),
      I1 => \^rxbuferr_out_i\(0),
      I2 => HARD_ERR_i_2,
      O => rx_buf_err_i(0)
    );
\LINK_RESET[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \LINK_RESET[0]_i_2_n_0\,
      I1 => \LINK_RESET[0]_i_3_n_0\,
      I2 => \LINK_RESET[0]_i_4_n_0\,
      O => link_reset_0
    );
\LINK_RESET[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => count_for_reset_r_reg(18),
      I1 => count_for_reset_r_reg(14),
      I2 => count_for_reset_r_reg(22),
      I3 => count_for_reset_r_reg(10),
      I4 => \LINK_RESET[0]_i_5_n_0\,
      O => \LINK_RESET[0]_i_2_n_0\
    );
\LINK_RESET[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => count_for_reset_r_reg(15),
      I1 => count_for_reset_r_reg(13),
      I2 => count_for_reset_r_reg(21),
      I3 => count_for_reset_r_reg(17),
      I4 => \LINK_RESET[0]_i_6_n_0\,
      O => \LINK_RESET[0]_i_3_n_0\
    );
\LINK_RESET[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080000F80800000"
    )
        port map (
      I0 => count_for_reset_r_reg(7),
      I1 => \LINK_RESET[0]_i_7_n_0\,
      I2 => \LINK_RESET[0]_i_8_n_0\,
      I3 => count_for_reset_r_reg(3),
      I4 => count_for_reset_r_reg(4),
      I5 => \LINK_RESET[0]_i_9_n_0\,
      O => \LINK_RESET[0]_i_4_n_0\
    );
\LINK_RESET[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => count_for_reset_r_reg(16),
      I1 => count_for_reset_r_reg(19),
      I2 => count_for_reset_r_reg(9),
      I3 => count_for_reset_r_reg(11),
      O => \LINK_RESET[0]_i_5_n_0\
    );
\LINK_RESET[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => count_for_reset_r_reg(8),
      I1 => count_for_reset_r_reg(20),
      I2 => count_for_reset_r_reg(12),
      I3 => count_for_reset_r_reg(23),
      O => \LINK_RESET[0]_i_6_n_0\
    );
\LINK_RESET[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => count_for_reset_r_reg(3),
      I1 => count_for_reset_r_reg(5),
      I2 => count_for_reset_r_reg(9),
      I3 => count_for_reset_r_reg(6),
      O => \LINK_RESET[0]_i_7_n_0\
    );
\LINK_RESET[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_for_reset_r_reg(2),
      I1 => count_for_reset_r_reg(1),
      O => \LINK_RESET[0]_i_8_n_0\
    );
\LINK_RESET[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => count_for_reset_r_reg(5),
      I1 => count_for_reset_r_reg(0),
      I2 => count_for_reset_r_reg(6),
      I3 => count_for_reset_r_reg(7),
      O => \LINK_RESET[0]_i_9_n_0\
    );
LINK_RESET_OUT_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \count_for_reset_r_reg[0]_0\,
      I1 => \^link_reset_0_c\,
      I2 => link_reset_1_c,
      O => LINK_RESET_OUT0
    );
\LINK_RESET_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => link_reset_0,
      Q => \^link_reset_0_c\,
      R => '0'
    );
rxchanisaligned_reg_RnM: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxchanisaligned,
      Q => ch_bond_done_i(0),
      R => cbcc_reset_cbstg2_rd_clk
    );
\RX_DATA_REG[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_reg,
      O => hold_reg_reg_0
    );
SOFT_ERR0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => CB_flag_flopped_reg_0(0),
      I1 => p_0_in8_in,
      I2 => \^master_do_rd_en_q\,
      O => \^master_do_rd_en_q_reg_0\
    );
SRLC32E_inst_0: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"10000",
      CE => '1',
      CLK => user_clk,
      D => en_chan_sync_i,
      Q => enchansync_dlyd_i,
      Q31 => NLW_SRLC32E_inst_0_Q31_UNCONNECTED
    );
SRLC32E_inst_4: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00010",
      CE => '1',
      CLK => \out\,
      D => rxdatavalid_to_fifo_i,
      Q => rxdatavalid_lookahead_i,
      Q31 => NLW_SRLC32E_inst_4_Q31_UNCONNECTED
    );
START_CB_WRITES_OUT_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => start_cb_writes_i,
      I1 => START_CB_WRITES_OUT_reg_0,
      I2 => cbcc_fifo_reset_wr_clk,
      O => START_CB_WRITES_OUT_i_1_n_0
    );
START_CB_WRITES_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => START_CB_WRITES_OUT_i_1_n_0,
      Q => start_cb_writes_i,
      R => '0'
    );
all_start_cb_writes_out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start_cb_writes_i,
      I1 => start_cb_writes_lane1_i,
      O => all_start_cb_writes_out0
    );
all_vld_btf_out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => any_vld_btf_i,
      I1 => any_vld_btf_lane1_i,
      O => all_vld_btf_out0
    );
allow_block_sync_propagation_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CCCE"
    )
        port map (
      I0 => allow_block_sync_propagation_reg_0,
      I1 => allow_block_sync_propagation,
      I2 => allow_block_sync_propagation_reg_1,
      I3 => cdr_reset_fsm_lnkreset,
      I4 => \^p_10_in\,
      O => allow_block_sync_propagation_reg
    );
any_vld_btf_fifo_din_detect_dlyd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => wait_for_wr_en_wr4(0),
      I1 => cbcc_fifo_reset_wr_clk,
      I2 => wait_for_wr_en_wr4(1),
      O => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[18]\,
      I1 => \raw_data_r_r_reg_n_0_[17]\,
      I2 => \raw_data_r_r_reg_n_0_[16]\,
      I3 => any_vld_btf_fifo_din_detect_dlyd_i_3_n_0,
      I4 => any_vld_btf_fifo_din_detect_dlyd_i_4_n_0,
      O => any_vld_btf_fifo_din_detect
    );
any_vld_btf_fifo_din_detect_dlyd_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[19]\,
      I1 => \raw_data_r_r_reg_n_0_[20]\,
      I2 => \raw_data_r_r_reg_n_0_[22]\,
      I3 => \raw_data_r_r_reg_n_0_[21]\,
      I4 => any_vld_btf_fifo_din_detect_dlyd_i_5_n_0,
      O => any_vld_btf_fifo_din_detect_dlyd_i_3_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[31]\,
      I1 => \raw_data_r_r_reg_n_0_[32]\,
      I2 => \raw_data_r_r_reg_n_0_[33]\,
      I3 => p_0_in0_in,
      I4 => any_vld_btf_fifo_din_detect_dlyd_i_6_n_0,
      O => any_vld_btf_fifo_din_detect_dlyd_i_4_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[26]\,
      I1 => \raw_data_r_r_reg_n_0_[25]\,
      I2 => \raw_data_r_r_reg_n_0_[24]\,
      I3 => \raw_data_r_r_reg_n_0_[23]\,
      O => any_vld_btf_fifo_din_detect_dlyd_i_5_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[30]\,
      I1 => \raw_data_r_r_reg_n_0_[29]\,
      I2 => \raw_data_r_r_reg_n_0_[28]\,
      I3 => \raw_data_r_r_reg_n_0_[27]\,
      O => any_vld_btf_fifo_din_detect_dlyd_i_6_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => any_vld_btf_fifo_din_detect,
      Q => any_vld_btf_fifo_din_detect_dlyd,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
cb_fifo_din_detect_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => any_vld_btf_fifo_din_detect,
      Q => cb_fifo_din_detect_q,
      R => cbcc_fifo_reset_wr_clk
    );
\cdr_reset_fsm_cntr_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => hard_err_rst_int,
      I1 => pma_init_sync,
      I2 => \^link_reset_0_c\,
      I3 => link_reset_1_c,
      O => \^p_10_in\
    );
cdr_reset_fsm_lnkreset_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF02"
    )
        port map (
      I0 => \count_for_reset_r_reg[0]_0\,
      I1 => allow_block_sync_propagation,
      I2 => allow_block_sync_propagation_reg_1,
      I3 => cdr_reset_fsm_lnkreset,
      I4 => \^p_10_in\,
      O => cdr_reset_fsm_lnkreset_reg
    );
\count_for_reset_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFFFEFF"
    )
        port map (
      I0 => valid_btf_detect_dlyd1,
      I1 => \count_for_reset_r_reg[0]_0\,
      I2 => pma_init_sync,
      I3 => \count_for_reset_r_reg[0]_1\,
      I4 => reset_initclk,
      I5 => \count_for_reset_r_reg[0]_2\,
      O => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_for_reset_r_reg(0),
      O => \count_for_reset_r[0]_i_3_n_0\
    );
\count_for_reset_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_7\,
      Q => count_for_reset_r_reg(0),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_for_reset_r_reg[0]_i_2_n_0\,
      CO(2) => \count_for_reset_r_reg[0]_i_2_n_1\,
      CO(1) => \count_for_reset_r_reg[0]_i_2_n_2\,
      CO(0) => \count_for_reset_r_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_for_reset_r_reg[0]_i_2_n_4\,
      O(2) => \count_for_reset_r_reg[0]_i_2_n_5\,
      O(1) => \count_for_reset_r_reg[0]_i_2_n_6\,
      O(0) => \count_for_reset_r_reg[0]_i_2_n_7\,
      S(3 downto 1) => count_for_reset_r_reg(3 downto 1),
      S(0) => \count_for_reset_r[0]_i_3_n_0\
    );
\count_for_reset_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_5\,
      Q => count_for_reset_r_reg(10),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_4\,
      Q => count_for_reset_r_reg(11),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1_n_7\,
      Q => count_for_reset_r_reg(12),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[8]_i_1_n_0\,
      CO(3) => \count_for_reset_r_reg[12]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[12]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[12]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[12]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[12]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[12]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[12]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(15 downto 12)
    );
\count_for_reset_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1_n_6\,
      Q => count_for_reset_r_reg(13),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1_n_5\,
      Q => count_for_reset_r_reg(14),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1_n_4\,
      Q => count_for_reset_r_reg(15),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_7\,
      Q => count_for_reset_r_reg(16),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[12]_i_1_n_0\,
      CO(3) => \count_for_reset_r_reg[16]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[16]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[16]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[16]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[16]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[16]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[16]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(19 downto 16)
    );
\count_for_reset_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_6\,
      Q => count_for_reset_r_reg(17),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_5\,
      Q => count_for_reset_r_reg(18),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_4\,
      Q => count_for_reset_r_reg(19),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_6\,
      Q => count_for_reset_r_reg(1),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1_n_7\,
      Q => count_for_reset_r_reg(20),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[16]_i_1_n_0\,
      CO(3) => \NLW_count_for_reset_r_reg[20]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_for_reset_r_reg[20]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[20]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[20]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[20]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[20]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[20]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(23 downto 20)
    );
\count_for_reset_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1_n_6\,
      Q => count_for_reset_r_reg(21),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1_n_5\,
      Q => count_for_reset_r_reg(22),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1_n_4\,
      Q => count_for_reset_r_reg(23),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_5\,
      Q => count_for_reset_r_reg(2),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_4\,
      Q => count_for_reset_r_reg(3),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1_n_7\,
      Q => count_for_reset_r_reg(4),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[0]_i_2_n_0\,
      CO(3) => \count_for_reset_r_reg[4]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[4]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[4]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[4]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[4]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[4]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[4]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(7 downto 4)
    );
\count_for_reset_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1_n_6\,
      Q => count_for_reset_r_reg(5),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1_n_5\,
      Q => count_for_reset_r_reg(6),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1_n_4\,
      Q => count_for_reset_r_reg(7),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_7\,
      Q => count_for_reset_r_reg(8),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
\count_for_reset_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[4]_i_1_n_0\,
      CO(3) => \count_for_reset_r_reg[8]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[8]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[8]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[8]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[8]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[8]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[8]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(11 downto 8)
    );
\count_for_reset_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_6\,
      Q => count_for_reset_r_reg(9),
      R => \count_for_reset_r[0]_i_1_n_0\
    );
data_fifo: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0008",
      ALMOST_FULL_OFFSET => X"01C2",
      DATA_WIDTH => 72,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36_72",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => buffer_too_empty_c,
      ALMOSTFULL => NLW_data_fifo_ALMOSTFULL_UNCONNECTED,
      DBITERR => NLW_data_fifo_DBITERR_UNCONNECTED,
      DI(63 downto 32) => en32_fifo_din_i(71 downto 40),
      DI(31 downto 0) => en32_fifo_din_i(31 downto 0),
      DIP(7 downto 0) => en32_fifo_din_i(79 downto 72),
      DO(63 downto 0) => \^do\(63 downto 0),
      DOP(7) => NLW_data_fifo_DOP_UNCONNECTED(7),
      DOP(6) => p_0_in6_in,
      DOP(5) => p_0_in5_in,
      DOP(4) => p_0_in8_in,
      DOP(3) => NLW_data_fifo_DOP_UNCONNECTED(3),
      DOP(2) => p_0_in4_in,
      DOP(1 downto 0) => \^dop\(1 downto 0),
      ECCPARITY(7 downto 0) => NLW_data_fifo_ECCPARITY_UNCONNECTED(7 downto 0),
      EMPTY => underflow_flag_c,
      FULL => overflow_flag_c,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => user_clk,
      RDCOUNT(12 downto 0) => NLW_data_fifo_RDCOUNT_UNCONNECTED(12 downto 0),
      RDEN => master_do_rd_en_q_reg_1,
      RDERR => rd_err_c,
      REGCE => '1',
      RST => cbcc_fifo_reset_to_fifo_rd_clk,
      RSTREG => '0',
      SBITERR => NLW_data_fifo_SBITERR_UNCONNECTED,
      WRCLK => \out\,
      WRCOUNT(12 downto 0) => NLW_data_fifo_WRCOUNT_UNCONNECTED(12 downto 0),
      WREN => new_do_wr_en,
      WRERR => wr_err_c
    );
do_rd_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => cbcc_fifo_reset_rd_clk,
      I1 => wait_for_rd_en(2),
      I2 => wait_for_rd_en(1),
      O => do_rd_en
    );
do_rd_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => new_underflow_flag_c_reg_inv_n_0,
      Q => do_rd_en_reg_n_0,
      R => do_rd_en
    );
do_wr_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => wait_for_wr_en_wr4(0),
      I1 => cbcc_fifo_reset_wr_clk,
      I2 => wait_for_wr_en_wr4(1),
      I3 => p_1_in,
      I4 => overflow_flag_c,
      I5 => FINAL_GATER_FOR_FIFO_DIN_i_1_n_0,
      O => do_wr_en_i_1_n_0
    );
do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => do_wr_en_i_1_n_0,
      Q => do_wr_en,
      R => '0'
    );
\err_detect_i/SOFT_ERR0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880880888"
    )
        port map (
      I0 => enable_err_detect_i,
      I1 => \^master_do_rd_en_q_reg_0\,
      I2 => \^dop\(0),
      I3 => hold_reg,
      I4 => \^dop\(1),
      I5 => illegal_btf_i,
      O => ENABLE_ERR_DETECT_reg
    );
first_cb_to_write_to_fifo_dlyd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[18]\,
      I1 => \raw_data_r_reg_n_0_[17]\,
      I2 => \raw_data_r_reg_n_0_[16]\,
      I3 => first_cb_to_write_to_fifo_dlyd_i_2_n_0,
      I4 => first_cb_to_write_to_fifo_dlyd_i_3_n_0,
      O => first_cb_to_write_to_fifo
    );
first_cb_to_write_to_fifo_dlyd_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[19]\,
      I1 => \raw_data_r_reg_n_0_[20]\,
      I2 => \raw_data_r_reg_n_0_[22]\,
      I3 => \raw_data_r_reg_n_0_[21]\,
      I4 => first_cb_to_write_to_fifo_dlyd_i_4_n_0,
      O => first_cb_to_write_to_fifo_dlyd_i_2_n_0
    );
first_cb_to_write_to_fifo_dlyd_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[31]\,
      I1 => \raw_data_r_reg_n_0_[32]\,
      I2 => \raw_data_r_reg_n_0_[33]\,
      I3 => p_1_in,
      I4 => first_cb_to_write_to_fifo_dlyd_i_5_n_0,
      O => first_cb_to_write_to_fifo_dlyd_i_3_n_0
    );
first_cb_to_write_to_fifo_dlyd_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[26]\,
      I1 => \raw_data_r_reg_n_0_[25]\,
      I2 => \raw_data_r_reg_n_0_[24]\,
      I3 => \raw_data_r_reg_n_0_[23]\,
      O => first_cb_to_write_to_fifo_dlyd_i_4_n_0
    );
first_cb_to_write_to_fifo_dlyd_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[30]\,
      I1 => \raw_data_r_reg_n_0_[29]\,
      I2 => \raw_data_r_reg_n_0_[28]\,
      I3 => \raw_data_r_reg_n_0_[27]\,
      O => first_cb_to_write_to_fifo_dlyd_i_5_n_0
    );
first_cb_to_write_to_fifo_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => first_cb_to_write_to_fifo,
      Q => first_cb_to_write_to_fifo_dlyd,
      R => cbcc_fifo_reset_wr_clk
    );
hold_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => do_rd_en_reg_n_0,
      I1 => hold_reg,
      O => hold_reg_i_1_n_0
    );
hold_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => hold_reg_i_1_n_0,
      Q => hold_reg,
      R => cbcc_only_reset_rd_clk
    );
master_do_rd_en_q_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => master_do_rd_en_q_reg_1,
      Q => \^master_do_rd_en_q\,
      R => cbcc_fifo_reset_rd_clk
    );
new_do_wr_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => bit80_prsnt,
      I1 => wait_for_wr_en_wr4(1),
      I2 => cbcc_fifo_reset_wr_clk,
      I3 => wait_for_wr_en_wr4(0),
      O => new_do_wr_en_i_1_n_0
    );
new_do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_do_wr_en_i_1_n_0,
      Q => new_do_wr_en,
      R => '0'
    );
new_underflow_flag_c_inv_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => underflow_flag_r3,
      I1 => buffer_too_empty_c,
      I2 => underflow_flag_c,
      O => new_underflow_flag_c0
    );
new_underflow_flag_c_reg_inv: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => new_underflow_flag_c0,
      Q => new_underflow_flag_c_reg_inv_n_0,
      R => cbcc_fifo_reset_rd_clk
    );
\raw_data_r_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[0]\,
      Q => \raw_data_r_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[10]\,
      Q => \raw_data_r_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[11]\,
      Q => \raw_data_r_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[12]\,
      Q => \raw_data_r_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[13]\,
      Q => \raw_data_r_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[14]\,
      Q => \raw_data_r_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[15]\,
      Q => \raw_data_r_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[16]\,
      Q => \raw_data_r_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[17]\,
      Q => \raw_data_r_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[18]\,
      Q => \raw_data_r_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[19]\,
      Q => \raw_data_r_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[1]\,
      Q => \raw_data_r_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[20]\,
      Q => \raw_data_r_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[21]\,
      Q => \raw_data_r_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[22]\,
      Q => \raw_data_r_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[23]\,
      Q => \raw_data_r_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[24]\,
      Q => \raw_data_r_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[25]\,
      Q => \raw_data_r_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[26]\,
      Q => \raw_data_r_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[27]\,
      Q => \raw_data_r_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[28]\,
      Q => \raw_data_r_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[29]\,
      Q => \raw_data_r_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[2]\,
      Q => \raw_data_r_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[30]\,
      Q => \raw_data_r_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[31]\,
      Q => \raw_data_r_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[32]\,
      Q => \raw_data_r_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[33]\,
      Q => \raw_data_r_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => p_1_in,
      Q => p_0_in0_in,
      R => '0'
    );
\raw_data_r_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[3]\,
      Q => \raw_data_r_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[4]\,
      Q => \raw_data_r_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[5]\,
      Q => \raw_data_r_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[6]\,
      Q => \raw_data_r_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[7]\,
      Q => \raw_data_r_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[8]\,
      Q => \raw_data_r_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[9]\,
      Q => \raw_data_r_r_reg_n_0_[9]\,
      R => '0'
    );
\raw_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(0),
      Q => \raw_data_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(10),
      Q => \raw_data_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(11),
      Q => \raw_data_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(12),
      Q => \raw_data_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(13),
      Q => \raw_data_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(14),
      Q => \raw_data_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(15),
      Q => \raw_data_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(16),
      Q => \raw_data_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(17),
      Q => \raw_data_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(18),
      Q => \raw_data_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(19),
      Q => \raw_data_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(1),
      Q => \raw_data_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(20),
      Q => \raw_data_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(21),
      Q => \raw_data_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(22),
      Q => \raw_data_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(23),
      Q => \raw_data_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(24),
      Q => \raw_data_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(25),
      Q => \raw_data_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(26),
      Q => \raw_data_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(27),
      Q => \raw_data_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(28),
      Q => \raw_data_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(29),
      Q => \raw_data_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(2),
      Q => \raw_data_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(30),
      Q => \raw_data_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(31),
      Q => \raw_data_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(32),
      Q => \raw_data_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(33),
      Q => \raw_data_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(34),
      Q => p_1_in,
      R => '0'
    );
\raw_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(3),
      Q => \raw_data_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(4),
      Q => \raw_data_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(5),
      Q => \raw_data_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(6),
      Q => \raw_data_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(7),
      Q => \raw_data_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(8),
      Q => \raw_data_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(9),
      Q => \raw_data_r_reg_n_0_[9]\,
      R => '0'
    );
rd_err_pre_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rd_err_c,
      Q => rd_err_pre,
      R => do_rd_en
    );
rd_err_q_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rd_err_pre,
      Q => \^rxbuferr_out_i\(0),
      R => do_rd_en
    );
\slave.slave\: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CH_BOND_SLAVE
     port map (
      CB_align_ver => CB_align_ver,
      CB_flag_flopped => CB_flag_flopped,
      DOP(3) => p_0_in6_in,
      DOP(2) => p_0_in5_in,
      DOP(1) => p_0_in8_in,
      DOP(0) => p_0_in4_in,
      \cb_rxdatavalid_cnt_reg[2]_0\ => \^master_do_rd_en_q\,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      do_rd_en_i_inferred_i_1_0 => do_rd_en_reg_n_0,
      do_rd_en_reg => do_rd_en_i,
      enchansync_dlyd_i => enchansync_dlyd_i,
      rxchanisaligned => rxchanisaligned,
      rxchanisaligned_reg_0(1 downto 0) => rxchanisaligned_reg(1 downto 0),
      underflow_flag_c => underflow_flag_c,
      user_clk => user_clk
    );
\srlc32e[0].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(0),
      Q => raw_data_srl_out(0),
      Q31 => \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[10].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(10),
      Q => raw_data_srl_out(10),
      Q31 => \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[11].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(11),
      Q => raw_data_srl_out(11),
      Q31 => \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[12].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(12),
      Q => raw_data_srl_out(12),
      Q31 => \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[13].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(13),
      Q => raw_data_srl_out(13),
      Q31 => \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[14].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(14),
      Q => raw_data_srl_out(14),
      Q31 => \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[15].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(15),
      Q => raw_data_srl_out(15),
      Q31 => \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[16].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(16),
      Q => raw_data_srl_out(16),
      Q31 => \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[17].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(17),
      Q => raw_data_srl_out(17),
      Q31 => \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[18].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(18),
      Q => raw_data_srl_out(18),
      Q31 => \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[19].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(19),
      Q => raw_data_srl_out(19),
      Q31 => \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[1].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(1),
      Q => raw_data_srl_out(1),
      Q31 => \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[20].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(20),
      Q => raw_data_srl_out(20),
      Q31 => \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[21].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(21),
      Q => raw_data_srl_out(21),
      Q31 => \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[22].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(22),
      Q => raw_data_srl_out(22),
      Q31 => \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[23].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(23),
      Q => raw_data_srl_out(23),
      Q31 => \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[24].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(24),
      Q => raw_data_srl_out(24),
      Q31 => \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[25].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(25),
      Q => raw_data_srl_out(25),
      Q31 => \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[26].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(26),
      Q => raw_data_srl_out(26),
      Q31 => \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[27].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(27),
      Q => raw_data_srl_out(27),
      Q31 => \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[28].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(28),
      Q => raw_data_srl_out(28),
      Q31 => \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[29].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(29),
      Q => raw_data_srl_out(29),
      Q31 => \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[2].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(2),
      Q => raw_data_srl_out(2),
      Q31 => \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[30].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(30),
      Q => raw_data_srl_out(30),
      Q31 => \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[31].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(31),
      Q => raw_data_srl_out(31),
      Q31 => \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[32].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => Q(0),
      Q => raw_data_srl_out(32),
      Q31 => \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[33].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => Q(1),
      Q => raw_data_srl_out(33),
      Q31 => \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[34].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => rxdatavalid_to_fifo_i,
      Q => raw_data_srl_out(34),
      Q31 => \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[3].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(3),
      Q => raw_data_srl_out(3),
      Q31 => \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[4].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(4),
      Q => raw_data_srl_out(4),
      Q31 => \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[5].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(5),
      Q => raw_data_srl_out(5),
      Q31 => \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[6].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(6),
      Q => raw_data_srl_out(6),
      Q31 => \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[7].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(7),
      Q => raw_data_srl_out(7),
      Q31 => \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[8].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(8),
      Q => raw_data_srl_out(8),
      Q31 => \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[9].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(9),
      Q => raw_data_srl_out(9),
      Q31 => \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
u_cdc_overflow_flag_c: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized3_49\
     port map (
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      overflow_flag_c => overflow_flag_c,
      user_clk => user_clk
    );
u_cdc_rxlossofsync_in: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_50\
     port map (
      in0 => in0,
      s_level_out_d5_reg_0 => u_cdc_rxlossofsync_in_n_0,
      user_clk => user_clk
    );
u_cdc_wr_err_rd_clk: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized3_51\
     port map (
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      \out\ => wr_err_rd_clk_pre,
      user_clk => user_clk,
      wr_err_c => wr_err_c
    );
u_rst_sync_btf_sync: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_52\
     port map (
      in0 => valid_btf_detect_extend_r2,
      init_clk => init_clk,
      stg3_reg_0 => u_rst_sync_btf_sync_n_0
    );
underflow_flag_r1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => buffer_too_empty_c,
      I1 => underflow_flag_c,
      O => underflow_flag_r10
    );
underflow_flag_r1_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => underflow_flag_r10,
      Q => underflow_flag_r1,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r2_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => underflow_flag_r1,
      Q => underflow_flag_r2,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r3_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => underflow_flag_r2,
      Q => underflow_flag_r3,
      S => cbcc_fifo_reset_rd_clk
    );
valid_btf_detect_dlyd1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_btf_sync_n_0,
      Q => valid_btf_detect_dlyd1,
      R => '0'
    );
valid_btf_detect_extend_r20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => valid_btf_detect_extend_r(0),
      I1 => valid_btf_detect_extend_r(3),
      I2 => valid_btf_detect_extend_r(4),
      I3 => valid_btf_detect_extend_r(1),
      I4 => valid_btf_detect_extend_r(2),
      O => valid_btf_detect_extend_r20_n_0
    );
valid_btf_detect_extend_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r20_n_0,
      Q => valid_btf_detect_extend_r2,
      R => '0'
    );
\valid_btf_detect_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(1),
      Q => valid_btf_detect_extend_r(0),
      R => SR(0)
    );
\valid_btf_detect_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(2),
      Q => valid_btf_detect_extend_r(1),
      R => SR(0)
    );
\valid_btf_detect_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(3),
      Q => valid_btf_detect_extend_r(2),
      R => SR(0)
    );
\valid_btf_detect_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(4),
      Q => valid_btf_detect_extend_r(3),
      R => SR(0)
    );
\valid_btf_detect_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect,
      Q => valid_btf_detect_extend_r(4),
      R => SR(0)
    );
valid_btf_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => CC_detect,
      Q => valid_btf_detect,
      R => '0'
    );
\wait_for_rd_en[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => wait_for_rd_en(2),
      I1 => wait_for_rd_en(1),
      I2 => wait_for_rd_en(0),
      O => \wait_for_rd_en[0]_i_1_n_0\
    );
\wait_for_rd_en[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E6"
    )
        port map (
      I0 => wait_for_rd_en(0),
      I1 => wait_for_rd_en(1),
      I2 => wait_for_rd_en(2),
      O => \wait_for_rd_en[1]_i_1_n_0\
    );
\wait_for_rd_en[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => wait_for_rd_en(0),
      I1 => wait_for_rd_en(1),
      I2 => wait_for_rd_en(2),
      O => \wait_for_rd_en[2]_i_1_n_0\
    );
\wait_for_rd_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \wait_for_rd_en[0]_i_1_n_0\,
      Q => wait_for_rd_en(0),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \wait_for_rd_en[1]_i_1_n_0\,
      Q => wait_for_rd_en(1),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \wait_for_rd_en[2]_i_1_n_0\,
      Q => wait_for_rd_en(2),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_wr_en[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => wait_for_wr_en(1),
      I1 => wait_for_wr_en(0),
      O => \wait_for_wr_en[0]_i_1_n_0\
    );
\wait_for_wr_en[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wait_for_wr_en(1),
      I1 => wait_for_wr_en(0),
      O => \wait_for_wr_en[1]_i_1_n_0\
    );
\wait_for_wr_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en[0]_i_1_n_0\,
      Q => wait_for_wr_en(0),
      R => cbcc_fifo_reset_wr_clk
    );
\wait_for_wr_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en[1]_i_1_n_0\,
      Q => wait_for_wr_en(1),
      R => cbcc_fifo_reset_wr_clk
    );
\wait_for_wr_en_wr3_reg[0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \out\,
      D => wait_for_wr_en(0),
      Q => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \out\,
      D => wait_for_wr_en(1),
      Q => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\
    );
\wait_for_wr_en_wr4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(0),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(1),
      R => '0'
    );
\wdth_conv_1stage[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => do_wr_en,
      I1 => p_0_in0_in,
      I2 => cb_fifo_din_detect_q,
      I3 => \wdth_conv_1stage_reg[0]_0\,
      I4 => first_cb_to_write_to_fifo_dlyd,
      I5 => p_1_in,
      O => mod_do_wr_en
    );
\wdth_conv_1stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[0]\,
      Q => wdth_conv_1stage(0),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[10]\,
      Q => wdth_conv_1stage(10),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[11]\,
      Q => wdth_conv_1stage(11),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[12]\,
      Q => wdth_conv_1stage(12),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[13]\,
      Q => wdth_conv_1stage(13),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[14]\,
      Q => wdth_conv_1stage(14),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[15]\,
      Q => wdth_conv_1stage(15),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[16]\,
      Q => wdth_conv_1stage(16),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[17]\,
      Q => wdth_conv_1stage(17),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[18]\,
      Q => wdth_conv_1stage(18),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[19]\,
      Q => wdth_conv_1stage(19),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[1]\,
      Q => wdth_conv_1stage(1),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[20]\,
      Q => wdth_conv_1stage(20),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[21]\,
      Q => wdth_conv_1stage(21),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[22]\,
      Q => wdth_conv_1stage(22),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[23]\,
      Q => wdth_conv_1stage(23),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[24]\,
      Q => wdth_conv_1stage(24),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[25]\,
      Q => wdth_conv_1stage(25),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[26]\,
      Q => wdth_conv_1stage(26),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[27]\,
      Q => wdth_conv_1stage(27),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[28]\,
      Q => wdth_conv_1stage(28),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[29]\,
      Q => wdth_conv_1stage(29),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[2]\,
      Q => wdth_conv_1stage(2),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[30]\,
      Q => wdth_conv_1stage(30),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[31]\,
      Q => wdth_conv_1stage(31),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[32]\,
      Q => wdth_conv_1stage(32),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[33]\,
      Q => wdth_conv_1stage(33),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => rxdatavalid_lookahead_i,
      Q => wdth_conv_1stage(34),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => CC_detect_pulse_r,
      Q => wdth_conv_1stage(35),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => p_0_in0_in,
      Q => wdth_conv_1stage(36),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => CB_detect_dlyd1,
      Q => wdth_conv_1stage(37),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => D(0),
      Q => wdth_conv_1stage(38),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => D(1),
      Q => wdth_conv_1stage(39),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[3]\,
      Q => wdth_conv_1stage(3),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[4]\,
      Q => wdth_conv_1stage(4),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[5]\,
      Q => wdth_conv_1stage(5),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[6]\,
      Q => wdth_conv_1stage(6),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[7]\,
      Q => wdth_conv_1stage(7),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[8]\,
      Q => wdth_conv_1stage(8),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[9]\,
      Q => wdth_conv_1stage(9),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(0),
      Q => en32_fifo_din_i(0),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(10),
      Q => en32_fifo_din_i(10),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(11),
      Q => en32_fifo_din_i(11),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(12),
      Q => en32_fifo_din_i(12),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(13),
      Q => en32_fifo_din_i(13),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(14),
      Q => en32_fifo_din_i(14),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(15),
      Q => en32_fifo_din_i(15),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(16),
      Q => en32_fifo_din_i(16),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(17),
      Q => en32_fifo_din_i(17),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(18),
      Q => en32_fifo_din_i(18),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(19),
      Q => en32_fifo_din_i(19),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(1),
      Q => en32_fifo_din_i(1),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(20),
      Q => en32_fifo_din_i(20),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(21),
      Q => en32_fifo_din_i(21),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(22),
      Q => en32_fifo_din_i(22),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(23),
      Q => en32_fifo_din_i(23),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(24),
      Q => en32_fifo_din_i(24),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(25),
      Q => en32_fifo_din_i(25),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(26),
      Q => en32_fifo_din_i(26),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(27),
      Q => en32_fifo_din_i(27),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(28),
      Q => en32_fifo_din_i(28),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(29),
      Q => en32_fifo_din_i(29),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(2),
      Q => en32_fifo_din_i(2),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(30),
      Q => en32_fifo_din_i(30),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(31),
      Q => en32_fifo_din_i(31),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(32),
      Q => wdth_conv_2stage(32),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(33),
      Q => wdth_conv_2stage(33),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(34),
      Q => wdth_conv_2stage(34),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(35),
      Q => wdth_conv_2stage(35),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(36),
      Q => wdth_conv_2stage(36),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(37),
      Q => wdth_conv_2stage(37),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(38),
      Q => wdth_conv_2stage(38),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(39),
      Q => wdth_conv_2stage(39),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(3),
      Q => en32_fifo_din_i(3),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(4),
      Q => en32_fifo_din_i(4),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(5),
      Q => en32_fifo_din_i(5),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(6),
      Q => en32_fifo_din_i(6),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(7),
      Q => en32_fifo_din_i(7),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(8),
      Q => en32_fifo_din_i(8),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(9),
      Q => en32_fifo_din_i(9),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(0),
      Q => en32_fifo_din_i(40),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(10),
      Q => en32_fifo_din_i(50),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(11),
      Q => en32_fifo_din_i(51),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(12),
      Q => en32_fifo_din_i(52),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(13),
      Q => en32_fifo_din_i(53),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(14),
      Q => en32_fifo_din_i(54),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(15),
      Q => en32_fifo_din_i(55),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(16),
      Q => en32_fifo_din_i(56),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(17),
      Q => en32_fifo_din_i(57),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(18),
      Q => en32_fifo_din_i(58),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(19),
      Q => en32_fifo_din_i(59),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(1),
      Q => en32_fifo_din_i(41),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(20),
      Q => en32_fifo_din_i(60),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(21),
      Q => en32_fifo_din_i(61),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(22),
      Q => en32_fifo_din_i(62),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(23),
      Q => en32_fifo_din_i(63),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(24),
      Q => en32_fifo_din_i(64),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(25),
      Q => en32_fifo_din_i(65),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(26),
      Q => en32_fifo_din_i(66),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(27),
      Q => en32_fifo_din_i(67),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(28),
      Q => en32_fifo_din_i(68),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(29),
      Q => en32_fifo_din_i(69),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(2),
      Q => en32_fifo_din_i(42),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(30),
      Q => en32_fifo_din_i(70),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(31),
      Q => en32_fifo_din_i(71),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(32),
      Q => en32_fifo_din_i(72),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(33),
      Q => en32_fifo_din_i(73),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(34),
      Q => en32_fifo_din_i(74),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(35),
      Q => en32_fifo_din_i(75),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(36),
      Q => en32_fifo_din_i(76),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(37),
      Q => en32_fifo_din_i(77),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(38),
      Q => en32_fifo_din_i(78),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(39),
      Q => en32_fifo_din_i(79),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(3),
      Q => en32_fifo_din_i(43),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(4),
      Q => en32_fifo_din_i(44),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(5),
      Q => en32_fifo_din_i(45),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(6),
      Q => en32_fifo_din_i(46),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(7),
      Q => en32_fifo_din_i(47),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(8),
      Q => en32_fifo_din_i(48),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(9),
      Q => en32_fifo_din_i(49),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mod_do_wr_en,
      I1 => \wdth_conv_count_reg_n_0_[0]\,
      O => \wdth_conv_count[0]_i_1_n_0\
    );
\wdth_conv_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \wdth_conv_count_reg_n_0_[0]\,
      I1 => mod_do_wr_en,
      O => \wdth_conv_count[1]_i_1_n_0\
    );
\wdth_conv_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wdth_conv_count[0]_i_1_n_0\,
      Q => \wdth_conv_count_reg_n_0_[0]\,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
\wdth_conv_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wdth_conv_count[1]_i_1_n_0\,
      Q => bit80_prsnt,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
wr_err_rd_clk_sync_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => wr_err_rd_clk_pre,
      Q => \^rxbuferr_out_i\(1),
      R => do_rd_en
    );
\wr_monitor_flag[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_monitor_flag_reg__0\(0),
      O => \p_0_in__4\(0)
    );
\wr_monitor_flag[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_monitor_flag_reg__0\(0),
      I1 => \wr_monitor_flag_reg__0\(1),
      O => \p_0_in__4\(1)
    );
\wr_monitor_flag[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_monitor_flag_reg__0\(0),
      I1 => \wr_monitor_flag_reg__0\(1),
      I2 => \wr_monitor_flag_reg__0\(2),
      O => \p_0_in__4\(2)
    );
\wr_monitor_flag[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wr_monitor_flag_reg__0\(2),
      I1 => \wr_monitor_flag_reg__0\(1),
      I2 => \wr_monitor_flag_reg__0\(0),
      I3 => \wr_monitor_flag_reg__0\(3),
      O => \p_0_in__4\(3)
    );
\wr_monitor_flag[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404444444"
    )
        port map (
      I0 => \wr_monitor_flag_reg__0\(4),
      I1 => new_do_wr_en,
      I2 => \wr_monitor_flag_reg__0\(3),
      I3 => \wr_monitor_flag_reg__0\(0),
      I4 => \wr_monitor_flag_reg__0\(1),
      I5 => \wr_monitor_flag_reg__0\(2),
      O => wr_monitor_flag
    );
\wr_monitor_flag[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \wr_monitor_flag_reg__0\(2),
      I1 => \wr_monitor_flag_reg__0\(1),
      I2 => \wr_monitor_flag_reg__0\(0),
      I3 => \wr_monitor_flag_reg__0\(3),
      O => \p_0_in__4\(4)
    );
\wr_monitor_flag_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__4\(0),
      Q => \wr_monitor_flag_reg__0\(0),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__4\(1),
      Q => \wr_monitor_flag_reg__0\(1),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__4\(2),
      Q => \wr_monitor_flag_reg__0\(2),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__4\(3),
      Q => \wr_monitor_flag_reg__0\(3),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__4\(4),
      Q => \wr_monitor_flag_reg__0\(4),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0\ is
  port (
    user_clk_0 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    DOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_lossofsync_i_0 : out STD_LOGIC;
    CC_detect_dlyd1 : out STD_LOGIC;
    CB_detect_dlyd0p5 : out STD_LOGIC;
    start_cb_writes_lane1_i : out STD_LOGIC;
    link_reset_1_c : out STD_LOGIC;
    final_gater_for_fifo_din_lane1_i : out STD_LOGIC;
    bit_err_chan_bond_lane1_i : out STD_LOGIC;
    hold_reg_reg_0 : out STD_LOGIC;
    do_rd_en_lane1_i : out STD_LOGIC;
    all_ch_bond_done_c : out STD_LOGIC;
    \HARD_ERR0__0\ : out STD_LOGIC;
    hard_err_usr1 : out STD_LOGIC;
    rxfsm_reset_i : out STD_LOGIC;
    ENABLE_ERR_DETECT_reg : out STD_LOGIC;
    \CHBONDO_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    any_vld_btf_lane1_i : out STD_LOGIC;
    in0 : in STD_LOGIC;
    en_chan_sync_i : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    rxdatavalid_to_fifo_lane1_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : in STD_LOGIC;
    cbcc_fifo_reset_to_fifo_rd_clk : in STD_LOGIC;
    UNSCRAMBLED_DATA_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    cbcc_only_reset_rd_clk : in STD_LOGIC;
    bond_passed_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    cbcc_fifo_reset_wr_clk : in STD_LOGIC;
    CC_detect : in STD_LOGIC;
    CB_detect0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CB_flag_direct : in STD_LOGIC;
    \wdth_conv_1stage_reg[0]_0\ : in STD_LOGIC;
    rx_buf_err_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    HARD_ERR_reg : in STD_LOGIC;
    tx_buf_err_i : in STD_LOGIC_VECTOR ( 0 to 1 );
    master_do_rd_en_q : in STD_LOGIC;
    rxbuferr_out_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hard_err_usr_reg : in STD_LOGIC;
    \count_for_reset_r_reg[0]_0\ : in STD_LOGIC;
    pma_init_sync : in STD_LOGIC;
    \count_for_reset_r_reg[0]_1\ : in STD_LOGIC;
    reset_initclk : in STD_LOGIC;
    \count_for_reset_r_reg[0]_2\ : in STD_LOGIC;
    hard_err_rst_int : in STD_LOGIC;
    link_reset_0_c : in STD_LOGIC;
    cbcc_fifo_reset_to_fifo_wr_clk : in STD_LOGIC;
    enable_err_detect_i_0 : in STD_LOGIC;
    SOFT_ERR_reg : in STD_LOGIC;
    illegal_btf_i_1 : in STD_LOGIC;
    start_cb_writes_mastr_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0\ : entity is "Aurora_64B_Framing_lane2_Y0Y1_CLOCK_CORRECTION_CHANNEL_BONDING";
end \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0\;

architecture STRUCTURE of \Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0\ is
  signal \ANY_VLD_BTF_FLAG_i_1__0_n_0\ : STD_LOGIC;
  signal CB_align_ver : STD_LOGIC;
  signal CB_align_ver0 : STD_LOGIC;
  signal \CB_align_ver_i_2__0_n_0\ : STD_LOGIC;
  signal \CB_align_ver_i_3__0_n_0\ : STD_LOGIC;
  signal \CB_align_ver_i_4__0_n_0\ : STD_LOGIC;
  signal \CB_align_ver_i_5__0_n_0\ : STD_LOGIC;
  signal \^cb_detect_dlyd0p5\ : STD_LOGIC;
  signal CB_detect_dlyd1 : STD_LOGIC;
  signal CB_detect_dlyd10 : STD_LOGIC;
  signal CB_detect_dlyd1p0 : STD_LOGIC;
  signal CB_flag_flopped : STD_LOGIC;
  signal CC_detect_pulse_r : STD_LOGIC;
  signal \^dop\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \FINAL_GATER_FOR_FIFO_DIN_i_1__0_n_0\ : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT1__15\ : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT_i_1__0_n_0\ : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT_i_2__0_n_0\ : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT_i_4__0_n_0\ : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT_i_5__0_n_0\ : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT_i_6__0_n_0\ : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT_i_7__0_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_9__0_n_0\ : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd : STD_LOGIC;
  signal \any_vld_btf_fifo_din_detect_dlyd_i_1__0_n_0\ : STD_LOGIC;
  signal \any_vld_btf_fifo_din_detect_dlyd_i_3__0_n_0\ : STD_LOGIC;
  signal \any_vld_btf_fifo_din_detect_dlyd_i_4__0_n_0\ : STD_LOGIC;
  signal \any_vld_btf_fifo_din_detect_dlyd_i_5__0_n_0\ : STD_LOGIC;
  signal \any_vld_btf_fifo_din_detect_dlyd_i_6__0_n_0\ : STD_LOGIC;
  signal \^any_vld_btf_lane1_i\ : STD_LOGIC;
  signal bit80_prsnt : STD_LOGIC;
  signal \^bit_err_chan_bond_lane1_i\ : STD_LOGIC;
  signal buffer_too_empty_c : STD_LOGIC;
  signal cb_fifo_din_detect_q : STD_LOGIC;
  signal ch_bond_done_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ch_bond_m : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_for_reset_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_for_reset_r[0]_i_3__0_n_0\ : STD_LOGIC;
  signal count_for_reset_r_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \count_for_reset_r_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal do_rd_en : STD_LOGIC;
  signal do_rd_en_reg_n_0 : STD_LOGIC;
  signal do_wr_en : STD_LOGIC;
  signal \do_wr_en_i_1__0_n_0\ : STD_LOGIC;
  signal en32_fifo_din_i : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal enchansync_dlyd_i : STD_LOGIC;
  signal \^final_gater_for_fifo_din_lane1_i\ : STD_LOGIC;
  signal first_cb_to_write_to_fifo : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd : STD_LOGIC;
  signal \first_cb_to_write_to_fifo_dlyd_i_2__0_n_0\ : STD_LOGIC;
  signal \first_cb_to_write_to_fifo_dlyd_i_3__0_n_0\ : STD_LOGIC;
  signal \first_cb_to_write_to_fifo_dlyd_i_4__0_n_0\ : STD_LOGIC;
  signal \first_cb_to_write_to_fifo_dlyd_i_5__0_n_0\ : STD_LOGIC;
  signal hold_reg : STD_LOGIC;
  signal \hold_reg_i_1__0_n_0\ : STD_LOGIC;
  signal link_reset_0 : STD_LOGIC;
  signal \^link_reset_1_c\ : STD_LOGIC;
  signal mod_do_wr_en : STD_LOGIC;
  signal new_do_wr_en : STD_LOGIC;
  signal \new_do_wr_en_i_1__0_n_0\ : STD_LOGIC;
  signal new_underflow_flag_c0 : STD_LOGIC;
  signal new_underflow_flag_c_reg_inv_n_0 : STD_LOGIC;
  signal overflow_flag_c : STD_LOGIC;
  signal p_0_in13_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_11_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[9]\ : STD_LOGIC;
  signal raw_data_srl_out : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal rd_err_c : STD_LOGIC;
  signal rd_err_pre : STD_LOGIC;
  signal rxbuferr_out_lane1_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxchanisaligned : STD_LOGIC;
  signal rxchanisaligned1_out : STD_LOGIC;
  signal rxdatavalid_lookahead_i : STD_LOGIC;
  signal start_cb_writes_mastr : STD_LOGIC;
  signal start_cb_writes_mastr_i_1_n_0 : STD_LOGIC;
  signal start_cb_writes_stg1 : STD_LOGIC;
  signal start_cb_writes_stg2 : STD_LOGIC;
  signal start_cb_writes_stg3 : STD_LOGIC;
  signal start_cb_writes_stg4 : STD_LOGIC;
  signal start_cb_writes_stg5 : STD_LOGIC;
  signal start_cb_writes_stg6 : STD_LOGIC;
  signal start_cb_writes_stg7 : STD_LOGIC;
  signal u_cdc_rxlossofsync_in_n_0 : STD_LOGIC;
  signal u_rst_sync_btf_sync_n_0 : STD_LOGIC;
  signal underflow_flag_c : STD_LOGIC;
  signal underflow_flag_r1 : STD_LOGIC;
  signal underflow_flag_r10 : STD_LOGIC;
  signal underflow_flag_r2 : STD_LOGIC;
  signal underflow_flag_r3 : STD_LOGIC;
  signal \^user_clk_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal valid_btf_detect : STD_LOGIC;
  signal valid_btf_detect_dlyd1 : STD_LOGIC;
  signal valid_btf_detect_extend_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal valid_btf_detect_extend_r2 : STD_LOGIC;
  signal valid_btf_detect_extend_r20_n_0 : STD_LOGIC;
  signal wait_for_rd_en : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wait_for_rd_en[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[2]_i_1__0_n_0\ : STD_LOGIC;
  signal wait_for_wr_en : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wait_for_wr_en[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal wait_for_wr_en_wr4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wdth_conv_1stage : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal wdth_conv_2stage : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal \wdth_conv_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wdth_conv_count[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \wdth_conv_count_reg_n_0_[0]\ : STD_LOGIC;
  signal wr_err_c : STD_LOGIC;
  signal wr_err_rd_clk_pre : STD_LOGIC;
  signal wr_monitor_flag : STD_LOGIC;
  signal wr_monitor_flag_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_SRLC32E_inst_0_Q31_UNCONNECTED : STD_LOGIC;
  signal NLW_SRLC32E_inst_4_Q31_UNCONNECTED : STD_LOGIC;
  signal \NLW_count_for_reset_r_reg[20]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_data_fifo_ALMOSTFULL_UNCONNECTED : STD_LOGIC;
  signal NLW_data_fifo_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_data_fifo_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_data_fifo_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_data_fifo_RDCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_data_fifo_WRCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIRST_CB_BITERR_CB_RESET_OUT_i_2__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \FIRST_CB_BITERR_CB_RESET_OUT_i_4__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \LINK_RESET[0]_i_7__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \LINK_RESET[0]_i_9__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \RX_DATA_REG[63]_i_1__0\ : label is "soft_lutpair40";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_0 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_0 : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/SRLC32E_inst_0 ";
  attribute BOX_TYPE of SRLC32E_inst_4 : label is "PRIMITIVE";
  attribute srl_name of SRLC32E_inst_4 : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/SRLC32E_inst_4 ";
  attribute BOX_TYPE of data_fifo : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \hold_reg_i_1__0\ : label is "soft_lutpair40";
  attribute shift_extract : string;
  attribute shift_extract of \raw_data_r_r_reg[0]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[10]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[11]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[12]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[13]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[14]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[15]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[16]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[17]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[18]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[19]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[1]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[20]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[21]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[22]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[23]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[24]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[25]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[26]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[27]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[28]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[29]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[2]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[30]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[31]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[32]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[33]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[34]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[3]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[4]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[5]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[6]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[7]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[8]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[9]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[0]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[10]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[11]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[12]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[13]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[14]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[15]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[16]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[17]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[18]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[19]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[1]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[20]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[21]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[22]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[23]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[24]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[25]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[26]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[27]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[28]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[29]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[2]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[30]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[31]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[32]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[33]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[34]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[3]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[4]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[5]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[6]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[7]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[8]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[9]\ : label is "{no}";
  attribute BOX_TYPE of \srlc32e[0].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srlc32e[0].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[0].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[0].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[10].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[10].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[10].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[10].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[11].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[11].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[11].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[11].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[12].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[12].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[12].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[12].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[13].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[13].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[13].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[13].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[14].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[14].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[14].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[14].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[15].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[15].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[15].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[15].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[16].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[16].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[16].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[16].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[17].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[17].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[17].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[17].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[18].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[18].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[18].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[18].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[19].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[19].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[19].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[19].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[1].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[1].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[1].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[1].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[20].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[20].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[20].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[20].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[21].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[21].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[21].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[21].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[22].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[22].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[22].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[22].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[23].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[23].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[23].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[23].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[24].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[24].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[24].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[24].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[25].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[25].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[25].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[25].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[26].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[26].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[26].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[26].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[27].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[27].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[27].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[27].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[28].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[28].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[28].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[28].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[29].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[29].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[29].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[29].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[2].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[2].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[2].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[2].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[30].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[30].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[30].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[30].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[31].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[31].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[31].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[31].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[32].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[32].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[32].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[32].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[33].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[33].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[33].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[33].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[34].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[34].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[34].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[34].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[3].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[3].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[3].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[3].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[4].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[4].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[4].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[4].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[5].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[5].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[5].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[5].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[6].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[6].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[6].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[6].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[7].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[7].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[7].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[7].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[8].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[8].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[8].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[8].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[9].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[9].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[9].SRLC32E_inst_1\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[9].SRLC32E_inst_1 ";
  attribute shift_extract of valid_btf_detect_reg : label is "{no}";
  attribute SOFT_HLUTNM of \wait_for_rd_en[1]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \wait_for_rd_en[2]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \wait_for_wr_en[0]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \wait_for_wr_en[1]_i_1__0\ : label is "soft_lutpair38";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[0]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[1]_srl3 ";
  attribute shift_extract of \wdth_conv_1stage_reg[0]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[10]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[11]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[12]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[13]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[14]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[15]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[16]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[17]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[18]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[19]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[1]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[20]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[21]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[22]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[23]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[24]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[25]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[26]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[27]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[28]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[29]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[2]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[30]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[31]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[32]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[33]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[34]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[35]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[36]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[37]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[38]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[39]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[3]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[4]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[5]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[6]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[7]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[8]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[9]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[0]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[10]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[11]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[12]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[13]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[14]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[15]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[16]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[17]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[18]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[19]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[1]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[20]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[21]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[22]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[23]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[24]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[25]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[26]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[27]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[28]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[29]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[2]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[30]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[31]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[32]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[33]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[34]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[35]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[36]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[37]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[38]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[39]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[3]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[4]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[5]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[6]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[7]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[8]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[9]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[0]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[10]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[11]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[12]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[13]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[14]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[15]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[16]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[17]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[18]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[19]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[1]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[20]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[21]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[22]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[23]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[24]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[25]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[26]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[27]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[28]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[29]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[2]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[30]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[31]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[32]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[33]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[34]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[35]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[36]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[37]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[38]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[39]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[3]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[4]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[5]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[6]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[7]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[8]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[9]\ : label is "{no}";
  attribute SOFT_HLUTNM of \wdth_conv_count[0]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \wdth_conv_count[1]_i_1__0\ : label is "soft_lutpair39";
  attribute shift_extract of wr_err_rd_clk_sync_reg : label is "{no}";
  attribute SOFT_HLUTNM of \wr_monitor_flag[1]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \wr_monitor_flag[2]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \wr_monitor_flag[3]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \wr_monitor_flag[4]_i_2__0\ : label is "soft_lutpair34";
begin
  CB_detect_dlyd0p5 <= \^cb_detect_dlyd0p5\;
  DOP(3 downto 0) <= \^dop\(3 downto 0);
  any_vld_btf_lane1_i <= \^any_vld_btf_lane1_i\;
  bit_err_chan_bond_lane1_i <= \^bit_err_chan_bond_lane1_i\;
  final_gater_for_fifo_din_lane1_i <= \^final_gater_for_fifo_din_lane1_i\;
  link_reset_1_c <= \^link_reset_1_c\;
  user_clk_0(63 downto 0) <= \^user_clk_0\(63 downto 0);
\ANY_VLD_BTF_FLAG_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => any_vld_btf_fifo_din_detect_dlyd,
      I2 => \^any_vld_btf_lane1_i\,
      O => \ANY_VLD_BTF_FLAG_i_1__0_n_0\
    );
ANY_VLD_BTF_FLAG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \ANY_VLD_BTF_FLAG_i_1__0_n_0\,
      Q => \^any_vld_btf_lane1_i\,
      R => \any_vld_btf_fifo_din_detect_dlyd_i_1__0_n_0\
    );
\CB_align_ver_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \CB_align_ver_i_2__0_n_0\,
      I1 => \CB_align_ver_i_3__0_n_0\,
      I2 => \^user_clk_0\(59),
      I3 => \^user_clk_0\(50),
      I4 => \^dop\(1),
      O => CB_align_ver0
    );
\CB_align_ver_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^dop\(0),
      I1 => \^user_clk_0\(63),
      I2 => \^user_clk_0\(61),
      I3 => \^user_clk_0\(60),
      I4 => \CB_align_ver_i_4__0_n_0\,
      O => \CB_align_ver_i_2__0_n_0\
    );
\CB_align_ver_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \^user_clk_0\(56),
      I1 => \^user_clk_0\(62),
      I2 => \^user_clk_0\(57),
      I3 => \^user_clk_0\(53),
      I4 => \CB_align_ver_i_5__0_n_0\,
      O => \CB_align_ver_i_3__0_n_0\
    );
\CB_align_ver_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => master_do_rd_en_q,
      I1 => \^user_clk_0\(51),
      I2 => \^user_clk_0\(54),
      I3 => \^user_clk_0\(55),
      O => \CB_align_ver_i_4__0_n_0\
    );
\CB_align_ver_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^user_clk_0\(52),
      I1 => \^user_clk_0\(58),
      I2 => \^user_clk_0\(48),
      I3 => \^user_clk_0\(49),
      O => \CB_align_ver_i_5__0_n_0\
    );
CB_align_ver_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CB_align_ver0,
      Q => CB_align_ver,
      R => cbcc_reset_cbstg2_rd_clk
    );
CB_detect_dlyd0p5_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => CB_detect0,
      Q => \^cb_detect_dlyd0p5\,
      R => cbcc_fifo_reset_wr_clk
    );
\CB_detect_dlyd1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CB_detect_dlyd1p0,
      I1 => \^cb_detect_dlyd0p5\,
      O => CB_detect_dlyd10
    );
CB_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => CB_detect_dlyd10,
      Q => CB_detect_dlyd1,
      R => cbcc_fifo_reset_wr_clk
    );
CB_detect_dlyd1p0_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \^cb_detect_dlyd0p5\,
      Q => CB_detect_dlyd1p0,
      R => cbcc_fifo_reset_wr_clk
    );
CB_flag_flopped_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CB_flag_direct,
      Q => CB_flag_flopped,
      R => '0'
    );
CC_RXLOSSOFSYNC_OUT_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => u_cdc_rxlossofsync_in_n_0,
      Q => rx_lossofsync_i_0,
      S => cbcc_only_reset_rd_clk
    );
CC_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => CC_detect,
      Q => CC_detect_dlyd1,
      R => cbcc_fifo_reset_wr_clk
    );
CC_detect_pulse_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(1),
      Q => CC_detect_pulse_r,
      R => '0'
    );
\CHBONDO_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => ch_bond_m(0),
      Q => \CHBONDO_reg[1]_0\(0),
      R => cbcc_reset_cbstg2_rd_clk
    );
\CHBONDO_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => ch_bond_m(1),
      Q => \CHBONDO_reg[1]_0\(1),
      R => cbcc_reset_cbstg2_rd_clk
    );
\FINAL_GATER_FOR_FIFO_DIN_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \wdth_conv_1stage_reg[0]_0\,
      I1 => cb_fifo_din_detect_q,
      I2 => p_0_in1_in,
      I3 => \^final_gater_for_fifo_din_lane1_i\,
      O => \FINAL_GATER_FOR_FIFO_DIN_i_1__0_n_0\
    );
FINAL_GATER_FOR_FIFO_DIN_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \FINAL_GATER_FOR_FIFO_DIN_i_1__0_n_0\,
      Q => \^final_gater_for_fifo_din_lane1_i\,
      R => cbcc_fifo_reset_wr_clk
    );
\FIRST_CB_BITERR_CB_RESET_OUT_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4155410000000000"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_wr_clk,
      I1 => \FIRST_CB_BITERR_CB_RESET_OUT_i_2__0_n_0\,
      I2 => \FIRST_CB_BITERR_CB_RESET_OUT1__15\,
      I3 => new_do_wr_en,
      I4 => \^bit_err_chan_bond_lane1_i\,
      I5 => \FIRST_CB_BITERR_CB_RESET_OUT_i_4__0_n_0\,
      O => \FIRST_CB_BITERR_CB_RESET_OUT_i_1__0_n_0\
    );
\FIRST_CB_BITERR_CB_RESET_OUT_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => wr_monitor_flag_reg(1),
      I1 => wr_monitor_flag_reg(2),
      I2 => wr_monitor_flag_reg(0),
      I3 => wr_monitor_flag_reg(3),
      I4 => wr_monitor_flag_reg(4),
      O => \FIRST_CB_BITERR_CB_RESET_OUT_i_2__0_n_0\
    );
\FIRST_CB_BITERR_CB_RESET_OUT_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => en32_fifo_din_i(58),
      I1 => en32_fifo_din_i(57),
      I2 => en32_fifo_din_i(56),
      I3 => \FIRST_CB_BITERR_CB_RESET_OUT_i_5__0_n_0\,
      I4 => \FIRST_CB_BITERR_CB_RESET_OUT_i_6__0_n_0\,
      I5 => \FIRST_CB_BITERR_CB_RESET_OUT_i_7__0_n_0\,
      O => \FIRST_CB_BITERR_CB_RESET_OUT1__15\
    );
\FIRST_CB_BITERR_CB_RESET_OUT_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111554"
    )
        port map (
      I0 => wr_monitor_flag_reg(4),
      I1 => wr_monitor_flag_reg(3),
      I2 => wr_monitor_flag_reg(0),
      I3 => wr_monitor_flag_reg(1),
      I4 => wr_monitor_flag_reg(2),
      O => \FIRST_CB_BITERR_CB_RESET_OUT_i_4__0_n_0\
    );
\FIRST_CB_BITERR_CB_RESET_OUT_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => en32_fifo_din_i(61),
      I1 => en32_fifo_din_i(62),
      I2 => en32_fifo_din_i(60),
      I3 => en32_fifo_din_i(59),
      O => \FIRST_CB_BITERR_CB_RESET_OUT_i_5__0_n_0\
    );
\FIRST_CB_BITERR_CB_RESET_OUT_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => en32_fifo_din_i(66),
      I1 => en32_fifo_din_i(65),
      I2 => en32_fifo_din_i(64),
      I3 => en32_fifo_din_i(63),
      O => \FIRST_CB_BITERR_CB_RESET_OUT_i_6__0_n_0\
    );
\FIRST_CB_BITERR_CB_RESET_OUT_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => en32_fifo_din_i(67),
      I1 => en32_fifo_din_i(68),
      I2 => en32_fifo_din_i(69),
      I3 => en32_fifo_din_i(70),
      I4 => en32_fifo_din_i(71),
      I5 => en32_fifo_din_i(76),
      O => \FIRST_CB_BITERR_CB_RESET_OUT_i_7__0_n_0\
    );
FIRST_CB_BITERR_CB_RESET_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \FIRST_CB_BITERR_CB_RESET_OUT_i_1__0_n_0\,
      Q => \^bit_err_chan_bond_lane1_i\,
      R => '0'
    );
HARD_ERR_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rx_buf_err_i(0),
      I1 => rxbuferr_out_lane1_i(1),
      I2 => rxbuferr_out_lane1_i(0),
      I3 => HARD_ERR_reg,
      I4 => tx_buf_err_i(0),
      I5 => tx_buf_err_i(1),
      O => \HARD_ERR0__0\
    );
\LINK_RESET[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \LINK_RESET[0]_i_2__0_n_0\,
      I1 => \LINK_RESET[0]_i_3__0_n_0\,
      I2 => \LINK_RESET[0]_i_4__0_n_0\,
      O => link_reset_0
    );
\LINK_RESET[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => count_for_reset_r_reg(12),
      I1 => count_for_reset_r_reg(9),
      I2 => count_for_reset_r_reg(21),
      I3 => count_for_reset_r_reg(10),
      I4 => \LINK_RESET[0]_i_5__0_n_0\,
      O => \LINK_RESET[0]_i_2__0_n_0\
    );
\LINK_RESET[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => count_for_reset_r_reg(23),
      I1 => count_for_reset_r_reg(11),
      I2 => count_for_reset_r_reg(17),
      I3 => count_for_reset_r_reg(14),
      I4 => \LINK_RESET[0]_i_6__0_n_0\,
      O => \LINK_RESET[0]_i_3__0_n_0\
    );
\LINK_RESET[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F40004000400040"
    )
        port map (
      I0 => count_for_reset_r_reg(3),
      I1 => \LINK_RESET[0]_i_7__0_n_0\,
      I2 => \LINK_RESET[0]_i_8__0_n_0\,
      I3 => count_for_reset_r_reg(4),
      I4 => count_for_reset_r_reg(20),
      I5 => \LINK_RESET[0]_i_9__0_n_0\,
      O => \LINK_RESET[0]_i_4__0_n_0\
    );
\LINK_RESET[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => count_for_reset_r_reg(8),
      I1 => count_for_reset_r_reg(16),
      I2 => count_for_reset_r_reg(20),
      I3 => count_for_reset_r_reg(22),
      O => \LINK_RESET[0]_i_5__0_n_0\
    );
\LINK_RESET[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => count_for_reset_r_reg(15),
      I1 => count_for_reset_r_reg(18),
      I2 => count_for_reset_r_reg(13),
      I3 => count_for_reset_r_reg(19),
      O => \LINK_RESET[0]_i_6__0_n_0\
    );
\LINK_RESET[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => count_for_reset_r_reg(5),
      I1 => count_for_reset_r_reg(0),
      I2 => count_for_reset_r_reg(6),
      I3 => count_for_reset_r_reg(7),
      O => \LINK_RESET[0]_i_7__0_n_0\
    );
\LINK_RESET[0]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_for_reset_r_reg(1),
      I1 => count_for_reset_r_reg(2),
      O => \LINK_RESET[0]_i_8__0_n_0\
    );
\LINK_RESET[0]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => count_for_reset_r_reg(6),
      I1 => count_for_reset_r_reg(7),
      I2 => count_for_reset_r_reg(3),
      I3 => count_for_reset_r_reg(5),
      O => \LINK_RESET[0]_i_9__0_n_0\
    );
\LINK_RESET_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => link_reset_0,
      Q => \^link_reset_1_c\,
      R => '0'
    );
RXCHANISALIGNED_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxchanisaligned,
      Q => ch_bond_done_i(1),
      R => cbcc_reset_cbstg2_rd_clk
    );
\RX_DATA_REG[63]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_reg,
      O => hold_reg_reg_0
    );
SRLC32E_inst_0: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"10000",
      CE => '1',
      CLK => user_clk,
      D => en_chan_sync_i,
      Q => enchansync_dlyd_i,
      Q31 => NLW_SRLC32E_inst_0_Q31_UNCONNECTED
    );
SRLC32E_inst_4: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00010",
      CE => '1',
      CLK => \out\,
      D => rxdatavalid_to_fifo_lane1_i,
      Q => rxdatavalid_lookahead_i,
      Q31 => NLW_SRLC32E_inst_4_Q31_UNCONNECTED
    );
START_CB_WRITES_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => start_cb_writes_stg7,
      Q => start_cb_writes_lane1_i,
      R => cbcc_fifo_reset_wr_clk
    );
\any_vld_btf_fifo_din_detect_dlyd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => wait_for_wr_en_wr4(0),
      I1 => cbcc_fifo_reset_wr_clk,
      I2 => wait_for_wr_en_wr4(1),
      O => \any_vld_btf_fifo_din_detect_dlyd_i_1__0_n_0\
    );
\any_vld_btf_fifo_din_detect_dlyd_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[18]\,
      I1 => \raw_data_r_r_reg_n_0_[17]\,
      I2 => \raw_data_r_r_reg_n_0_[16]\,
      I3 => \any_vld_btf_fifo_din_detect_dlyd_i_3__0_n_0\,
      I4 => \any_vld_btf_fifo_din_detect_dlyd_i_4__0_n_0\,
      O => any_vld_btf_fifo_din_detect
    );
\any_vld_btf_fifo_din_detect_dlyd_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[19]\,
      I1 => \raw_data_r_r_reg_n_0_[20]\,
      I2 => \raw_data_r_r_reg_n_0_[22]\,
      I3 => \raw_data_r_r_reg_n_0_[21]\,
      I4 => \any_vld_btf_fifo_din_detect_dlyd_i_5__0_n_0\,
      O => \any_vld_btf_fifo_din_detect_dlyd_i_3__0_n_0\
    );
\any_vld_btf_fifo_din_detect_dlyd_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[31]\,
      I1 => \raw_data_r_r_reg_n_0_[32]\,
      I2 => \raw_data_r_r_reg_n_0_[33]\,
      I3 => p_0_in1_in,
      I4 => \any_vld_btf_fifo_din_detect_dlyd_i_6__0_n_0\,
      O => \any_vld_btf_fifo_din_detect_dlyd_i_4__0_n_0\
    );
\any_vld_btf_fifo_din_detect_dlyd_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[26]\,
      I1 => \raw_data_r_r_reg_n_0_[25]\,
      I2 => \raw_data_r_r_reg_n_0_[24]\,
      I3 => \raw_data_r_r_reg_n_0_[23]\,
      O => \any_vld_btf_fifo_din_detect_dlyd_i_5__0_n_0\
    );
\any_vld_btf_fifo_din_detect_dlyd_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[30]\,
      I1 => \raw_data_r_r_reg_n_0_[29]\,
      I2 => \raw_data_r_r_reg_n_0_[28]\,
      I3 => \raw_data_r_r_reg_n_0_[27]\,
      O => \any_vld_btf_fifo_din_detect_dlyd_i_6__0_n_0\
    );
any_vld_btf_fifo_din_detect_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => any_vld_btf_fifo_din_detect,
      Q => any_vld_btf_fifo_din_detect_dlyd,
      R => \any_vld_btf_fifo_din_detect_dlyd_i_1__0_n_0\
    );
bond_passed_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ch_bond_done_i(1),
      I1 => bond_passed_r_reg(0),
      O => all_ch_bond_done_c
    );
cb_fifo_din_detect_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => any_vld_btf_fifo_din_detect,
      Q => cb_fifo_din_detect_q,
      R => cbcc_fifo_reset_wr_clk
    );
\count_for_reset_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFFFEFF"
    )
        port map (
      I0 => valid_btf_detect_dlyd1,
      I1 => \count_for_reset_r_reg[0]_0\,
      I2 => pma_init_sync,
      I3 => \count_for_reset_r_reg[0]_1\,
      I4 => reset_initclk,
      I5 => \count_for_reset_r_reg[0]_2\,
      O => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_for_reset_r_reg(0),
      O => \count_for_reset_r[0]_i_3__0_n_0\
    );
\count_for_reset_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2__0_n_7\,
      Q => count_for_reset_r_reg(0),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_for_reset_r_reg[0]_i_2__0_n_0\,
      CO(2) => \count_for_reset_r_reg[0]_i_2__0_n_1\,
      CO(1) => \count_for_reset_r_reg[0]_i_2__0_n_2\,
      CO(0) => \count_for_reset_r_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_for_reset_r_reg[0]_i_2__0_n_4\,
      O(2) => \count_for_reset_r_reg[0]_i_2__0_n_5\,
      O(1) => \count_for_reset_r_reg[0]_i_2__0_n_6\,
      O(0) => \count_for_reset_r_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => count_for_reset_r_reg(3 downto 1),
      S(0) => \count_for_reset_r[0]_i_3__0_n_0\
    );
\count_for_reset_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1__0_n_5\,
      Q => count_for_reset_r_reg(10),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1__0_n_4\,
      Q => count_for_reset_r_reg(11),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1__0_n_7\,
      Q => count_for_reset_r_reg(12),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[8]_i_1__0_n_0\,
      CO(3) => \count_for_reset_r_reg[12]_i_1__0_n_0\,
      CO(2) => \count_for_reset_r_reg[12]_i_1__0_n_1\,
      CO(1) => \count_for_reset_r_reg[12]_i_1__0_n_2\,
      CO(0) => \count_for_reset_r_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[12]_i_1__0_n_4\,
      O(2) => \count_for_reset_r_reg[12]_i_1__0_n_5\,
      O(1) => \count_for_reset_r_reg[12]_i_1__0_n_6\,
      O(0) => \count_for_reset_r_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(15 downto 12)
    );
\count_for_reset_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1__0_n_6\,
      Q => count_for_reset_r_reg(13),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1__0_n_5\,
      Q => count_for_reset_r_reg(14),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1__0_n_4\,
      Q => count_for_reset_r_reg(15),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1__0_n_7\,
      Q => count_for_reset_r_reg(16),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[12]_i_1__0_n_0\,
      CO(3) => \count_for_reset_r_reg[16]_i_1__0_n_0\,
      CO(2) => \count_for_reset_r_reg[16]_i_1__0_n_1\,
      CO(1) => \count_for_reset_r_reg[16]_i_1__0_n_2\,
      CO(0) => \count_for_reset_r_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[16]_i_1__0_n_4\,
      O(2) => \count_for_reset_r_reg[16]_i_1__0_n_5\,
      O(1) => \count_for_reset_r_reg[16]_i_1__0_n_6\,
      O(0) => \count_for_reset_r_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(19 downto 16)
    );
\count_for_reset_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1__0_n_6\,
      Q => count_for_reset_r_reg(17),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1__0_n_5\,
      Q => count_for_reset_r_reg(18),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1__0_n_4\,
      Q => count_for_reset_r_reg(19),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2__0_n_6\,
      Q => count_for_reset_r_reg(1),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1__0_n_7\,
      Q => count_for_reset_r_reg(20),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[16]_i_1__0_n_0\,
      CO(3) => \NLW_count_for_reset_r_reg[20]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \count_for_reset_r_reg[20]_i_1__0_n_1\,
      CO(1) => \count_for_reset_r_reg[20]_i_1__0_n_2\,
      CO(0) => \count_for_reset_r_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[20]_i_1__0_n_4\,
      O(2) => \count_for_reset_r_reg[20]_i_1__0_n_5\,
      O(1) => \count_for_reset_r_reg[20]_i_1__0_n_6\,
      O(0) => \count_for_reset_r_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(23 downto 20)
    );
\count_for_reset_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1__0_n_6\,
      Q => count_for_reset_r_reg(21),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1__0_n_5\,
      Q => count_for_reset_r_reg(22),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1__0_n_4\,
      Q => count_for_reset_r_reg(23),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2__0_n_5\,
      Q => count_for_reset_r_reg(2),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2__0_n_4\,
      Q => count_for_reset_r_reg(3),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1__0_n_7\,
      Q => count_for_reset_r_reg(4),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[0]_i_2__0_n_0\,
      CO(3) => \count_for_reset_r_reg[4]_i_1__0_n_0\,
      CO(2) => \count_for_reset_r_reg[4]_i_1__0_n_1\,
      CO(1) => \count_for_reset_r_reg[4]_i_1__0_n_2\,
      CO(0) => \count_for_reset_r_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[4]_i_1__0_n_4\,
      O(2) => \count_for_reset_r_reg[4]_i_1__0_n_5\,
      O(1) => \count_for_reset_r_reg[4]_i_1__0_n_6\,
      O(0) => \count_for_reset_r_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(7 downto 4)
    );
\count_for_reset_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1__0_n_6\,
      Q => count_for_reset_r_reg(5),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1__0_n_5\,
      Q => count_for_reset_r_reg(6),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1__0_n_4\,
      Q => count_for_reset_r_reg(7),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1__0_n_7\,
      Q => count_for_reset_r_reg(8),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
\count_for_reset_r_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[4]_i_1__0_n_0\,
      CO(3) => \count_for_reset_r_reg[8]_i_1__0_n_0\,
      CO(2) => \count_for_reset_r_reg[8]_i_1__0_n_1\,
      CO(1) => \count_for_reset_r_reg[8]_i_1__0_n_2\,
      CO(0) => \count_for_reset_r_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[8]_i_1__0_n_4\,
      O(2) => \count_for_reset_r_reg[8]_i_1__0_n_5\,
      O(1) => \count_for_reset_r_reg[8]_i_1__0_n_6\,
      O(0) => \count_for_reset_r_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(11 downto 8)
    );
\count_for_reset_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1__0_n_6\,
      Q => count_for_reset_r_reg(9),
      R => \count_for_reset_r[0]_i_1__0_n_0\
    );
data_fifo: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"000E",
      ALMOST_FULL_OFFSET => X"01C2",
      DATA_WIDTH => 72,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36_72",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => buffer_too_empty_c,
      ALMOSTFULL => NLW_data_fifo_ALMOSTFULL_UNCONNECTED,
      DBITERR => NLW_data_fifo_DBITERR_UNCONNECTED,
      DI(63 downto 32) => en32_fifo_din_i(71 downto 40),
      DI(31 downto 0) => en32_fifo_din_i(31 downto 0),
      DIP(7 downto 0) => en32_fifo_din_i(79 downto 72),
      DO(63 downto 0) => \^user_clk_0\(63 downto 0),
      DOP(7) => p_11_in,
      DOP(6) => \^dop\(3),
      DOP(5) => p_0_in6_in,
      DOP(4) => \^dop\(2),
      DOP(3) => p_0_in13_in,
      DOP(2) => p_0_in5_in,
      DOP(1 downto 0) => \^dop\(1 downto 0),
      ECCPARITY(7 downto 0) => NLW_data_fifo_ECCPARITY_UNCONNECTED(7 downto 0),
      EMPTY => underflow_flag_c,
      FULL => overflow_flag_c,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => user_clk,
      RDCOUNT(12 downto 0) => NLW_data_fifo_RDCOUNT_UNCONNECTED(12 downto 0),
      RDEN => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg,
      RDERR => rd_err_c,
      REGCE => '1',
      RST => cbcc_fifo_reset_to_fifo_rd_clk,
      RSTREG => '0',
      SBITERR => NLW_data_fifo_SBITERR_UNCONNECTED,
      WRCLK => \out\,
      WRCOUNT(12 downto 0) => NLW_data_fifo_WRCOUNT_UNCONNECTED(12 downto 0),
      WREN => new_do_wr_en,
      WRERR => wr_err_c
    );
\do_rd_en_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => cbcc_fifo_reset_rd_clk,
      I1 => wait_for_rd_en(2),
      I2 => wait_for_rd_en(1),
      O => do_rd_en
    );
do_rd_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => new_underflow_flag_c_reg_inv_n_0,
      Q => do_rd_en_reg_n_0,
      R => do_rd_en
    );
\do_wr_en_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => wait_for_wr_en_wr4(0),
      I1 => cbcc_fifo_reset_wr_clk,
      I2 => wait_for_wr_en_wr4(1),
      I3 => p_1_in,
      I4 => overflow_flag_c,
      I5 => \FINAL_GATER_FOR_FIFO_DIN_i_1__0_n_0\,
      O => \do_wr_en_i_1__0_n_0\
    );
do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \do_wr_en_i_1__0_n_0\,
      Q => do_wr_en,
      R => '0'
    );
\err_detect_i/SOFT_ERR0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880880888"
    )
        port map (
      I0 => enable_err_detect_i_0,
      I1 => SOFT_ERR_reg,
      I2 => \^dop\(0),
      I3 => hold_reg,
      I4 => \^dop\(1),
      I5 => illegal_btf_i_1,
      O => ENABLE_ERR_DETECT_reg
    );
\first_cb_to_write_to_fifo_dlyd_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[18]\,
      I1 => \raw_data_r_reg_n_0_[17]\,
      I2 => \raw_data_r_reg_n_0_[16]\,
      I3 => \first_cb_to_write_to_fifo_dlyd_i_2__0_n_0\,
      I4 => \first_cb_to_write_to_fifo_dlyd_i_3__0_n_0\,
      O => first_cb_to_write_to_fifo
    );
\first_cb_to_write_to_fifo_dlyd_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[19]\,
      I1 => \raw_data_r_reg_n_0_[20]\,
      I2 => \raw_data_r_reg_n_0_[22]\,
      I3 => \raw_data_r_reg_n_0_[21]\,
      I4 => \first_cb_to_write_to_fifo_dlyd_i_4__0_n_0\,
      O => \first_cb_to_write_to_fifo_dlyd_i_2__0_n_0\
    );
\first_cb_to_write_to_fifo_dlyd_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[31]\,
      I1 => \raw_data_r_reg_n_0_[32]\,
      I2 => \raw_data_r_reg_n_0_[33]\,
      I3 => p_1_in,
      I4 => \first_cb_to_write_to_fifo_dlyd_i_5__0_n_0\,
      O => \first_cb_to_write_to_fifo_dlyd_i_3__0_n_0\
    );
\first_cb_to_write_to_fifo_dlyd_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[26]\,
      I1 => \raw_data_r_reg_n_0_[25]\,
      I2 => \raw_data_r_reg_n_0_[24]\,
      I3 => \raw_data_r_reg_n_0_[23]\,
      O => \first_cb_to_write_to_fifo_dlyd_i_4__0_n_0\
    );
\first_cb_to_write_to_fifo_dlyd_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[30]\,
      I1 => \raw_data_r_reg_n_0_[29]\,
      I2 => \raw_data_r_reg_n_0_[28]\,
      I3 => \raw_data_r_reg_n_0_[27]\,
      O => \first_cb_to_write_to_fifo_dlyd_i_5__0_n_0\
    );
first_cb_to_write_to_fifo_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => first_cb_to_write_to_fifo,
      Q => first_cb_to_write_to_fifo_dlyd,
      R => cbcc_fifo_reset_wr_clk
    );
hard_err_usr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => rxbuferr_out_lane1_i(1),
      I1 => rxbuferr_out_lane1_i(0),
      I2 => HARD_ERR_reg,
      I3 => rxbuferr_out_i(1),
      I4 => rxbuferr_out_i(0),
      I5 => hard_err_usr_reg,
      O => hard_err_usr1
    );
\hold_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => do_rd_en_reg_n_0,
      I1 => hold_reg,
      O => \hold_reg_i_1__0_n_0\
    );
hold_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \hold_reg_i_1__0_n_0\,
      Q => hold_reg,
      R => cbcc_only_reset_rd_clk
    );
\master.master\: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CH_BOND_MASTER
     port map (
      CB_align_ver => CB_align_ver,
      CB_flag_flopped => CB_flag_flopped,
      D(1 downto 0) => ch_bond_m(1 downto 0),
      DOP(3) => \^dop\(3),
      DOP(2) => p_0_in6_in,
      DOP(1) => \^dop\(2),
      DOP(0) => p_0_in5_in,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      do_rd_en_reg => do_rd_en_lane1_i,
      enchansync_dlyd_i => enchansync_dlyd_i,
      master_do_rd_en_out_reg => do_rd_en_reg_n_0,
      master_do_rd_en_q => master_do_rd_en_q,
      rxchanisaligned => rxchanisaligned,
      rxchanisaligned1_out => rxchanisaligned1_out,
      user_clk => user_clk
    );
\new_do_wr_en_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => bit80_prsnt,
      I1 => wait_for_wr_en_wr4(1),
      I2 => cbcc_fifo_reset_wr_clk,
      I3 => wait_for_wr_en_wr4(0),
      O => \new_do_wr_en_i_1__0_n_0\
    );
new_do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \new_do_wr_en_i_1__0_n_0\,
      Q => new_do_wr_en,
      R => '0'
    );
\new_underflow_flag_c_inv_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => underflow_flag_r3,
      I1 => buffer_too_empty_c,
      I2 => underflow_flag_c,
      O => new_underflow_flag_c0
    );
new_underflow_flag_c_reg_inv: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => new_underflow_flag_c0,
      Q => new_underflow_flag_c_reg_inv_n_0,
      R => cbcc_fifo_reset_rd_clk
    );
\raw_data_r_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[0]\,
      Q => \raw_data_r_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[10]\,
      Q => \raw_data_r_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[11]\,
      Q => \raw_data_r_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[12]\,
      Q => \raw_data_r_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[13]\,
      Q => \raw_data_r_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[14]\,
      Q => \raw_data_r_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[15]\,
      Q => \raw_data_r_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[16]\,
      Q => \raw_data_r_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[17]\,
      Q => \raw_data_r_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[18]\,
      Q => \raw_data_r_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[19]\,
      Q => \raw_data_r_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[1]\,
      Q => \raw_data_r_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[20]\,
      Q => \raw_data_r_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[21]\,
      Q => \raw_data_r_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[22]\,
      Q => \raw_data_r_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[23]\,
      Q => \raw_data_r_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[24]\,
      Q => \raw_data_r_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[25]\,
      Q => \raw_data_r_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[26]\,
      Q => \raw_data_r_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[27]\,
      Q => \raw_data_r_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[28]\,
      Q => \raw_data_r_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[29]\,
      Q => \raw_data_r_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[2]\,
      Q => \raw_data_r_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[30]\,
      Q => \raw_data_r_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[31]\,
      Q => \raw_data_r_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[32]\,
      Q => \raw_data_r_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[33]\,
      Q => \raw_data_r_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => p_1_in,
      Q => p_0_in1_in,
      R => '0'
    );
\raw_data_r_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[3]\,
      Q => \raw_data_r_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[4]\,
      Q => \raw_data_r_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[5]\,
      Q => \raw_data_r_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[6]\,
      Q => \raw_data_r_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[7]\,
      Q => \raw_data_r_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[8]\,
      Q => \raw_data_r_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[9]\,
      Q => \raw_data_r_r_reg_n_0_[9]\,
      R => '0'
    );
\raw_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(0),
      Q => \raw_data_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(10),
      Q => \raw_data_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(11),
      Q => \raw_data_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(12),
      Q => \raw_data_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(13),
      Q => \raw_data_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(14),
      Q => \raw_data_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(15),
      Q => \raw_data_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(16),
      Q => \raw_data_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(17),
      Q => \raw_data_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(18),
      Q => \raw_data_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(19),
      Q => \raw_data_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(1),
      Q => \raw_data_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(20),
      Q => \raw_data_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(21),
      Q => \raw_data_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(22),
      Q => \raw_data_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(23),
      Q => \raw_data_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(24),
      Q => \raw_data_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(25),
      Q => \raw_data_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(26),
      Q => \raw_data_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(27),
      Q => \raw_data_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(28),
      Q => \raw_data_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(29),
      Q => \raw_data_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(2),
      Q => \raw_data_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(30),
      Q => \raw_data_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(31),
      Q => \raw_data_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(32),
      Q => \raw_data_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(33),
      Q => \raw_data_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(34),
      Q => p_1_in,
      R => '0'
    );
\raw_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(3),
      Q => \raw_data_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(4),
      Q => \raw_data_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(5),
      Q => \raw_data_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(6),
      Q => \raw_data_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(7),
      Q => \raw_data_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(8),
      Q => \raw_data_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(9),
      Q => \raw_data_r_reg_n_0_[9]\,
      R => '0'
    );
rd_err_pre_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rd_err_c,
      Q => rd_err_pre,
      R => do_rd_en
    );
rd_err_q_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rd_err_pre,
      Q => rxbuferr_out_lane1_i(0),
      R => do_rd_en
    );
rxfsm_reset_i_inferred_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => hard_err_rst_int,
      I1 => pma_init_sync,
      I2 => \^link_reset_1_c\,
      I3 => link_reset_0_c,
      I4 => \count_for_reset_r_reg[0]_0\,
      O => rxfsm_reset_i
    );
\srlc32e[0].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(0),
      Q => raw_data_srl_out(0),
      Q31 => \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[10].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(10),
      Q => raw_data_srl_out(10),
      Q31 => \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[11].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(11),
      Q => raw_data_srl_out(11),
      Q31 => \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[12].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(12),
      Q => raw_data_srl_out(12),
      Q31 => \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[13].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(13),
      Q => raw_data_srl_out(13),
      Q31 => \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[14].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(14),
      Q => raw_data_srl_out(14),
      Q31 => \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[15].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(15),
      Q => raw_data_srl_out(15),
      Q31 => \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[16].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(16),
      Q => raw_data_srl_out(16),
      Q31 => \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[17].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(17),
      Q => raw_data_srl_out(17),
      Q31 => \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[18].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(18),
      Q => raw_data_srl_out(18),
      Q31 => \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[19].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(19),
      Q => raw_data_srl_out(19),
      Q31 => \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[1].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(1),
      Q => raw_data_srl_out(1),
      Q31 => \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[20].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(20),
      Q => raw_data_srl_out(20),
      Q31 => \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[21].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(21),
      Q => raw_data_srl_out(21),
      Q31 => \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[22].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(22),
      Q => raw_data_srl_out(22),
      Q31 => \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[23].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(23),
      Q => raw_data_srl_out(23),
      Q31 => \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[24].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(24),
      Q => raw_data_srl_out(24),
      Q31 => \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[25].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(25),
      Q => raw_data_srl_out(25),
      Q31 => \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[26].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(26),
      Q => raw_data_srl_out(26),
      Q31 => \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[27].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(27),
      Q => raw_data_srl_out(27),
      Q31 => \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[28].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(28),
      Q => raw_data_srl_out(28),
      Q31 => \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[29].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(29),
      Q => raw_data_srl_out(29),
      Q31 => \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[2].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(2),
      Q => raw_data_srl_out(2),
      Q31 => \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[30].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(30),
      Q => raw_data_srl_out(30),
      Q31 => \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[31].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(31),
      Q => raw_data_srl_out(31),
      Q31 => \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[32].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => Q(0),
      Q => raw_data_srl_out(32),
      Q31 => \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[33].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => Q(1),
      Q => raw_data_srl_out(33),
      Q31 => \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[34].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => rxdatavalid_to_fifo_lane1_i,
      Q => raw_data_srl_out(34),
      Q31 => \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[3].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(3),
      Q => raw_data_srl_out(3),
      Q31 => \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[4].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(4),
      Q => raw_data_srl_out(4),
      Q31 => \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[5].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(5),
      Q => raw_data_srl_out(5),
      Q31 => \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[6].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(6),
      Q => raw_data_srl_out(6),
      Q31 => \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[7].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(7),
      Q => raw_data_srl_out(7),
      Q31 => \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[8].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(8),
      Q => raw_data_srl_out(8),
      Q31 => \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[9].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(9),
      Q => raw_data_srl_out(9),
      Q31 => \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
start_cb_writes_mastr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => start_cb_writes_mastr_reg_0,
      I1 => cb_fifo_din_detect_q,
      I2 => p_0_in1_in,
      I3 => start_cb_writes_mastr,
      O => start_cb_writes_mastr_i_1_n_0
    );
start_cb_writes_mastr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => start_cb_writes_mastr_i_1_n_0,
      Q => start_cb_writes_mastr,
      R => cbcc_fifo_reset_wr_clk
    );
start_cb_writes_stg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => start_cb_writes_mastr,
      Q => start_cb_writes_stg1,
      R => cbcc_fifo_reset_wr_clk
    );
start_cb_writes_stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => start_cb_writes_stg1,
      Q => start_cb_writes_stg2,
      R => cbcc_fifo_reset_wr_clk
    );
start_cb_writes_stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => start_cb_writes_stg2,
      Q => start_cb_writes_stg3,
      R => cbcc_fifo_reset_wr_clk
    );
start_cb_writes_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => start_cb_writes_stg3,
      Q => start_cb_writes_stg4,
      R => cbcc_fifo_reset_wr_clk
    );
start_cb_writes_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => start_cb_writes_stg4,
      Q => start_cb_writes_stg5,
      R => cbcc_fifo_reset_wr_clk
    );
start_cb_writes_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => start_cb_writes_stg5,
      Q => start_cb_writes_stg6,
      R => cbcc_fifo_reset_wr_clk
    );
start_cb_writes_stg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => start_cb_writes_stg6,
      Q => start_cb_writes_stg7,
      R => cbcc_fifo_reset_wr_clk
    );
u_cdc_overflow_flag_c: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized3\
     port map (
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      overflow_flag_c => overflow_flag_c,
      rxchanisaligned1_out => rxchanisaligned1_out,
      underflow_flag_c => underflow_flag_c,
      user_clk => user_clk
    );
u_cdc_rxlossofsync_in: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_46\
     port map (
      in0 => in0,
      s_level_out_d5_reg_0 => u_cdc_rxlossofsync_in_n_0,
      user_clk => user_clk
    );
u_cdc_wr_err_rd_clk: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized3_47\
     port map (
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      \out\ => wr_err_rd_clk_pre,
      user_clk => user_clk,
      wr_err_c => wr_err_c
    );
u_rst_sync_btf_sync: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_48\
     port map (
      in0 => valid_btf_detect_extend_r2,
      init_clk => init_clk,
      stg3_reg_0 => u_rst_sync_btf_sync_n_0
    );
\underflow_flag_r1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => underflow_flag_c,
      I1 => buffer_too_empty_c,
      O => underflow_flag_r10
    );
underflow_flag_r1_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => underflow_flag_r10,
      Q => underflow_flag_r1,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r2_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => underflow_flag_r1,
      Q => underflow_flag_r2,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r3_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => underflow_flag_r2,
      Q => underflow_flag_r3,
      S => cbcc_fifo_reset_rd_clk
    );
valid_btf_detect_dlyd1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_btf_sync_n_0,
      Q => valid_btf_detect_dlyd1,
      R => '0'
    );
valid_btf_detect_extend_r20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => valid_btf_detect_extend_r(0),
      I1 => valid_btf_detect_extend_r(3),
      I2 => valid_btf_detect_extend_r(4),
      I3 => valid_btf_detect_extend_r(1),
      I4 => valid_btf_detect_extend_r(2),
      O => valid_btf_detect_extend_r20_n_0
    );
valid_btf_detect_extend_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r20_n_0,
      Q => valid_btf_detect_extend_r2,
      R => '0'
    );
\valid_btf_detect_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(1),
      Q => valid_btf_detect_extend_r(0),
      R => SR(0)
    );
\valid_btf_detect_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(2),
      Q => valid_btf_detect_extend_r(1),
      R => SR(0)
    );
\valid_btf_detect_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(3),
      Q => valid_btf_detect_extend_r(2),
      R => SR(0)
    );
\valid_btf_detect_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(4),
      Q => valid_btf_detect_extend_r(3),
      R => SR(0)
    );
\valid_btf_detect_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect,
      Q => valid_btf_detect_extend_r(4),
      R => SR(0)
    );
valid_btf_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => CC_detect,
      Q => valid_btf_detect,
      R => '0'
    );
\wait_for_rd_en[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => wait_for_rd_en(2),
      I1 => wait_for_rd_en(1),
      I2 => wait_for_rd_en(0),
      O => \wait_for_rd_en[0]_i_1__0_n_0\
    );
\wait_for_rd_en[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E6"
    )
        port map (
      I0 => wait_for_rd_en(0),
      I1 => wait_for_rd_en(1),
      I2 => wait_for_rd_en(2),
      O => \wait_for_rd_en[1]_i_1__0_n_0\
    );
\wait_for_rd_en[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => wait_for_rd_en(0),
      I1 => wait_for_rd_en(1),
      I2 => wait_for_rd_en(2),
      O => \wait_for_rd_en[2]_i_1__0_n_0\
    );
\wait_for_rd_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \wait_for_rd_en[0]_i_1__0_n_0\,
      Q => wait_for_rd_en(0),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \wait_for_rd_en[1]_i_1__0_n_0\,
      Q => wait_for_rd_en(1),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \wait_for_rd_en[2]_i_1__0_n_0\,
      Q => wait_for_rd_en(2),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_wr_en[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => wait_for_wr_en(1),
      I1 => wait_for_wr_en(0),
      O => \wait_for_wr_en[0]_i_1__0_n_0\
    );
\wait_for_wr_en[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wait_for_wr_en(1),
      I1 => wait_for_wr_en(0),
      O => \wait_for_wr_en[1]_i_1__0_n_0\
    );
\wait_for_wr_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en[0]_i_1__0_n_0\,
      Q => wait_for_wr_en(0),
      R => cbcc_fifo_reset_wr_clk
    );
\wait_for_wr_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en[1]_i_1__0_n_0\,
      Q => wait_for_wr_en(1),
      R => cbcc_fifo_reset_wr_clk
    );
\wait_for_wr_en_wr3_reg[0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \out\,
      D => wait_for_wr_en(0),
      Q => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \out\,
      D => wait_for_wr_en(1),
      Q => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\
    );
\wait_for_wr_en_wr4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(0),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(1),
      R => '0'
    );
\wdth_conv_1stage[39]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => do_wr_en,
      I1 => p_0_in1_in,
      I2 => cb_fifo_din_detect_q,
      I3 => \wdth_conv_1stage_reg[0]_0\,
      I4 => first_cb_to_write_to_fifo_dlyd,
      I5 => p_1_in,
      O => mod_do_wr_en
    );
\wdth_conv_1stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[0]\,
      Q => wdth_conv_1stage(0),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[10]\,
      Q => wdth_conv_1stage(10),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[11]\,
      Q => wdth_conv_1stage(11),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[12]\,
      Q => wdth_conv_1stage(12),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[13]\,
      Q => wdth_conv_1stage(13),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[14]\,
      Q => wdth_conv_1stage(14),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[15]\,
      Q => wdth_conv_1stage(15),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[16]\,
      Q => wdth_conv_1stage(16),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[17]\,
      Q => wdth_conv_1stage(17),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[18]\,
      Q => wdth_conv_1stage(18),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[19]\,
      Q => wdth_conv_1stage(19),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[1]\,
      Q => wdth_conv_1stage(1),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[20]\,
      Q => wdth_conv_1stage(20),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[21]\,
      Q => wdth_conv_1stage(21),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[22]\,
      Q => wdth_conv_1stage(22),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[23]\,
      Q => wdth_conv_1stage(23),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[24]\,
      Q => wdth_conv_1stage(24),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[25]\,
      Q => wdth_conv_1stage(25),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[26]\,
      Q => wdth_conv_1stage(26),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[27]\,
      Q => wdth_conv_1stage(27),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[28]\,
      Q => wdth_conv_1stage(28),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[29]\,
      Q => wdth_conv_1stage(29),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[2]\,
      Q => wdth_conv_1stage(2),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[30]\,
      Q => wdth_conv_1stage(30),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[31]\,
      Q => wdth_conv_1stage(31),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[32]\,
      Q => wdth_conv_1stage(32),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[33]\,
      Q => wdth_conv_1stage(33),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => rxdatavalid_lookahead_i,
      Q => wdth_conv_1stage(34),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => CC_detect_pulse_r,
      Q => wdth_conv_1stage(35),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => p_0_in1_in,
      Q => wdth_conv_1stage(36),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => CB_detect_dlyd1,
      Q => wdth_conv_1stage(37),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => D(0),
      Q => wdth_conv_1stage(38),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => D(1),
      Q => wdth_conv_1stage(39),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[3]\,
      Q => wdth_conv_1stage(3),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[4]\,
      Q => wdth_conv_1stage(4),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[5]\,
      Q => wdth_conv_1stage(5),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[6]\,
      Q => wdth_conv_1stage(6),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[7]\,
      Q => wdth_conv_1stage(7),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[8]\,
      Q => wdth_conv_1stage(8),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[9]\,
      Q => wdth_conv_1stage(9),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(0),
      Q => en32_fifo_din_i(0),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(10),
      Q => en32_fifo_din_i(10),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(11),
      Q => en32_fifo_din_i(11),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(12),
      Q => en32_fifo_din_i(12),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(13),
      Q => en32_fifo_din_i(13),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(14),
      Q => en32_fifo_din_i(14),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(15),
      Q => en32_fifo_din_i(15),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(16),
      Q => en32_fifo_din_i(16),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(17),
      Q => en32_fifo_din_i(17),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(18),
      Q => en32_fifo_din_i(18),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(19),
      Q => en32_fifo_din_i(19),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(1),
      Q => en32_fifo_din_i(1),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(20),
      Q => en32_fifo_din_i(20),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(21),
      Q => en32_fifo_din_i(21),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(22),
      Q => en32_fifo_din_i(22),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(23),
      Q => en32_fifo_din_i(23),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(24),
      Q => en32_fifo_din_i(24),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(25),
      Q => en32_fifo_din_i(25),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(26),
      Q => en32_fifo_din_i(26),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(27),
      Q => en32_fifo_din_i(27),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(28),
      Q => en32_fifo_din_i(28),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(29),
      Q => en32_fifo_din_i(29),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(2),
      Q => en32_fifo_din_i(2),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(30),
      Q => en32_fifo_din_i(30),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(31),
      Q => en32_fifo_din_i(31),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(32),
      Q => wdth_conv_2stage(32),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(33),
      Q => wdth_conv_2stage(33),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(34),
      Q => wdth_conv_2stage(34),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(35),
      Q => wdth_conv_2stage(35),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(36),
      Q => wdth_conv_2stage(36),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(37),
      Q => wdth_conv_2stage(37),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(38),
      Q => wdth_conv_2stage(38),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(39),
      Q => wdth_conv_2stage(39),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(3),
      Q => en32_fifo_din_i(3),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(4),
      Q => en32_fifo_din_i(4),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(5),
      Q => en32_fifo_din_i(5),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(6),
      Q => en32_fifo_din_i(6),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(7),
      Q => en32_fifo_din_i(7),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(8),
      Q => en32_fifo_din_i(8),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(9),
      Q => en32_fifo_din_i(9),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(0),
      Q => en32_fifo_din_i(40),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(10),
      Q => en32_fifo_din_i(50),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(11),
      Q => en32_fifo_din_i(51),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(12),
      Q => en32_fifo_din_i(52),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(13),
      Q => en32_fifo_din_i(53),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(14),
      Q => en32_fifo_din_i(54),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(15),
      Q => en32_fifo_din_i(55),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(16),
      Q => en32_fifo_din_i(56),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(17),
      Q => en32_fifo_din_i(57),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(18),
      Q => en32_fifo_din_i(58),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(19),
      Q => en32_fifo_din_i(59),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(1),
      Q => en32_fifo_din_i(41),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(20),
      Q => en32_fifo_din_i(60),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(21),
      Q => en32_fifo_din_i(61),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(22),
      Q => en32_fifo_din_i(62),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(23),
      Q => en32_fifo_din_i(63),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(24),
      Q => en32_fifo_din_i(64),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(25),
      Q => en32_fifo_din_i(65),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(26),
      Q => en32_fifo_din_i(66),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(27),
      Q => en32_fifo_din_i(67),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(28),
      Q => en32_fifo_din_i(68),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(29),
      Q => en32_fifo_din_i(69),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(2),
      Q => en32_fifo_din_i(42),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(30),
      Q => en32_fifo_din_i(70),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(31),
      Q => en32_fifo_din_i(71),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(32),
      Q => en32_fifo_din_i(72),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(33),
      Q => en32_fifo_din_i(73),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(34),
      Q => en32_fifo_din_i(74),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(35),
      Q => en32_fifo_din_i(75),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(36),
      Q => en32_fifo_din_i(76),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(37),
      Q => en32_fifo_din_i(77),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(38),
      Q => en32_fifo_din_i(78),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(39),
      Q => en32_fifo_din_i(79),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(3),
      Q => en32_fifo_din_i(43),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(4),
      Q => en32_fifo_din_i(44),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(5),
      Q => en32_fifo_din_i(45),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(6),
      Q => en32_fifo_din_i(46),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(7),
      Q => en32_fifo_din_i(47),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(8),
      Q => en32_fifo_din_i(48),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(9),
      Q => en32_fifo_din_i(49),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_count[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mod_do_wr_en,
      I1 => \wdth_conv_count_reg_n_0_[0]\,
      O => \wdth_conv_count[0]_i_1__0_n_0\
    );
\wdth_conv_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \wdth_conv_count_reg_n_0_[0]\,
      I1 => mod_do_wr_en,
      O => \wdth_conv_count[1]_i_1__0_n_0\
    );
\wdth_conv_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wdth_conv_count[0]_i_1__0_n_0\,
      Q => \wdth_conv_count_reg_n_0_[0]\,
      R => \any_vld_btf_fifo_din_detect_dlyd_i_1__0_n_0\
    );
\wdth_conv_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wdth_conv_count[1]_i_1__0_n_0\,
      Q => bit80_prsnt,
      R => \any_vld_btf_fifo_din_detect_dlyd_i_1__0_n_0\
    );
wr_err_rd_clk_sync_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => wr_err_rd_clk_pre,
      Q => rxbuferr_out_lane1_i(1),
      R => do_rd_en
    );
\wr_monitor_flag[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      O => \p_0_in__6\(0)
    );
\wr_monitor_flag[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      I1 => wr_monitor_flag_reg(1),
      O => \p_0_in__6\(1)
    );
\wr_monitor_flag[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      I1 => wr_monitor_flag_reg(1),
      I2 => wr_monitor_flag_reg(2),
      O => \p_0_in__6\(2)
    );
\wr_monitor_flag[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_monitor_flag_reg(2),
      I1 => wr_monitor_flag_reg(1),
      I2 => wr_monitor_flag_reg(0),
      I3 => wr_monitor_flag_reg(3),
      O => \p_0_in__6\(3)
    );
\wr_monitor_flag[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404444444"
    )
        port map (
      I0 => wr_monitor_flag_reg(4),
      I1 => new_do_wr_en,
      I2 => wr_monitor_flag_reg(3),
      I3 => wr_monitor_flag_reg(0),
      I4 => wr_monitor_flag_reg(1),
      I5 => wr_monitor_flag_reg(2),
      O => wr_monitor_flag
    );
\wr_monitor_flag[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => wr_monitor_flag_reg(2),
      I1 => wr_monitor_flag_reg(1),
      I2 => wr_monitor_flag_reg(0),
      I3 => wr_monitor_flag_reg(3),
      O => \p_0_in__6\(4)
    );
\wr_monitor_flag_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__6\(0),
      Q => wr_monitor_flag_reg(0),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__6\(1),
      Q => wr_monitor_flag_reg(1),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__6\(2),
      Q => wr_monitor_flag_reg(2),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__6\(3),
      Q => wr_monitor_flag_reg(3),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__6\(4),
      Q => wr_monitor_flag_reg(4),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_GLOBAL_LOGIC is
  port (
    reset_lanes_i : out STD_LOGIC;
    en_chan_sync_i : out STD_LOGIC;
    channel_bond_r : out STD_LOGIC;
    wait_for_lane_up_r : out STD_LOGIC;
    in0 : out STD_LOGIC;
    CHANNEL_UP_RX_IF_reg : out STD_LOGIC;
    channel_up_tx_if : out STD_LOGIC;
    gen_ch_bond_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    hard_err : out STD_LOGIC;
    stg5_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gen_na_idles_i : out STD_LOGIC;
    stg5_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    stg5_reg_1 : out STD_LOGIC;
    R0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    channel_bond_r_reg : out STD_LOGIC;
    CHANNEL_UP_TX_IF_reg : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    all_ch_bond_done_c : in STD_LOGIC;
    CHANNEL_UP_TX_IF_reg_0 : in STD_LOGIC;
    remote_ready_r_reg : in STD_LOGIC;
    any_idles_r_reg : in STD_LOGIC;
    channel_hard_err_c : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    \TX_DATA_reg[52]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[53]\ : in STD_LOGIC;
    \TX_DATA_reg[52]_0\ : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 1 );
    rst_pma_init_usrclk_0 : in STD_LOGIC;
    \TX_DATA_reg[52]_1\ : in STD_LOGIC;
    \TX_DATA_reg[53]_0\ : in STD_LOGIC;
    \TX_DATA_reg[52]_2\ : in STD_LOGIC;
    datavalid_in_r : in STD_LOGIC;
    wait_for_lane_up_r_reg : in STD_LOGIC;
    lane_up : in STD_LOGIC_VECTOR ( 0 to 0 );
    \chan_bond_timer_reg[0]\ : in STD_LOGIC;
    tx_dst_rdy_n_i : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    new_pkt_r : in STD_LOGIC
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_GLOBAL_LOGIC;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_GLOBAL_LOGIC is
  signal channel_bond_gen_i_n_1 : STD_LOGIC;
  signal channel_bond_gen_i_n_2 : STD_LOGIC;
  signal \^channel_up_tx_if\ : STD_LOGIC;
  signal \^gen_ch_bond_i\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  channel_up_tx_if <= \^channel_up_tx_if\;
  gen_ch_bond_i(0) <= \^gen_ch_bond_i\(0);
channel_bond_gen_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CHANNEL_BOND_GEN
     port map (
      datavalid_in_r => datavalid_in_r,
      \free_count_r_reg[4]_0\ => CHANNEL_UP_TX_IF_reg_0,
      gen_cc_i(0 to 1) => gen_cc_i(0 to 1),
      gen_ch_bond_int_reg_0 => \^gen_ch_bond_i\(0),
      gen_ch_bond_int_reg_1 => channel_bond_gen_i_n_1,
      gen_ch_bond_int_reg_2 => channel_bond_gen_i_n_2,
      gen_ch_bond_int_reg_3 => \^channel_up_tx_if\,
      user_clk => user_clk
    );
channel_err_detect_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CHANNEL_ERR_DETECT
     port map (
      channel_hard_err_c => channel_hard_err_c,
      hard_err => hard_err,
      user_clk => user_clk
    );
channel_init_sm_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CHANNEL_INIT_SM
     port map (
      CHANNEL_UP_RX_IF_reg_0 => CHANNEL_UP_RX_IF_reg,
      CHANNEL_UP_TX_IF_reg_0 => \^channel_up_tx_if\,
      CHANNEL_UP_TX_IF_reg_1 => CHANNEL_UP_TX_IF_reg,
      CHANNEL_UP_TX_IF_reg_2 => CHANNEL_UP_TX_IF_reg_0,
      D(1 downto 0) => D(1 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      R0 => R0,
      \TX_DATA_reg[52]\ => \TX_DATA_reg[52]\,
      \TX_DATA_reg[52]_0\ => \TX_DATA_reg[52]_0\,
      \TX_DATA_reg[52]_1\ => \TX_DATA_reg[52]_1\,
      \TX_DATA_reg[52]_2\ => \TX_DATA_reg[52]_2\,
      \TX_DATA_reg[53]\ => \TX_DATA_reg[53]\,
      \TX_DATA_reg[53]_0\ => channel_bond_gen_i_n_1,
      \TX_DATA_reg[53]_1\ => \TX_DATA_reg[53]_0\,
      \TX_DATA_reg[53]_2\ => channel_bond_gen_i_n_2,
      \TX_DATA_reg[55]\ => \^gen_ch_bond_i\(0),
      all_ch_bond_done_c => all_ch_bond_done_c,
      any_idles_r_reg_0 => any_idles_r_reg,
      \chan_bond_timer_reg[0]_0\ => \chan_bond_timer_reg[0]\,
      channel_bond_r_reg_0 => channel_bond_r,
      channel_bond_r_reg_1 => channel_bond_r_reg,
      en_chan_sync_i => en_chan_sync_i,
      gen_cc_i(0 to 1) => gen_cc_i(0 to 1),
      in0 => in0,
      lane_up(0) => lane_up(0),
      new_pkt_r => new_pkt_r,
      p_0_in => p_0_in,
      remote_ready_r_reg_0 => remote_ready_r_reg,
      reset_lanes_i => reset_lanes_i,
      rst_pma_init_usrclk => rst_pma_init_usrclk,
      rst_pma_init_usrclk_0 => rst_pma_init_usrclk_0,
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      stg5_reg(1 downto 0) => stg5_reg(1 downto 0),
      stg5_reg_0 => stg5_reg_0,
      stg5_reg_1 => stg5_reg_1,
      tx_dst_rdy_n_i => tx_dst_rdy_n_i,
      user_clk => user_clk,
      wait_for_lane_up_r_reg_0 => wait_for_lane_up_r,
      wait_for_lane_up_r_reg_1 => gen_na_idles_i,
      wait_for_lane_up_r_reg_2 => wait_for_lane_up_r_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_LANE_INIT_SM is
  port (
    lane_up_flop_i_0 : out STD_LOGIC;
    rst_r_reg_0 : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    rx_polarity_r_reg_0 : out STD_LOGIC;
    check_polarity_r_reg_0 : out STD_LOGIC;
    ENABLE_ERR_DETECT_reg_0 : out STD_LOGIC;
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    check_polarity_r_reg_1 : in STD_LOGIC;
    reset_count_r0 : in STD_LOGIC;
    ready_r_reg0 : in STD_LOGIC;
    rx_lossofsync_i_0 : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC;
    \HARD_ERR0__0\ : in STD_LOGIC
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_LANE_INIT_SM;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_LANE_INIT_SM is
  signal align_r : STD_LOGIC;
  signal \align_r_i_2__0_n_0\ : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal \check_polarity_r_i_1__0_n_0\ : STD_LOGIC;
  signal \^check_polarity_r_reg_0\ : STD_LOGIC;
  signal count_8d_done_r : STD_LOGIC;
  signal \counter1_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \^enable_err_detect_i\ : STD_LOGIC;
  signal next_align_c : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal \next_begin_c_inferred__1/i__n_0\ : STD_LOGIC;
  signal next_polarity_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_rst_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal polarity_r : STD_LOGIC;
  signal prev_rx_polarity_r : STD_LOGIC;
  signal \prev_rx_polarity_r_i_1__0_n_0\ : STD_LOGIC;
  signal ready_r : STD_LOGIC;
  signal ready_r_i_4_n_0 : STD_LOGIC;
  signal reset_count_r : STD_LOGIC;
  signal \rst_r_i_2__0_n_0\ : STD_LOGIC;
  signal \^rst_r_reg_0\ : STD_LOGIC;
  signal rx_polarity_dlyd_i : STD_LOGIC;
  signal \^rx_polarity_r_reg_0\ : STD_LOGIC;
  signal u_cdc_rxlossofsync_in_n_2 : STD_LOGIC;
  signal NLW_SRLC32E_inst_0_Q31_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_0 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_0 : label is "inst/\aurora_lane_1_i/lane_init_sm_i/SRLC32E_inst_0 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_r_i_2__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \counter1_r[0]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \counter1_r[1]_i_1__0\ : label is "soft_lutpair172";
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
  attribute SOFT_HLUTNM of \next_begin_c_inferred__1/i_\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rst_r_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rst_r_i_2__0\ : label is "soft_lutpair170";
begin
  check_polarity_r_reg_0 <= \^check_polarity_r_reg_0\;
  enable_err_detect_i <= \^enable_err_detect_i\;
  rst_r_reg_0 <= \^rst_r_reg_0\;
  rx_polarity_r_reg_0 <= \^rx_polarity_r_reg_0\;
ENABLE_ERR_DETECT_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => ready_r,
      Q => \^enable_err_detect_i\,
      R => '0'
    );
HARD_ERR_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^enable_err_detect_i\,
      I1 => \HARD_ERR0__0\,
      O => ENABLE_ERR_DETECT_reg_0
    );
SRLC32E_inst_0: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => user_clk,
      D => polarity_r,
      Q => rx_polarity_dlyd_i,
      Q31 => NLW_SRLC32E_inst_0_Q31_UNCONNECTED
    );
\align_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0000000A0A"
    )
        port map (
      I0 => \align_r_i_2__0_n_0\,
      I1 => ready_r_i_4_n_0,
      I2 => ready_r,
      I3 => rx_lossofsync_i_0,
      I4 => polarity_r,
      I5 => align_r,
      O => next_align_c
    );
\align_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => begin_r,
      I1 => \^rst_r_reg_0\,
      I2 => count_8d_done_r,
      I3 => reset_lanes_i,
      O => \align_r_i_2__0_n_0\
    );
align_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_align_c,
      Q => align_r,
      R => ready_r_reg0
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => ready_r_reg0
    );
\check_polarity_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => polarity_r,
      I1 => rx_polarity_dlyd_i,
      I2 => \^check_polarity_r_reg_0\,
      O => \check_polarity_r_i_1__0_n_0\
    );
check_polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \check_polarity_r_i_1__0_n_0\,
      Q => \^check_polarity_r_reg_0\,
      R => check_polarity_r_reg_1
    );
\counter1_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[1]\,
      I1 => \counter1_r_reg_n_0_[3]\,
      I2 => \counter1_r_reg_n_0_[2]\,
      I3 => count_8d_done_r,
      O => p_0_in(3)
    );
\counter1_r[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[2]\,
      I1 => \counter1_r_reg_n_0_[3]\,
      I2 => \counter1_r_reg_n_0_[1]\,
      O => p_0_in(2)
    );
\counter1_r[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      I1 => \counter1_r_reg_n_0_[2]\,
      O => p_0_in(1)
    );
\counter1_r[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      O => p_0_in(0)
    );
\counter1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(3),
      Q => count_8d_done_r,
      R => reset_count_r
    );
\counter1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(2),
      Q => \counter1_r_reg_n_0_[1]\,
      R => reset_count_r
    );
\counter1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(1),
      Q => \counter1_r_reg_n_0_[2]\,
      R => reset_count_r
    );
\counter1_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(0),
      Q => \counter1_r_reg_n_0_[3]\,
      S => reset_count_r
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => ready_r,
      Q => lane_up_flop_i_0,
      R => check_polarity_r_reg_1
    );
\next_begin_c_inferred__1/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => ready_r,
      I1 => polarity_r,
      I2 => align_r,
      I3 => \^rst_r_reg_0\,
      I4 => begin_r,
      O => \next_begin_c_inferred__1/i__n_0\
    );
\polarity_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000C04040000"
    )
        port map (
      I0 => rx_polarity_dlyd_i,
      I1 => ready_r_i_4_n_0,
      I2 => ready_r,
      I3 => rx_lossofsync_i_0,
      I4 => polarity_r,
      I5 => align_r,
      O => next_polarity_c
    );
polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_polarity_c,
      Q => polarity_r,
      R => ready_r_reg0
    );
\prev_rx_polarity_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^rx_polarity_r_reg_0\,
      I1 => polarity_r,
      I2 => \^rst_r_reg_0\,
      I3 => rx_polarity_dlyd_i,
      I4 => prev_rx_polarity_r,
      O => \prev_rx_polarity_r_i_1__0_n_0\
    );
prev_rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \prev_rx_polarity_r_i_1__0_n_0\,
      Q => prev_rx_polarity_r,
      R => check_polarity_r_reg_1
    );
ready_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^rst_r_reg_0\,
      I1 => reset_lanes_i,
      I2 => begin_r,
      O => ready_r_i_4_n_0
    );
ready_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_ready_c,
      Q => ready_r,
      R => ready_r_reg0
    );
reset_count_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => reset_count_r0,
      Q => reset_count_r,
      R => '0'
    );
\rst_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14140414"
    )
        port map (
      I0 => \rst_r_i_2__0_n_0\,
      I1 => begin_r,
      I2 => \^rst_r_reg_0\,
      I3 => count_8d_done_r,
      I4 => reset_lanes_i,
      O => next_rst_c
    );
\rst_r_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => align_r,
      I1 => ready_r,
      I2 => polarity_r,
      O => \rst_r_i_2__0_n_0\
    );
rst_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_rst_c,
      Q => \^rst_r_reg_0\,
      R => ready_r_reg0
    );
rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_cdc_rxlossofsync_in_n_2,
      Q => \^rx_polarity_r_reg_0\,
      R => '0'
    );
u_cdc_rxlossofsync_in: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync
     port map (
      SYSTEM_RESET_reg => u_cdc_rxlossofsync_in_n_2,
      align_r => align_r,
      begin_r_reg => \next_begin_c_inferred__1/i__n_0\,
      next_begin_c => next_begin_c,
      next_ready_c => next_ready_c,
      polarity_r => polarity_r,
      prev_rx_polarity_r => prev_rx_polarity_r,
      ready_r => ready_r,
      ready_r_reg => ready_r_i_4_n_0,
      reset_lanes_i => reset_lanes_i,
      rx_lossofsync_i_0 => rx_lossofsync_i_0,
      rx_polarity_dlyd_i => rx_polarity_dlyd_i,
      rx_polarity_r_reg => check_polarity_r_reg_1,
      rx_polarity_r_reg_0 => \^rx_polarity_r_reg_0\,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_LANE_INIT_SM_7 is
  port (
    lane_up_flop_i_0 : out STD_LOGIC;
    rst_r_reg_0 : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    rx_polarity_r_reg_0 : out STD_LOGIC;
    check_polarity_r_reg_0 : out STD_LOGIC;
    rxreset_for_lanes : out STD_LOGIC;
    lane_up_flop_i_1 : out STD_LOGIC;
    ENABLE_ERR_DETECT_reg_0 : out STD_LOGIC;
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    prev_rx_polarity_r_reg_0 : in STD_LOGIC;
    reset_count_r0 : in STD_LOGIC;
    ready_r_reg0 : in STD_LOGIC;
    rx_lossofsync_i_1 : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC;
    rx_reset_i_0 : in STD_LOGIC;
    \chan_bond_timer_reg[0]\ : in STD_LOGIC;
    \HARD_ERR0__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_LANE_INIT_SM_7 : entity is "Aurora_64B_Framing_lane2_Y0Y1_LANE_INIT_SM";
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_LANE_INIT_SM_7;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_LANE_INIT_SM_7 is
  signal align_r : STD_LOGIC;
  signal align_r_i_2_n_0 : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal begin_r_i_2_n_0 : STD_LOGIC;
  signal check_polarity_r_i_1_n_0 : STD_LOGIC;
  signal \^check_polarity_r_reg_0\ : STD_LOGIC;
  signal count_8d_done_r : STD_LOGIC;
  signal \counter1_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \^enable_err_detect_i\ : STD_LOGIC;
  signal \^lane_up_flop_i_0\ : STD_LOGIC;
  signal next_align_c : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal \next_begin_c_inferred__1/i__n_0\ : STD_LOGIC;
  signal next_polarity_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_rst_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal polarity_r : STD_LOGIC;
  signal polarity_r_i_2_n_0 : STD_LOGIC;
  signal prev_rx_polarity_r : STD_LOGIC;
  signal prev_rx_polarity_r_i_1_n_0 : STD_LOGIC;
  signal ready_r : STD_LOGIC;
  signal reset_count_r : STD_LOGIC;
  signal rst_r_i_2_n_0 : STD_LOGIC;
  signal \^rst_r_reg_0\ : STD_LOGIC;
  signal rx_polarity_dlyd_i : STD_LOGIC;
  signal \^rx_polarity_r_reg_0\ : STD_LOGIC;
  signal u_cdc_rxlossofsync_in_n_2 : STD_LOGIC;
  signal NLW_SRLC32E_inst_0_Q31_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_0 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_0 : label is "inst/\aurora_lane_0_i/lane_init_sm_i/SRLC32E_inst_0 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter1_r[0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \counter1_r[1]_i_1\ : label is "soft_lutpair149";
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
  attribute SOFT_HLUTNM of \next_begin_c_inferred__1/i_\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of polarity_r_i_1 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of rst_r_i_2 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of rxreset_for_lanes_q_i_1 : label is "soft_lutpair148";
begin
  check_polarity_r_reg_0 <= \^check_polarity_r_reg_0\;
  enable_err_detect_i <= \^enable_err_detect_i\;
  lane_up_flop_i_0 <= \^lane_up_flop_i_0\;
  rst_r_reg_0 <= \^rst_r_reg_0\;
  rx_polarity_r_reg_0 <= \^rx_polarity_r_reg_0\;
ENABLE_ERR_DETECT_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => ready_r,
      Q => \^enable_err_detect_i\,
      R => '0'
    );
\HARD_ERR_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^enable_err_detect_i\,
      I1 => \HARD_ERR0__0\,
      O => ENABLE_ERR_DETECT_reg_0
    );
SRLC32E_inst_0: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => user_clk,
      D => polarity_r,
      Q => rx_polarity_dlyd_i,
      Q31 => NLW_SRLC32E_inst_0_Q31_UNCONNECTED
    );
align_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ready_r,
      I1 => polarity_r,
      I2 => align_r_i_2_n_0,
      O => next_align_c
    );
align_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCFFFFFFF7F7"
    )
        port map (
      I0 => rx_lossofsync_i_1,
      I1 => align_r,
      I2 => begin_r,
      I3 => count_8d_done_r,
      I4 => reset_lanes_i,
      I5 => \^rst_r_reg_0\,
      O => align_r_i_2_n_0
    );
align_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_align_c,
      Q => align_r,
      R => ready_r_reg0
    );
begin_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDF5FD55"
    )
        port map (
      I0 => \next_begin_c_inferred__1/i__n_0\,
      I1 => rx_lossofsync_i_1,
      I2 => reset_lanes_i,
      I3 => ready_r,
      I4 => align_r,
      O => begin_r_i_2_n_0
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => ready_r_reg0
    );
\chan_bond_timer[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^lane_up_flop_i_0\,
      I1 => \chan_bond_timer_reg[0]\,
      I2 => prev_rx_polarity_r_reg_0,
      O => lane_up_flop_i_1
    );
check_polarity_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => rx_polarity_dlyd_i,
      I1 => polarity_r,
      I2 => \^check_polarity_r_reg_0\,
      O => check_polarity_r_i_1_n_0
    );
check_polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => check_polarity_r_i_1_n_0,
      Q => \^check_polarity_r_reg_0\,
      R => prev_rx_polarity_r_reg_0
    );
\counter1_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => count_8d_done_r,
      I1 => \counter1_r_reg_n_0_[3]\,
      I2 => \counter1_r_reg_n_0_[2]\,
      I3 => \counter1_r_reg_n_0_[1]\,
      O => p_0_in(3)
    );
\counter1_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[1]\,
      I1 => \counter1_r_reg_n_0_[2]\,
      I2 => \counter1_r_reg_n_0_[3]\,
      O => p_0_in(2)
    );
\counter1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      I1 => \counter1_r_reg_n_0_[2]\,
      O => p_0_in(1)
    );
\counter1_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      O => p_0_in(0)
    );
\counter1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(3),
      Q => count_8d_done_r,
      R => reset_count_r
    );
\counter1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(2),
      Q => \counter1_r_reg_n_0_[1]\,
      R => reset_count_r
    );
\counter1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(1),
      Q => \counter1_r_reg_n_0_[2]\,
      R => reset_count_r
    );
\counter1_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(0),
      Q => \counter1_r_reg_n_0_[3]\,
      S => reset_count_r
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => ready_r,
      Q => \^lane_up_flop_i_0\,
      R => prev_rx_polarity_r_reg_0
    );
\next_begin_c_inferred__1/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => ready_r,
      I1 => polarity_r,
      I2 => align_r,
      I3 => \^rst_r_reg_0\,
      I4 => begin_r,
      O => \next_begin_c_inferred__1/i__n_0\
    );
polarity_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^rst_r_reg_0\,
      I1 => begin_r,
      I2 => ready_r,
      I3 => polarity_r_i_2_n_0,
      O => next_polarity_c
    );
polarity_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCFBFB"
    )
        port map (
      I0 => rx_polarity_dlyd_i,
      I1 => polarity_r,
      I2 => reset_lanes_i,
      I3 => rx_lossofsync_i_1,
      I4 => align_r,
      O => polarity_r_i_2_n_0
    );
polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_polarity_c,
      Q => polarity_r,
      R => ready_r_reg0
    );
prev_rx_polarity_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \^rx_polarity_r_reg_0\,
      I1 => \^rst_r_reg_0\,
      I2 => polarity_r,
      I3 => rx_polarity_dlyd_i,
      I4 => prev_rx_polarity_r,
      O => prev_rx_polarity_r_i_1_n_0
    );
prev_rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => prev_rx_polarity_r_i_1_n_0,
      Q => prev_rx_polarity_r,
      R => prev_rx_polarity_r_reg_0
    );
ready_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_ready_c,
      Q => ready_r,
      R => ready_r_reg0
    );
reset_count_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => reset_count_r0,
      Q => reset_count_r,
      R => '0'
    );
rst_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FB00000"
    )
        port map (
      I0 => reset_lanes_i,
      I1 => count_8d_done_r,
      I2 => \^rst_r_reg_0\,
      I3 => begin_r,
      I4 => rst_r_i_2_n_0,
      I5 => align_r,
      O => next_rst_c
    );
rst_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => polarity_r,
      I1 => ready_r,
      O => rst_r_i_2_n_0
    );
rst_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_rst_c,
      Q => \^rst_r_reg_0\,
      R => ready_r_reg0
    );
rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_cdc_rxlossofsync_in_n_2,
      Q => \^rx_polarity_r_reg_0\,
      R => '0'
    );
rxreset_for_lanes_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rst_r_reg_0\,
      I1 => rx_reset_i_0,
      O => rxreset_for_lanes
    );
u_cdc_rxlossofsync_in: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync_11
     port map (
      align_r => align_r,
      begin_r => begin_r,
      begin_r_reg => begin_r_i_2_n_0,
      next_begin_c => next_begin_c,
      next_ready_c => next_ready_c,
      polarity_r => polarity_r,
      prev_rx_polarity_r => prev_rx_polarity_r,
      prev_rx_polarity_r_reg => u_cdc_rxlossofsync_in_n_2,
      ready_r => ready_r,
      ready_r_reg => \^rst_r_reg_0\,
      reset_lanes_i => reset_lanes_i,
      rx_lossofsync_i_1 => rx_lossofsync_i_1,
      rx_polarity_dlyd_i => rx_polarity_dlyd_i,
      rx_polarity_r_reg => \^rx_polarity_r_reg_0\,
      rx_polarity_r_reg_0 => prev_rx_polarity_r_reg_0,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_MULTI_GT is
  port (
    in0 : out STD_LOGIC;
    drprdy_out : out STD_LOGIC;
    txn : out STD_LOGIC_VECTOR ( 0 to 1 );
    txp : out STD_LOGIC_VECTOR ( 0 to 1 );
    pre_rxdatavalid_i : out STD_LOGIC;
    pre_rxheadervalid_i : out STD_LOGIC;
    rxrecclk_from_gtx_i : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    tx_buf_err_i : out STD_LOGIC_VECTOR ( 0 to 1 );
    RXHEADER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    init_clk_0 : out STD_LOGIC;
    drprdy_out_lane1 : out STD_LOGIC;
    pre_rxdatavalid_lane1_i : out STD_LOGIC;
    pre_rxheadervalid_lane1_i : out STD_LOGIC;
    drpdo_out_lane1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    init_clk_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    init_clk_2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_elastic_buf_err_int : out STD_LOGIC;
    init_clk_3 : out STD_LOGIC;
    init_clk_4 : out STD_LOGIC;
    ack_flag : out STD_LOGIC;
    ack_flag_0 : out STD_LOGIC;
    hard_err_usr0 : out STD_LOGIC;
    init_clk : in STD_LOGIC;
    drp_clk_in : in STD_LOGIC;
    drpen_in : in STD_LOGIC;
    drpwe_in : in STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxreset_t : in STD_LOGIC;
    rxn : in STD_LOGIC_VECTOR ( 0 to 1 );
    rxp : in STD_LOGIC_VECTOR ( 0 to 1 );
    gt_qpllclk_quad1_in : in STD_LOGIC;
    gt_qpllrefclk_quad1_in : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    rxuserrdy_t : in STD_LOGIC;
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : in STD_LOGIC;
    txuserrdy_t : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SCRAMBLED_DATA_OUT : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpen_in_lane1 : in STD_LOGIC;
    drpwe_in_lane1 : in STD_LOGIC;
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_2 : in STD_LOGIC;
    drpdi_in_lane1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_4 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    drpaddr_in_lane1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    flag2_reg : in STD_LOGIC;
    flag2_reg_0 : in STD_LOGIC;
    gt_cpllreset_i : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    hard_err_usr1 : in STD_LOGIC
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_MULTI_GT;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_MULTI_GT is
  signal int_rxbufstatus_lane1_i : STD_LOGIC_VECTOR ( 2 to 2 );
  signal rx_resetdone_lane1_i : STD_LOGIC;
  signal \^tx_buf_err_i\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal tx_resetdone_lane1_i : STD_LOGIC;
begin
  tx_buf_err_i(0 to 1) <= \^tx_buf_err_i\(0 to 1);
Aurora_64B_Framing_lane2_Y0Y1_gtx_inst: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_GTX
     port map (
      D(0) => D(0),
      Q(1 downto 0) => Q(1 downto 0),
      RXBUFSTATUS(0) => int_rxbufstatus_lane1_i(2),
      RXDATA(31 downto 0) => RXDATA(31 downto 0),
      RXHEADER(1 downto 0) => RXHEADER(1 downto 0),
      SCRAMBLED_DATA_OUT(63 downto 0) => SCRAMBLED_DATA_OUT(63 downto 0),
      SR(0) => SR(0),
      ack_flag => ack_flag,
      channel_up_tx_if => channel_up_tx_if,
      drp_clk_in => drp_clk_in,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in => drpen_in,
      drprdy_out => drprdy_out,
      drpwe_in => drpwe_in,
      flag2_reg_0 => flag2_reg,
      gt_cpllreset_i => gt_cpllreset_i,
      gt_qpllclk_quad1_in => gt_qpllclk_quad1_in,
      gt_qpllrefclk_quad1_in => gt_qpllrefclk_quad1_in,
      gt_refclk1 => gt_refclk1,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gttxreset_t => gttxreset_t,
      hard_err_usr0 => hard_err_usr0,
      hard_err_usr1 => hard_err_usr1,
      hard_err_usr_reg(0) => \^tx_buf_err_i\(1),
      in0 => in0,
      init_clk => init_clk,
      init_clk_0 => init_clk_3,
      init_clk_1 => init_clk_4,
      loopback(2 downto 0) => loopback(2 downto 0),
      \out\ => \out\,
      pre_rxdatavalid_i => pre_rxdatavalid_i,
      pre_rxheadervalid_i => pre_rxheadervalid_i,
      rx_elastic_buf_err_int => rx_elastic_buf_err_int,
      rx_resetdone_lane1_i => rx_resetdone_lane1_i,
      rxn(0) => rxn(0),
      rxp(0) => rxp(0),
      rxrecclk_from_gtx_i => rxrecclk_from_gtx_i,
      rxuserrdy_t => rxuserrdy_t,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0(6 downto 0) => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0(6 downto 0),
      sync_clk => sync_clk,
      tx_buf_err_i(0) => \^tx_buf_err_i\(0),
      tx_out_clk => tx_out_clk,
      tx_resetdone_lane1_i => tx_resetdone_lane1_i,
      txn(0) => txn(0),
      txp(0) => txp(0),
      txuserrdy_t => txuserrdy_t,
      user_clk => user_clk
    );
Aurora_64B_Framing_lane2_Y0Y1_gtx_inst_lane1: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_GTX_53
     port map (
      RXBUFSTATUS(0) => int_rxbufstatus_lane1_i(2),
      SR(0) => SR(0),
      ack_flag_0 => ack_flag_0,
      drp_clk_in => drp_clk_in,
      drpaddr_in_lane1(8 downto 0) => drpaddr_in_lane1(8 downto 0),
      drpdi_in_lane1(15 downto 0) => drpdi_in_lane1(15 downto 0),
      drpdo_out_lane1(15 downto 0) => drpdo_out_lane1(15 downto 0),
      drpen_in_lane1 => drpen_in_lane1,
      drprdy_out_lane1 => drprdy_out_lane1,
      drpwe_in_lane1 => drpwe_in_lane1,
      flag2_reg_0 => flag2_reg_0,
      gt_cpllreset_i => gt_cpllreset_i,
      gt_qpllclk_quad1_in => gt_qpllclk_quad1_in,
      gt_qpllrefclk_quad1_in => gt_qpllrefclk_quad1_in,
      gt_refclk1 => gt_refclk1,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gttxreset_t => gttxreset_t,
      init_clk => init_clk,
      init_clk_0 => init_clk_0,
      init_clk_1(1 downto 0) => init_clk_1(1 downto 0),
      init_clk_2(31 downto 0) => init_clk_2(31 downto 0),
      loopback(2 downto 0) => loopback(2 downto 0),
      pre_rxdatavalid_lane1_i => pre_rxdatavalid_lane1_i,
      pre_rxheadervalid_lane1_i => pre_rxheadervalid_lane1_i,
      rx_resetdone_lane1_i => rx_resetdone_lane1_i,
      rxn(0) => rxn(1),
      rxp(0) => rxp(1),
      rxuserrdy_t => rxuserrdy_t,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg(0) => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_1(0),
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_2,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_1 => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_2(1 downto 0) => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_3(1 downto 0),
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_3(63 downto 0) => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_4(63 downto 0),
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_4(6 downto 0) => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0(6 downto 0),
      sync_clk => sync_clk,
      tx_buf_err_i(0) => \^tx_buf_err_i\(1),
      tx_resetdone_lane1_i => tx_resetdone_lane1_i,
      txn(0) => txn(1),
      txp(0) => txp(1),
      txuserrdy_t => txuserrdy_t,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_RESET_LOGIC is
  port (
    SYSTEM_RESET_reg_0 : out STD_LOGIC;
    reset_count_r0 : out STD_LOGIC;
    ready_r_reg0 : out STD_LOGIC;
    reset_count_r0_0 : out STD_LOGIC;
    fsm_resetdone : in STD_LOGIC;
    link_reset_out : in STD_LOGIC;
    power_down : in STD_LOGIC;
    sysreset_to_core_sync : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    rx_reset_i_1 : in STD_LOGIC;
    hard_err_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_reset_i_0 : in STD_LOGIC
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_RESET_LOGIC;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_RESET_LOGIC is
  signal SYSTEM_RESET0_n_0 : STD_LOGIC;
  signal \^system_reset_reg_0\ : STD_LOGIC;
  signal fsm_resetdone_sync : STD_LOGIC;
  signal link_reset_sync : STD_LOGIC;
  signal power_down_sync : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ready_r_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of reset_count_r_i_1 : label is "soft_lutpair185";
begin
  SYSTEM_RESET_reg_0 <= \^system_reset_reg_0\;
SYSTEM_RESET0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => link_reset_sync,
      I1 => sysreset_to_core_sync,
      I2 => fsm_resetdone_sync,
      I3 => power_down_sync,
      O => SYSTEM_RESET0_n_0
    );
SYSTEM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => SYSTEM_RESET0_n_0,
      Q => \^system_reset_reg_0\,
      R => '0'
    );
\ready_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^system_reset_reg_0\,
      I1 => hard_err_i(0),
      O => ready_r_reg0
    );
reset_count_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^system_reset_reg_0\,
      I1 => rx_reset_i_1,
      O => reset_count_r0
    );
\reset_count_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^system_reset_reg_0\,
      I1 => rx_reset_i_0,
      O => reset_count_r0_0
    );
u_link_rst_sync: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_2
     port map (
      link_reset_out => link_reset_out,
      link_reset_sync => link_reset_sync,
      user_clk => user_clk
    );
u_pd_sync: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_3
     port map (
      power_down => power_down,
      power_down_sync => power_down_sync,
      user_clk => user_clk
    );
u_rst_done_sync: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_4
     port map (
      fsm_resetdone => fsm_resetdone,
      fsm_resetdone_sync => fsm_resetdone_sync,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_RX_LL is
  port (
    raw_data_r_0 : out STD_LOGIC;
    raw_data_r_1 : out STD_LOGIC;
    pipelined_cmd_valid_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    execute_current_cmd_r_reg : out STD_LOGIC;
    execute_pipelined_cmd_r_reg : out STD_LOGIC;
    m_axi_rx_tlast : out STD_LOGIC;
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 127 );
    m_axi_rx_tvalid : out STD_LOGIC;
    pipe1_rx_pdu_in_progress_c : in STD_LOGIC;
    raw_data_c : in STD_LOGIC_VECTOR ( 5 downto 0 );
    user_clk : in STD_LOGIC;
    rx_pe_data_i : in STD_LOGIC_VECTOR ( 0 to 127 );
    p_0_in : in STD_LOGIC;
    pipelined_cmd_valid_r_reg_0 : in STD_LOGIC;
    execute_current_cmd_r_reg_0 : in STD_LOGIC;
    execute_pipelined_cmd_r_reg_0 : in STD_LOGIC;
    rx_src_rdy_n_r_reg : in STD_LOGIC;
    p_0_in_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_RX_LL;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_RX_LL is
begin
rx_ll_datapath_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_RX_LL_DATAPATH
     port map (
      execute_current_cmd_r_reg_0 => execute_current_cmd_r_reg,
      execute_current_cmd_r_reg_1 => execute_current_cmd_r_reg_0,
      execute_pipelined_cmd_r_reg_0 => execute_pipelined_cmd_r_reg,
      execute_pipelined_cmd_r_reg_1 => execute_pipelined_cmd_r_reg_0,
      m_axi_rx_tdata(0 to 127) => m_axi_rx_tdata(0 to 127),
      m_axi_rx_tkeep(14 downto 0) => m_axi_rx_tkeep(14 downto 0),
      m_axi_rx_tlast => m_axi_rx_tlast,
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      p_0_in => p_0_in,
      p_0_in_0(1 downto 0) => p_0_in_0(1 downto 0),
      pipe1_rx_pdu_in_progress_c => pipe1_rx_pdu_in_progress_c,
      pipelined_cmd_valid_r_reg_0(0) => pipelined_cmd_valid_r_reg(0),
      pipelined_cmd_valid_r_reg_1 => pipelined_cmd_valid_r_reg_0,
      raw_data_c(5 downto 0) => raw_data_c(5 downto 0),
      raw_data_r_0 => raw_data_r_0,
      rx_pe_data_i(0 to 127) => rx_pe_data_i(0 to 127),
      rx_src_rdy_n_r_reg_0 => rx_src_rdy_n_r_reg,
      user_clk => user_clk,
      user_clk_0 => raw_data_r_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_RX_STARTUP_FSM is
  port (
    \out\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_clk_locked_i : out STD_LOGIC;
    rxuserrdy_t : out STD_LOGIC;
    new_gtx_rx_pcsreset_comb0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : in STD_LOGIC;
    stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC;
    stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_1 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    stg4_reg : in STD_LOGIC;
    \rx_state_reg[0]_0\ : in STD_LOGIC;
    fsm_resetdone_to_new_gtx_rx_comb : in STD_LOGIC
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_RX_STARTUP_FSM;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_RX_STARTUP_FSM is
  signal RXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal RXUSERRDY_i_2_n_0 : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check_tlock_max_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max_i_2_n_0 : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal gtrxreset_i_i_1_n_0 : STD_LOGIC;
  signal gtx_rx_pcsreset_comb : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__0_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__0_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal reset_time_out : STD_LOGIC;
  signal \reset_time_out_i_5__0_n_0\ : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__0_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_i_2_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \rx_cdrlock_counter0_carry__0_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__0_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__0_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__0_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__1_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__1_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__1_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__1_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__2_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__2_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__2_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__2_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__3_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__3_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__3_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__3_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__4_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__4_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__4_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__4_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__5_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__5_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__5_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__5_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__6_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__6_n_3\ : STD_LOGIC;
  signal rx_cdrlock_counter0_carry_n_0 : STD_LOGIC;
  signal rx_cdrlock_counter0_carry_n_1 : STD_LOGIC;
  signal rx_cdrlock_counter0_carry_n_2 : STD_LOGIC;
  signal rx_cdrlock_counter0_carry_n_3 : STD_LOGIC;
  signal \rx_cdrlock_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal \^rx_clk_locked_i\ : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rx_fsm_reset_done_int : signal is "true";
  signal rx_fsm_reset_done_int_i_1_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_2_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_3_n_0 : STD_LOGIC;
  signal rx_reset_r3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of rx_state : signal is "true";
  signal \rx_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \rx_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \rx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \rx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \rx_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \rx_state[5]_i_3_n_0\ : STD_LOGIC;
  signal \rx_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \rx_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \rx_state[7]_i_3_n_0\ : STD_LOGIC;
  signal \rx_state[7]_i_4_n_0\ : STD_LOGIC;
  signal \rx_state[7]_i_5_n_0\ : STD_LOGIC;
  signal \^rxuserrdy_t\ : STD_LOGIC;
  signal stg5 : STD_LOGIC;
  signal time_out_1us_i_1_n_0 : STD_LOGIC;
  signal time_out_1us_i_2_n_0 : STD_LOGIC;
  signal time_out_1us_i_3_n_0 : STD_LOGIC;
  signal time_out_1us_i_4_n_0 : STD_LOGIC;
  signal time_out_1us_i_5_n_0 : STD_LOGIC;
  signal time_out_1us_i_6_n_0 : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal \time_out_2ms_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_4__0_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_5__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_i_6_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of time_out_wait_bypass : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of time_out_wait_bypass : signal is "{no}";
  signal \time_out_wait_bypass_i_4__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_5__0_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_i_6_n_0 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal \time_tlock_max_i_1__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_2__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_4__0_n_0\ : STD_LOGIC;
  signal time_tlock_max_i_5_n_0 : STD_LOGIC;
  signal time_tlock_max_i_6_n_0 : STD_LOGIC;
  signal u_rst_sync_plllock_n_0 : STD_LOGIC;
  signal u_rst_sync_plllock_n_1 : STD_LOGIC;
  signal u_rst_sync_plllock_n_4 : STD_LOGIC;
  signal u_rst_sync_rx_fsm_reset_done_n_0 : STD_LOGIC;
  signal u_rst_sync_rx_fsm_reset_done_n_1 : STD_LOGIC;
  signal u_rst_sync_rx_fsm_reset_done_n_2 : STD_LOGIC;
  signal u_rst_sync_rxresetdone_n_0 : STD_LOGIC;
  signal u_rst_sync_rxresetdone_n_1 : STD_LOGIC;
  signal u_rst_sync_system_reset_n_0 : STD_LOGIC;
  signal u_rst_sync_time_out_wait_bypass_n_0 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_3_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rx_cdrlock_counter0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4__0\ : label is "soft_lutpair78";
  attribute KEEP : string;
  attribute KEEP of rx_fsm_reset_done_int_reg : label is "yes";
  attribute SOFT_HLUTNM of \rx_state[3]_i_4\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rx_state[6]_i_2\ : label is "soft_lutpair76";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \rx_state_reg[0]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000";
  attribute KEEP of \rx_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \rx_state_reg[1]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000";
  attribute KEEP of \rx_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \rx_state_reg[2]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000";
  attribute KEEP of \rx_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \rx_state_reg[3]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000";
  attribute KEEP of \rx_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \rx_state_reg[4]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000";
  attribute KEEP of \rx_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \rx_state_reg[5]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000";
  attribute KEEP of \rx_state_reg[5]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \rx_state_reg[6]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000";
  attribute KEEP of \rx_state_reg[6]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \rx_state_reg[7]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000";
  attribute KEEP of \rx_state_reg[7]\ : label is "yes";
  attribute SOFT_HLUTNM of time_out_1us_i_6 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \time_out_2ms_i_2__0\ : label is "soft_lutpair74";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of time_out_wait_bypass_reg : label is std.standard.true;
  attribute KEEP of time_out_wait_bypass_reg : label is "yes";
  attribute shift_extract of time_out_wait_bypass_reg : label is "{no}";
  attribute SOFT_HLUTNM of time_tlock_max_i_5 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of time_tlock_max_i_6 : label is "soft_lutpair77";
begin
  SR(0) <= \^sr\(0);
  \out\ <= rx_fsm_reset_done_int;
  rx_clk_locked_i <= \^rx_clk_locked_i\;
  rxuserrdy_t <= \^rxuserrdy_t\;
FABRIC_PCS_RESET_reg: unisim.vcomponents.FDRE
     port map (
      C => stg4_reg,
      CE => '1',
      D => u_rst_sync_system_reset_n_0,
      Q => gtx_rx_pcsreset_comb,
      R => '0'
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAF00000008"
    )
        port map (
      I0 => rx_state(4),
      I1 => time_out_1us_reg_n_0,
      I2 => rx_state(0),
      I3 => rx_fsm_reset_done_int_i_2_n_0,
      I4 => RXUSERRDY_i_2_n_0,
      I5 => \^rxuserrdy_t\,
      O => RXUSERRDY_i_1_n_0
    );
RXUSERRDY_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rx_state(5),
      I1 => rx_state(6),
      I2 => rx_state(7),
      O => RXUSERRDY_i_2_n_0
    );
RXUSERRDY_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => \rx_state_reg[0]_0\,
      D => RXUSERRDY_i_1_n_0,
      Q => \^rxuserrdy_t\
    );
check_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000008"
    )
        port map (
      I0 => check_tlock_max_i_2_n_0,
      I1 => rx_state(3),
      I2 => rx_state(0),
      I3 => rx_state(2),
      I4 => rx_state(1),
      I5 => check_tlock_max_reg_n_0,
      O => check_tlock_max_i_1_n_0
    );
check_tlock_max_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rx_state(4),
      I1 => rx_state(7),
      I2 => rx_state(6),
      I3 => rx_state(5),
      O => check_tlock_max_i_2_n_0
    );
check_tlock_max_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => \rx_state_reg[0]_0\,
      D => check_tlock_max_i_1_n_0,
      Q => check_tlock_max_reg_n_0
    );
gtrxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70020"
    )
        port map (
      I0 => \rx_state[7]_i_4_n_0\,
      I1 => rx_state(2),
      I2 => rx_state(0),
      I3 => rx_state(1),
      I4 => \^sr\(0),
      O => gtrxreset_i_i_1_n_0
    );
gtrxreset_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => \rx_state_reg[0]_0\,
      D => gtrxreset_i_i_1_n_0,
      Q => \^sr\(0)
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__0_n_0\
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      O => \p_0_in__1\(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => \p_0_in__1\(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(3),
      O => \p_0_in__1\(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(3),
      O => \p_0_in__1\(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(4),
      I4 => init_wait_count_reg(3),
      I5 => init_wait_count_reg(5),
      O => \p_0_in__1\(5)
    );
\init_wait_count[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4__0_n_0\,
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(3),
      I4 => init_wait_count_reg(5),
      O => \p_0_in__1\(6)
    );
\init_wait_count[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => init_wait_count_reg(5),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(4),
      I4 => \init_wait_count[7]_i_4__0_n_0\,
      I5 => init_wait_count_reg(6),
      O => \p_0_in__1\(7)
    );
\init_wait_count[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      O => \init_wait_count[7]_i_3__0_n_0\
    );
\init_wait_count[7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      O => \init_wait_count[7]_i_4__0_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => \rx_state_reg[0]_0\,
      D => \init_wait_count[0]_i_1__0_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__1\(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__1\(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__1\(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__1\(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__1\(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__1\(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__1\(7),
      Q => init_wait_count_reg(7)
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__0_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => \rx_state_reg[0]_0\,
      D => \init_wait_done_i_1__0_n_0\,
      Q => init_wait_done_reg_n_0
    );
new_gtx_rx_pcsreset_comb_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => gtx_rx_pcsreset_comb,
      I1 => fsm_resetdone_to_new_gtx_rx_comb,
      O => new_gtx_rx_pcsreset_comb0
    );
\reset_time_out_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00030000023F0202"
    )
        port map (
      I0 => \reset_time_out_i_5__0_n_0\,
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => check_tlock_max_i_2_n_0,
      I5 => rx_state(3),
      O => reset_time_out
    );
\reset_time_out_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000020003033F"
    )
        port map (
      I0 => \^rx_clk_locked_i\,
      I1 => rx_state(4),
      I2 => rx_state(5),
      I3 => rx_state(7),
      I4 => rx_state(6),
      I5 => rx_state(2),
      O => \reset_time_out_i_5__0_n_0\
    );
reset_time_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_rxresetdone_n_1,
      PRE => \rx_state_reg[0]_0\,
      Q => reset_time_out_reg_n_0
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000100"
    )
        port map (
      I0 => rx_fsm_reset_done_int_i_2_n_0,
      I1 => run_phase_alignment_int_i_2_n_0,
      I2 => rx_state(0),
      I3 => rx_state(5),
      I4 => rx_state(4),
      I5 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__0_n_0\
    );
run_phase_alignment_int_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_state(7),
      I1 => rx_state(6),
      O => run_phase_alignment_int_i_2_n_0
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => \rx_state_reg[0]_0\,
      D => \run_phase_alignment_int_i_1__0_n_0\,
      Q => run_phase_alignment_int_reg_n_0
    );
rx_cdrlock_counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rx_cdrlock_counter0_carry_n_0,
      CO(2) => rx_cdrlock_counter0_carry_n_1,
      CO(1) => rx_cdrlock_counter0_carry_n_2,
      CO(0) => rx_cdrlock_counter0_carry_n_3,
      CYINIT => \rx_cdrlock_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \rx_cdrlock_counter_reg_n_0_[4]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[3]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[2]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[1]\
    );
\rx_cdrlock_counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rx_cdrlock_counter0_carry_n_0,
      CO(3) => \rx_cdrlock_counter0_carry__0_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__0_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__0_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \rx_cdrlock_counter_reg_n_0_[8]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[7]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[6]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[5]\
    );
\rx_cdrlock_counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__0_n_0\,
      CO(3) => \rx_cdrlock_counter0_carry__1_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__1_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__1_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \rx_cdrlock_counter_reg_n_0_[12]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[11]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[10]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[9]\
    );
\rx_cdrlock_counter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__1_n_0\,
      CO(3) => \rx_cdrlock_counter0_carry__2_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__2_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__2_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \rx_cdrlock_counter_reg_n_0_[16]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[15]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[14]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[13]\
    );
\rx_cdrlock_counter0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__2_n_0\,
      CO(3) => \rx_cdrlock_counter0_carry__3_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__3_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__3_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \rx_cdrlock_counter_reg_n_0_[20]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[19]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[18]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[17]\
    );
\rx_cdrlock_counter0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__3_n_0\,
      CO(3) => \rx_cdrlock_counter0_carry__4_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__4_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__4_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \rx_cdrlock_counter_reg_n_0_[24]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[23]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[22]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[21]\
    );
\rx_cdrlock_counter0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__4_n_0\,
      CO(3) => \rx_cdrlock_counter0_carry__5_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__5_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__5_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \rx_cdrlock_counter_reg_n_0_[28]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[27]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[26]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[25]\
    );
\rx_cdrlock_counter0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \rx_cdrlock_counter0_carry__6_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_rx_cdrlock_counter0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \rx_cdrlock_counter_reg_n_0_[31]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[30]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[29]\
    );
\rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter_reg_n_0_[0]\,
      O => \rx_cdrlock_counter[0]_i_1_n_0\
    );
\rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(10),
      O => rx_cdrlock_counter(10)
    );
\rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(11),
      O => rx_cdrlock_counter(11)
    );
\rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(12),
      O => rx_cdrlock_counter(12)
    );
\rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(13),
      O => rx_cdrlock_counter(13)
    );
\rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(14),
      O => rx_cdrlock_counter(14)
    );
\rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(15),
      O => rx_cdrlock_counter(15)
    );
\rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(16),
      O => rx_cdrlock_counter(16)
    );
\rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(17),
      O => rx_cdrlock_counter(17)
    );
\rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(18),
      O => rx_cdrlock_counter(18)
    );
\rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(19),
      O => rx_cdrlock_counter(19)
    );
\rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(1),
      O => rx_cdrlock_counter(1)
    );
\rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(20),
      O => rx_cdrlock_counter(20)
    );
\rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(21),
      O => rx_cdrlock_counter(21)
    );
\rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(22),
      O => rx_cdrlock_counter(22)
    );
\rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(23),
      O => rx_cdrlock_counter(23)
    );
\rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(24),
      O => rx_cdrlock_counter(24)
    );
\rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(25),
      O => rx_cdrlock_counter(25)
    );
\rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(26),
      O => rx_cdrlock_counter(26)
    );
\rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(27),
      O => rx_cdrlock_counter(27)
    );
\rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(28),
      O => rx_cdrlock_counter(28)
    );
\rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(29),
      O => rx_cdrlock_counter(29)
    );
\rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(2),
      O => rx_cdrlock_counter(2)
    );
\rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(30),
      O => rx_cdrlock_counter(30)
    );
\rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(31),
      O => rx_cdrlock_counter(31)
    );
\rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[10]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[11]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[8]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[9]\,
      I4 => \rx_cdrlock_counter[31]_i_6_n_0\,
      O => \rx_cdrlock_counter[31]_i_2_n_0\
    );
\rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[2]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[3]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[1]\,
      I4 => \rx_cdrlock_counter[31]_i_7_n_0\,
      O => \rx_cdrlock_counter[31]_i_3_n_0\
    );
\rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[26]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[27]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[24]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[25]\,
      I4 => \rx_cdrlock_counter[31]_i_8_n_0\,
      O => \rx_cdrlock_counter[31]_i_4_n_0\
    );
\rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[18]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[19]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[17]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[16]\,
      I4 => \rx_cdrlock_counter[31]_i_9_n_0\,
      O => \rx_cdrlock_counter[31]_i_5_n_0\
    );
\rx_cdrlock_counter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[13]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[12]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[15]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[14]\,
      O => \rx_cdrlock_counter[31]_i_6_n_0\
    );
\rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[5]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[4]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[7]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[6]\,
      O => \rx_cdrlock_counter[31]_i_7_n_0\
    );
\rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[29]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[28]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[31]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[30]\,
      O => \rx_cdrlock_counter[31]_i_8_n_0\
    );
\rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[21]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[20]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[23]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[22]\,
      O => \rx_cdrlock_counter[31]_i_9_n_0\
    );
\rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(3),
      O => rx_cdrlock_counter(3)
    );
\rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(4),
      O => rx_cdrlock_counter(4)
    );
\rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(5),
      O => rx_cdrlock_counter(5)
    );
\rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(6),
      O => rx_cdrlock_counter(6)
    );
\rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(7),
      O => rx_cdrlock_counter(7)
    );
\rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(8),
      O => rx_cdrlock_counter(8)
    );
\rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(9),
      O => rx_cdrlock_counter(9)
    );
\rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \rx_cdrlock_counter[0]_i_1_n_0\,
      Q => \rx_cdrlock_counter_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(10),
      Q => \rx_cdrlock_counter_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(11),
      Q => \rx_cdrlock_counter_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(12),
      Q => \rx_cdrlock_counter_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(13),
      Q => \rx_cdrlock_counter_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(14),
      Q => \rx_cdrlock_counter_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(15),
      Q => \rx_cdrlock_counter_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(16),
      Q => \rx_cdrlock_counter_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(17),
      Q => \rx_cdrlock_counter_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(18),
      Q => \rx_cdrlock_counter_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(19),
      Q => \rx_cdrlock_counter_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(1),
      Q => \rx_cdrlock_counter_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(20),
      Q => \rx_cdrlock_counter_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(21),
      Q => \rx_cdrlock_counter_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(22),
      Q => \rx_cdrlock_counter_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(23),
      Q => \rx_cdrlock_counter_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(24),
      Q => \rx_cdrlock_counter_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(25),
      Q => \rx_cdrlock_counter_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(26),
      Q => \rx_cdrlock_counter_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(27),
      Q => \rx_cdrlock_counter_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(28),
      Q => \rx_cdrlock_counter_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(29),
      Q => \rx_cdrlock_counter_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(2),
      Q => \rx_cdrlock_counter_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(30),
      Q => \rx_cdrlock_counter_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(31),
      Q => \rx_cdrlock_counter_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(3),
      Q => \rx_cdrlock_counter_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(4),
      Q => \rx_cdrlock_counter_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(5),
      Q => \rx_cdrlock_counter_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(6),
      Q => \rx_cdrlock_counter_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(7),
      Q => \rx_cdrlock_counter_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(8),
      Q => \rx_cdrlock_counter_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(9),
      Q => \rx_cdrlock_counter_reg_n_0_[9]\,
      R => \^sr\(0)
    );
rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \^rx_clk_locked_i\,
      O => rx_cdrlocked_i_1_n_0
    );
rx_cdrlocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlocked_i_1_n_0,
      Q => \^rx_clk_locked_i\,
      R => \^sr\(0)
    );
rx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFA8000000A8"
    )
        port map (
      I0 => rx_state(7),
      I1 => time_out_1us_reg_n_0,
      I2 => rx_fsm_reset_done_int,
      I3 => rx_fsm_reset_done_int_i_2_n_0,
      I4 => rx_fsm_reset_done_int_i_3_n_0,
      I5 => rx_fsm_reset_done_int,
      O => rx_fsm_reset_done_int_i_1_n_0
    );
rx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(3),
      I2 => rx_state(2),
      O => rx_fsm_reset_done_int_i_2_n_0
    );
rx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFF"
    )
        port map (
      I0 => rx_state(4),
      I1 => rx_state(5),
      I2 => rx_state(0),
      I3 => rx_state(7),
      I4 => rx_state(6),
      O => rx_fsm_reset_done_int_i_3_n_0
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => \rx_state_reg[0]_0\,
      D => rx_fsm_reset_done_int_i_1_n_0,
      Q => rx_fsm_reset_done_int
    );
\rx_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D000D0D0"
    )
        port map (
      I0 => init_wait_done_reg_n_0,
      I1 => \rx_state[6]_i_2_n_0\,
      I2 => \rx_state[5]_i_3_n_0\,
      I3 => time_out_1us_reg_n_0,
      I4 => rx_state(0),
      O => \rx_state[0]_i_3_n_0\
    );
\rx_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rx_state[5]_i_3_n_0\,
      I1 => time_out_1us_reg_n_0,
      I2 => \rx_state[6]_i_2_n_0\,
      I3 => rx_state(7),
      O => \rx_state[1]_i_3_n_0\
    );
\rx_state[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rx_state(6),
      I1 => rx_state(4),
      I2 => rx_state(2),
      I3 => rx_state(0),
      O => \rx_state[3]_i_4_n_0\
    );
\rx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF1"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(4),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => rx_state(5),
      I5 => rx_state(6),
      O => \rx_state[3]_i_5_n_0\
    );
\rx_state[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_state(5),
      I1 => rx_state(3),
      I2 => rx_state(6),
      I3 => rx_state(4),
      O => \rx_state[5]_i_2_n_0\
    );
\rx_state[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rx_state(6),
      I1 => rx_state(5),
      I2 => rx_state(2),
      I3 => rx_state(1),
      O => \rx_state[5]_i_3_n_0\
    );
\rx_state[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(2),
      I2 => rx_state(4),
      I3 => rx_state(6),
      O => \rx_state[6]_i_2_n_0\
    );
\rx_state[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000808AA"
    )
        port map (
      I0 => \rx_state[7]_i_3_n_0\,
      I1 => \rx_state[7]_i_4_n_0\,
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => rx_state(0),
      O => \rx_state[7]_i_1_n_0\
    );
\rx_state[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => rx_state(7),
      I1 => rx_state(6),
      I2 => rx_state(4),
      I3 => rx_state(2),
      I4 => rx_state(0),
      I5 => \rx_state[7]_i_5_n_0\,
      O => \p_0_in__0\(7)
    );
\rx_state[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010117"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(4),
      I2 => rx_state(7),
      I3 => rx_state(6),
      I4 => rx_state(5),
      I5 => rx_state(3),
      O => \rx_state[7]_i_3_n_0\
    );
\rx_state[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => rx_state(5),
      I1 => rx_state(6),
      I2 => rx_state(7),
      I3 => rx_state(4),
      I4 => rx_state(3),
      O => \rx_state[7]_i_4_n_0\
    );
\rx_state[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEE0"
    )
        port map (
      I0 => rx_state(4),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => rx_state(5),
      I5 => rx_state(6),
      O => \rx_state[7]_i_5_n_0\
    );
\rx_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state[7]_i_1_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__0\(0),
      Q => rx_state(0)
    );
\rx_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state[7]_i_1_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__0\(1),
      Q => rx_state(1)
    );
\rx_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state[7]_i_1_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__0\(2),
      Q => rx_state(2)
    );
\rx_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state[7]_i_1_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__0\(3),
      Q => rx_state(3)
    );
\rx_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state[7]_i_1_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__0\(4),
      Q => rx_state(4)
    );
\rx_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state[7]_i_1_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__0\(5),
      Q => rx_state(5)
    );
\rx_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state[7]_i_1_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__0\(6),
      Q => rx_state(6)
    );
\rx_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state[7]_i_1_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__0\(7),
      Q => rx_state(7)
    );
time_out_1us_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => time_out_1us_reg_n_0,
      I1 => time_out_1us_i_2_n_0,
      I2 => time_out_1us_i_3_n_0,
      I3 => reset_time_out_reg_n_0,
      O => time_out_1us_i_1_n_0
    );
time_out_1us_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => time_out_counter_reg(18),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(16),
      I3 => time_out_counter_reg(15),
      I4 => time_out_1us_i_4_n_0,
      O => time_out_1us_i_2_n_0
    );
time_out_1us_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(3),
      I3 => time_out_1us_i_5_n_0,
      I4 => time_out_1us_i_6_n_0,
      O => time_out_1us_i_3_n_0
    );
time_out_1us_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(13),
      O => time_out_1us_i_4_n_0
    );
time_out_1us_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(10),
      O => time_out_1us_i_5_n_0
    );
time_out_1us_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(9),
      O => time_out_1us_i_6_n_0
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => time_out_1us_i_1_n_0,
      Q => time_out_1us_reg_n_0,
      R => '0'
    );
\time_out_2ms_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => time_out_2ms,
      I2 => reset_time_out_reg_n_0,
      O => \time_out_2ms_i_1__0_n_0\
    );
\time_out_2ms_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \time_out_2ms_i_3__0_n_0\,
      I1 => \time_out_2ms_i_4__0_n_0\,
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(1),
      I4 => time_out_counter_reg(0),
      O => time_out_2ms
    );
\time_out_2ms_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(12),
      I4 => \time_out_2ms_i_5__0_n_0\,
      O => \time_out_2ms_i_3__0_n_0\
    );
\time_out_2ms_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => time_out_counter_reg(18),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(11),
      I4 => time_out_2ms_i_6_n_0,
      O => \time_out_2ms_i_4__0_n_0\
    );
\time_out_2ms_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(13),
      O => \time_out_2ms_i_5__0_n_0\
    );
time_out_2ms_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(16),
      I3 => time_out_counter_reg(8),
      O => time_out_2ms_i_6_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \time_out_2ms_i_1__0_n_0\,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_2ms,
      O => time_out_counter
    );
\time_out_counter[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_3__0_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__0_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__0_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__0_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__0_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__0_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_3__0_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
\time_out_wait_bypass_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \time_out_wait_bypass_i_5__0_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(4),
      I3 => wait_bypass_count_reg(8),
      I4 => wait_bypass_count_reg(11),
      I5 => time_out_wait_bypass_i_6_n_0,
      O => \time_out_wait_bypass_i_4__0_n_0\
    );
\time_out_wait_bypass_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(7),
      I1 => wait_bypass_count_reg(10),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(0),
      O => \time_out_wait_bypass_i_5__0_n_0\
    );
time_out_wait_bypass_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => wait_bypass_count_reg(6),
      I1 => wait_bypass_count_reg(2),
      I2 => wait_bypass_count_reg(12),
      I3 => wait_bypass_count_reg(3),
      I4 => wait_bypass_count_reg(5),
      O => time_out_wait_bypass_i_6_n_0
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_0,
      D => u_rst_sync_rx_fsm_reset_done_n_1,
      Q => time_out_wait_bypass,
      R => clear
    );
\time_tlock_max_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEAEAEA"
    )
        port map (
      I0 => time_tlock_max,
      I1 => check_tlock_max_reg_n_0,
      I2 => \time_tlock_max_i_2__0_n_0\,
      I3 => time_out_counter_reg(13),
      I4 => \time_tlock_max_i_3__0_n_0\,
      I5 => reset_time_out_reg_n_0,
      O => \time_tlock_max_i_1__0_n_0\
    );
\time_tlock_max_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(18),
      I3 => time_out_counter_reg(17),
      I4 => time_out_counter_reg(14),
      O => \time_tlock_max_i_2__0_n_0\
    );
\time_tlock_max_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFEEEEEEE"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(8),
      I5 => \time_tlock_max_i_4__0_n_0\,
      O => \time_tlock_max_i_3__0_n_0\
    );
\time_tlock_max_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000001FF"
    )
        port map (
      I0 => time_tlock_max_i_5_n_0,
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(4),
      I4 => time_tlock_max_i_6_n_0,
      I5 => time_out_counter_reg(6),
      O => \time_tlock_max_i_4__0_n_0\
    );
time_tlock_max_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(1),
      O => time_tlock_max_i_5_n_0
    );
time_tlock_max_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(5),
      O => time_tlock_max_i_6_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \time_tlock_max_i_1__0_n_0\,
      Q => time_tlock_max,
      R => '0'
    );
u_rst_sync_mmcm_lock: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_30\
     port map (
      D(2 downto 0) => \p_0_in__0\(5 downto 3),
      Q(3) => rx_state(7),
      Q(2 downto 0) => rx_state(5 downto 3),
      init_clk => init_clk,
      \rx_state_reg[3]\ => u_rst_sync_plllock_n_4,
      \rx_state_reg[3]_0\ => \^rx_clk_locked_i\,
      \rx_state_reg[3]_1\ => \rx_state[3]_i_4_n_0\,
      \rx_state_reg[3]_2\ => \rx_state[3]_i_5_n_0\,
      \rx_state_reg[3]_3\ => \rx_state[6]_i_2_n_0\,
      \rx_state_reg[3]_4\ => time_out_2ms_reg_n_0,
      \rx_state_reg[3]_5\ => u_rst_sync_rxresetdone_n_0,
      \rx_state_reg[4]\ => \rx_state[5]_i_2_n_0\,
      \rx_state_reg[4]_0\ => \rx_state[5]_i_3_n_0\,
      stg5 => stg5,
      time_tlock_max => time_tlock_max
    );
u_rst_sync_plllock: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_31\
     port map (
      D(1 downto 0) => \p_0_in__0\(2 downto 1),
      Q(3) => rx_state(7),
      Q(2 downto 0) => rx_state(2 downto 0),
      in0 => in0,
      init_clk => init_clk,
      \out\(1) => rx_state(3),
      \out\(0) => rx_state(1),
      \rx_state_reg[0]\ => time_out_2ms_reg_n_0,
      \rx_state_reg[0]_0\ => \rx_state[6]_i_2_n_0\,
      \rx_state_reg[1]\ => \rx_state[1]_i_3_n_0\,
      \rx_state_reg[1]_0\ => \rx_state[5]_i_2_n_0\,
      \rx_state_reg[1]_1\ => \rx_state[3]_i_4_n_0\,
      \rx_state_reg[2]\ => \^rx_clk_locked_i\,
      \rx_state_reg[2]_0\ => \rx_state[5]_i_3_n_0\,
      stg5 => stg5,
      stg5_reg_0 => u_rst_sync_plllock_n_0,
      stg5_reg_1 => u_rst_sync_plllock_n_4,
      time_out_2ms_reg => u_rst_sync_plllock_n_1
    );
u_rst_sync_run_phase_align: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_32\
     port map (
      clear => clear,
      in0 => run_phase_alignment_int_reg_n_0,
      stg5_reg_0 => stg4_reg
    );
u_rst_sync_rx_fsm_reset_done: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_33\
     port map (
      \out\ => rx_fsm_reset_done_int,
      stg5_reg_0 => u_rst_sync_rx_fsm_reset_done_n_0,
      stg5_reg_1 => u_rst_sync_rx_fsm_reset_done_n_1,
      stg5_reg_2 => u_rst_sync_rx_fsm_reset_done_n_2,
      stg5_reg_3 => stg4_reg,
      time_out_wait_bypass_reg => time_out_wait_bypass,
      \wait_bypass_count_reg[0]\ => \time_out_wait_bypass_i_4__0_n_0\
    );
u_rst_sync_rx_reset: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_34
     port map (
      rx_reset_r3 => rx_reset_r3,
      stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0,
      stg5_reg_0 => stg4_reg
    );
u_rst_sync_rxresetdone: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_35\
     port map (
      D(0) => \p_0_in__0\(0),
      Q(1) => rx_state(7),
      Q(0) => rx_state(0),
      init_clk => init_clk,
      \out\(3) => rx_state(7),
      \out\(2) => rx_state(4),
      \out\(1) => rx_state(2),
      \out\(0) => rx_state(0),
      reset_time_out => reset_time_out,
      reset_time_out_reg => time_out_1us_reg_n_0,
      reset_time_out_reg_0 => reset_time_out_reg_n_0,
      reset_time_out_reg_1 => \^rx_clk_locked_i\,
      reset_time_out_reg_2 => u_rst_sync_plllock_n_0,
      \rx_state[0]_i_2_0\ => \rx_state[5]_i_3_n_0\,
      \rx_state[0]_i_2_1\ => time_out_2ms_reg_n_0,
      \rx_state[0]_i_2_2\ => \rx_state[6]_i_2_n_0\,
      \rx_state_reg[0]\ => \rx_state[0]_i_3_n_0\,
      \rx_state_reg[0]_0\ => u_rst_sync_plllock_n_1,
      \rx_state_reg[0]_1\ => \rx_state[5]_i_2_n_0\,
      \rx_state_reg[0]_2\ => \rx_state[7]_i_5_n_0\,
      \rx_state_reg[0]_3\ => \rx_state[3]_i_4_n_0\,
      \rx_state_reg[0]_4\ => u_rst_sync_time_out_wait_bypass_n_0,
      \rx_state_reg[7]\ => u_rst_sync_rxresetdone_n_1,
      stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg,
      stg5_reg_0 => u_rst_sync_rxresetdone_n_0,
      time_tlock_max => time_tlock_max
    );
u_rst_sync_system_reset: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_36
     port map (
      rx_reset_r3 => rx_reset_r3,
      stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_1,
      stg4_reg_0 => stg4_reg,
      stg5_reg_0 => u_rst_sync_system_reset_n_0
    );
u_rst_sync_time_out_wait_bypass: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_37\
     port map (
      D(0) => \p_0_in__0\(6),
      Q(1 downto 0) => rx_state(7 downto 6),
      init_clk => init_clk,
      \out\ => time_out_wait_bypass,
      \rx_state_reg[6]\ => \rx_state[6]_i_2_n_0\,
      \rx_state_reg[6]_0\ => \rx_state[7]_i_5_n_0\,
      stg5_reg_0 => u_rst_sync_time_out_wait_bypass_n_0
    );
\wait_bypass_count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_3_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[0]_i_2_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_2_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_2_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_2_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_2_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_2_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_2_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_2_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_3_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[0]_i_2_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[0]_i_2_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[0]_i_2_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_2_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SYM_GEN is
  port (
    stg5_reg : out STD_LOGIC;
    TX_HEADER_1_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    stg5_reg_0 : out STD_LOGIC;
    \TX_DATA_reg[44]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \TX_DATA_reg[63]_0\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    pma_init_sync : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    TX_HEADER_0_reg_0 : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    TX_HEADER_0_reg_1 : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    gen_sep_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \TX_DATA_reg[47]_0\ : in STD_LOGIC;
    \TX_DATA_reg[7]_0\ : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SYM_GEN;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SYM_GEN is
  signal \^tx_data_reg[63]_0\ : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal \^tx_header_1_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tx_data_i_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal u_pma_init_data_sync_n_1 : STD_LOGIC;
  signal u_pma_init_data_sync_n_2 : STD_LOGIC;
  signal u_pma_init_data_sync_n_4 : STD_LOGIC;
begin
  \TX_DATA_reg[63]_0\(57 downto 0) <= \^tx_data_reg[63]_0\(57 downto 0);
  TX_HEADER_1_reg_0(1 downto 0) <= \^tx_header_1_reg_0\(1 downto 0);
\TX_DATA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(40),
      Q => tx_data_i_0(0),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(34),
      Q => \^tx_data_reg[63]_0\(4),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(35),
      Q => \^tx_data_reg[63]_0\(5),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(36),
      Q => \^tx_data_reg[63]_0\(6),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(37),
      Q => \^tx_data_reg[63]_0\(7),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(38),
      Q => \^tx_data_reg[63]_0\(8),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(39),
      Q => \^tx_data_reg[63]_0\(9),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(24),
      Q => \^tx_data_reg[63]_0\(10),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(25),
      Q => \^tx_data_reg[63]_0\(11),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(26),
      Q => \^tx_data_reg[63]_0\(12),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(27),
      Q => \^tx_data_reg[63]_0\(13),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(41),
      Q => tx_data_i_0(1),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(28),
      Q => \^tx_data_reg[63]_0\(14),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(29),
      Q => \^tx_data_reg[63]_0\(15),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(30),
      Q => \^tx_data_reg[63]_0\(16),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(31),
      Q => \^tx_data_reg[63]_0\(17),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(16),
      Q => \^tx_data_reg[63]_0\(18),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(17),
      Q => \^tx_data_reg[63]_0\(19),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(18),
      Q => \^tx_data_reg[63]_0\(20),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(19),
      Q => \^tx_data_reg[63]_0\(21),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(20),
      Q => \^tx_data_reg[63]_0\(22),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(21),
      Q => \^tx_data_reg[63]_0\(23),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(42),
      Q => tx_data_i_0(2),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(22),
      Q => \^tx_data_reg[63]_0\(24),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(23),
      Q => \^tx_data_reg[63]_0\(25),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(8),
      Q => \^tx_data_reg[63]_0\(26),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(9),
      Q => \^tx_data_reg[63]_0\(27),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(10),
      Q => \^tx_data_reg[63]_0\(28),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(11),
      Q => \^tx_data_reg[63]_0\(29),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(12),
      Q => \^tx_data_reg[63]_0\(30),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(13),
      Q => \^tx_data_reg[63]_0\(31),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(14),
      Q => \^tx_data_reg[63]_0\(32),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(15),
      Q => \^tx_data_reg[63]_0\(33),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(43),
      Q => tx_data_i_0(3),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(0),
      Q => \^tx_data_reg[63]_0\(34),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(1),
      Q => \^tx_data_reg[63]_0\(35),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(2),
      Q => \^tx_data_reg[63]_0\(36),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(3),
      Q => \^tx_data_reg[63]_0\(37),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(4),
      Q => \^tx_data_reg[63]_0\(38),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(5),
      Q => \^tx_data_reg[63]_0\(39),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(6),
      Q => \^tx_data_reg[63]_0\(40),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(7),
      Q => \^tx_data_reg[63]_0\(41),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(0),
      Q => \^tx_data_reg[63]_0\(42),
      R => '0'
    );
\TX_DATA_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(1),
      Q => \^tx_data_reg[63]_0\(43),
      R => '0'
    );
\TX_DATA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(44),
      Q => tx_data_i_0(4),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(2),
      Q => \^tx_data_reg[63]_0\(44),
      R => '0'
    );
\TX_DATA_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(3),
      Q => \^tx_data_reg[63]_0\(45),
      R => '0'
    );
\TX_DATA_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(4),
      Q => \^tx_data_reg[63]_0\(46),
      R => '0'
    );
\TX_DATA_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(5),
      Q => \^tx_data_reg[63]_0\(47),
      R => '0'
    );
\TX_DATA_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(6),
      Q => \^tx_data_reg[63]_0\(48),
      R => '0'
    );
\TX_DATA_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(7),
      Q => \^tx_data_reg[63]_0\(49),
      R => '0'
    );
\TX_DATA_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(8),
      Q => \^tx_data_reg[63]_0\(50),
      R => '0'
    );
\TX_DATA_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(9),
      Q => \^tx_data_reg[63]_0\(51),
      R => '0'
    );
\TX_DATA_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(10),
      Q => \^tx_data_reg[63]_0\(52),
      R => '0'
    );
\TX_DATA_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(11),
      Q => \^tx_data_reg[63]_0\(53),
      R => '0'
    );
\TX_DATA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(45),
      Q => tx_data_i_0(5),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(12),
      Q => \^tx_data_reg[63]_0\(54),
      R => '0'
    );
\TX_DATA_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(13),
      Q => \^tx_data_reg[63]_0\(55),
      R => '0'
    );
\TX_DATA_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(14),
      Q => \^tx_data_reg[63]_0\(56),
      R => '0'
    );
\TX_DATA_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(15),
      Q => \^tx_data_reg[63]_0\(57),
      R => '0'
    );
\TX_DATA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(46),
      Q => \^tx_data_reg[63]_0\(0),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(47),
      Q => \^tx_data_reg[63]_0\(1),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(32),
      Q => \^tx_data_reg[63]_0\(2),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[7]_0\(33),
      Q => \^tx_data_reg[63]_0\(3),
      R => \TX_DATA_reg[47]_0\
    );
TX_HEADER_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_pma_init_data_sync_n_1,
      Q => \^tx_header_1_reg_0\(0),
      R => '0'
    );
TX_HEADER_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_pma_init_data_sync_n_4,
      Q => \^tx_header_1_reg_0\(1),
      R => '0'
    );
\scrambler[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(33),
      I1 => Q(0),
      I2 => tx_data_i_0(0),
      I3 => \^tx_data_reg[63]_0\(52),
      I4 => Q(6),
      O => \TX_DATA_reg[44]_0\(0)
    );
\scrambler[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(34),
      I1 => Q(1),
      I2 => tx_data_i_0(1),
      I3 => \^tx_data_reg[63]_0\(53),
      I4 => Q(7),
      O => \TX_DATA_reg[44]_0\(1)
    );
\scrambler[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(35),
      I1 => Q(2),
      I2 => tx_data_i_0(2),
      I3 => \^tx_data_reg[63]_0\(54),
      I4 => Q(8),
      O => \TX_DATA_reg[44]_0\(2)
    );
\scrambler[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(36),
      I1 => Q(3),
      I2 => tx_data_i_0(3),
      I3 => \^tx_data_reg[63]_0\(55),
      I4 => Q(9),
      O => \TX_DATA_reg[44]_0\(3)
    );
\scrambler[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(37),
      I1 => Q(4),
      I2 => tx_data_i_0(4),
      I3 => \^tx_data_reg[63]_0\(56),
      I4 => Q(10),
      O => \TX_DATA_reg[44]_0\(4)
    );
\scrambler[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(38),
      I1 => Q(5),
      I2 => tx_data_i_0(5),
      I3 => \^tx_data_reg[63]_0\(57),
      I4 => Q(11),
      O => \TX_DATA_reg[44]_0\(5)
    );
u_pma_init_data_sync: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_5
     port map (
      TX_HEADER_0_reg => TX_HEADER_0_reg_0,
      TX_HEADER_0_reg_0 => TX_HEADER_0_reg_1,
      TX_HEADER_1_reg => u_pma_init_data_sync_n_4,
      TX_HEADER_1_reg_0(1 downto 0) => \^tx_header_1_reg_0\(1 downto 0),
      channel_up_tx_if => channel_up_tx_if,
      gen_sep_i(0) => gen_sep_i(0),
      pma_init_sync => pma_init_sync,
      stg5_reg_0 => stg5_reg,
      stg5_reg_1 => u_pma_init_data_sync_n_1,
      stg5_reg_2 => u_pma_init_data_sync_n_2,
      stg5_reg_3 => stg5_reg_0,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SYM_GEN_9 is
  port (
    stg5_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    stg5_reg_0 : out STD_LOGIC;
    tempData : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \TX_DATA_reg[63]_0\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    pma_init_sync : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    TX_HEADER_0_reg_0 : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    TX_HEADER_0_reg_1 : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    gen_sep_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    scrambler : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \TX_DATA_reg[63]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \TX_DATA_reg[47]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SYM_GEN_9 : entity is "Aurora_64B_Framing_lane2_Y0Y1_SYM_GEN";
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SYM_GEN_9;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SYM_GEN_9 is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^tx_data_reg[63]_0\ : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal tx_data_i_64 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal u_pma_init_data_sync_n_1 : STD_LOGIC;
  signal u_pma_init_data_sync_n_2 : STD_LOGIC;
  signal u_pma_init_data_sync_n_4 : STD_LOGIC;
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  \TX_DATA_reg[63]_0\(57 downto 0) <= \^tx_data_reg[63]_0\(57 downto 0);
\TX_DATA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(40),
      Q => tx_data_i_64(0),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(34),
      Q => \^tx_data_reg[63]_0\(4),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(35),
      Q => \^tx_data_reg[63]_0\(5),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(36),
      Q => \^tx_data_reg[63]_0\(6),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(37),
      Q => \^tx_data_reg[63]_0\(7),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(38),
      Q => \^tx_data_reg[63]_0\(8),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(39),
      Q => \^tx_data_reg[63]_0\(9),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(24),
      Q => \^tx_data_reg[63]_0\(10),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(25),
      Q => \^tx_data_reg[63]_0\(11),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(26),
      Q => \^tx_data_reg[63]_0\(12),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(27),
      Q => \^tx_data_reg[63]_0\(13),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(41),
      Q => tx_data_i_64(1),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(28),
      Q => \^tx_data_reg[63]_0\(14),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(29),
      Q => \^tx_data_reg[63]_0\(15),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(30),
      Q => \^tx_data_reg[63]_0\(16),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(31),
      Q => \^tx_data_reg[63]_0\(17),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(16),
      Q => \^tx_data_reg[63]_0\(18),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(17),
      Q => \^tx_data_reg[63]_0\(19),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(18),
      Q => \^tx_data_reg[63]_0\(20),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(19),
      Q => \^tx_data_reg[63]_0\(21),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(20),
      Q => \^tx_data_reg[63]_0\(22),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(21),
      Q => \^tx_data_reg[63]_0\(23),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(42),
      Q => tx_data_i_64(2),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(22),
      Q => \^tx_data_reg[63]_0\(24),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(23),
      Q => \^tx_data_reg[63]_0\(25),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(8),
      Q => \^tx_data_reg[63]_0\(26),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(9),
      Q => \^tx_data_reg[63]_0\(27),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(10),
      Q => \^tx_data_reg[63]_0\(28),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(11),
      Q => \^tx_data_reg[63]_0\(29),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(12),
      Q => \^tx_data_reg[63]_0\(30),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(13),
      Q => \^tx_data_reg[63]_0\(31),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(14),
      Q => \^tx_data_reg[63]_0\(32),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(15),
      Q => \^tx_data_reg[63]_0\(33),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(43),
      Q => tx_data_i_64(3),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(0),
      Q => \^tx_data_reg[63]_0\(34),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(1),
      Q => \^tx_data_reg[63]_0\(35),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(2),
      Q => \^tx_data_reg[63]_0\(36),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(3),
      Q => \^tx_data_reg[63]_0\(37),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(4),
      Q => \^tx_data_reg[63]_0\(38),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(5),
      Q => \^tx_data_reg[63]_0\(39),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(6),
      Q => \^tx_data_reg[63]_0\(40),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(7),
      Q => \^tx_data_reg[63]_0\(41),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[63]_1\(0),
      Q => \^tx_data_reg[63]_0\(42),
      R => '0'
    );
\TX_DATA_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[63]_1\(1),
      Q => \^tx_data_reg[63]_0\(43),
      R => '0'
    );
\TX_DATA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(44),
      Q => tx_data_i_64(4),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[63]_1\(2),
      Q => \^tx_data_reg[63]_0\(44),
      R => '0'
    );
\TX_DATA_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[63]_1\(3),
      Q => \^tx_data_reg[63]_0\(45),
      R => '0'
    );
\TX_DATA_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[63]_1\(4),
      Q => \^tx_data_reg[63]_0\(46),
      R => '0'
    );
\TX_DATA_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[63]_1\(5),
      Q => \^tx_data_reg[63]_0\(47),
      R => '0'
    );
\TX_DATA_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[63]_1\(6),
      Q => \^tx_data_reg[63]_0\(48),
      R => '0'
    );
\TX_DATA_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[63]_1\(7),
      Q => \^tx_data_reg[63]_0\(49),
      R => '0'
    );
\TX_DATA_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[63]_1\(8),
      Q => \^tx_data_reg[63]_0\(50),
      R => '0'
    );
\TX_DATA_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[63]_1\(9),
      Q => \^tx_data_reg[63]_0\(51),
      R => '0'
    );
\TX_DATA_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[63]_1\(10),
      Q => \^tx_data_reg[63]_0\(52),
      R => '0'
    );
\TX_DATA_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[63]_1\(11),
      Q => \^tx_data_reg[63]_0\(53),
      R => '0'
    );
\TX_DATA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(45),
      Q => tx_data_i_64(5),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[63]_1\(12),
      Q => \^tx_data_reg[63]_0\(54),
      R => '0'
    );
\TX_DATA_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[63]_1\(13),
      Q => \^tx_data_reg[63]_0\(55),
      R => '0'
    );
\TX_DATA_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[63]_1\(14),
      Q => \^tx_data_reg[63]_0\(56),
      R => '0'
    );
\TX_DATA_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[63]_1\(15),
      Q => \^tx_data_reg[63]_0\(57),
      R => '0'
    );
\TX_DATA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(46),
      Q => \^tx_data_reg[63]_0\(0),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(47),
      Q => \^tx_data_reg[63]_0\(1),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(32),
      Q => \^tx_data_reg[63]_0\(2),
      R => \TX_DATA_reg[47]_0\
    );
\TX_DATA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(33),
      Q => \^tx_data_reg[63]_0\(3),
      R => \TX_DATA_reg[47]_0\
    );
TX_HEADER_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_pma_init_data_sync_n_1,
      Q => \^d\(0),
      R => '0'
    );
TX_HEADER_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_pma_init_data_sync_n_4,
      Q => \^d\(1),
      R => '0'
    );
\scrambler[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(33),
      I1 => scrambler(0),
      I2 => tx_data_i_64(0),
      I3 => \^tx_data_reg[63]_0\(52),
      I4 => scrambler(6),
      O => tempData(0)
    );
\scrambler[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(34),
      I1 => scrambler(1),
      I2 => tx_data_i_64(1),
      I3 => \^tx_data_reg[63]_0\(53),
      I4 => scrambler(7),
      O => tempData(1)
    );
\scrambler[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(35),
      I1 => scrambler(2),
      I2 => tx_data_i_64(2),
      I3 => \^tx_data_reg[63]_0\(54),
      I4 => scrambler(8),
      O => tempData(2)
    );
\scrambler[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(36),
      I1 => scrambler(3),
      I2 => tx_data_i_64(3),
      I3 => \^tx_data_reg[63]_0\(55),
      I4 => scrambler(9),
      O => tempData(3)
    );
\scrambler[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(37),
      I1 => scrambler(4),
      I2 => tx_data_i_64(4),
      I3 => \^tx_data_reg[63]_0\(56),
      I4 => scrambler(10),
      O => tempData(4)
    );
\scrambler[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(38),
      I1 => scrambler(5),
      I2 => tx_data_i_64(5),
      I3 => \^tx_data_reg[63]_0\(57),
      I4 => scrambler(11),
      O => tempData(5)
    );
u_pma_init_data_sync: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_10
     port map (
      D(1 downto 0) => \^d\(1 downto 0),
      TX_HEADER_0_reg => TX_HEADER_0_reg_0,
      TX_HEADER_0_reg_0 => TX_HEADER_0_reg_1,
      TX_HEADER_1_reg => u_pma_init_data_sync_n_4,
      channel_up_tx_if => channel_up_tx_if,
      gen_sep_i(0) => gen_sep_i(0),
      pma_init_sync => pma_init_sync,
      stg5_reg_0 => stg5_reg,
      stg5_reg_1 => u_pma_init_data_sync_n_1,
      stg5_reg_2 => u_pma_init_data_sync_n_2,
      stg5_reg_3 => stg5_reg_0,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_TX_LL is
  port (
    gen_cc_i : out STD_LOGIC_VECTOR ( 0 to 1 );
    tx_dst_rdy_n_i : out STD_LOGIC;
    datavalid_in_r : out STD_LOGIC;
    extend_cc_r : out STD_LOGIC;
    gen_sep_i : out STD_LOGIC_VECTOR ( 0 to 1 );
    \GEN_SEP7_reg[0]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 99 downto 0 );
    \GEN_SEP7_reg[0]_0\ : out STD_LOGIC;
    gen_ch_bond_int_reg : out STD_LOGIC;
    \TX_PE_DATA_V_reg[0]\ : out STD_LOGIC;
    \GEN_SEP7_reg[0]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \GEN_SEP7_reg[1]\ : out STD_LOGIC;
    gen_ch_bond_int_reg_0 : out STD_LOGIC;
    \TX_PE_DATA_V_reg[1]\ : out STD_LOGIC;
    \GEN_SEP7_reg[1]_0\ : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    s_axi_tx_tkeep_1_sp_1 : out STD_LOGIC;
    stg5_reg : out STD_LOGIC;
    stg5_reg_0 : out STD_LOGIC;
    R0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    do_cc_r_reg0 : in STD_LOGIC;
    txeof_txdv_coincide_r0 : in STD_LOGIC;
    extend_cc_r_reg : in STD_LOGIC;
    txdatavalid_i : in STD_LOGIC;
    \TX_DATA_reg[47]\ : in STD_LOGIC;
    gen_ch_bond_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_pma_init_usrclk : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    channel_bond_r : in STD_LOGIC;
    wait_for_lane_up_r : in STD_LOGIC;
    \TX_DATA_reg[55]\ : in STD_LOGIC;
    \TX_DATA_reg[55]_0\ : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    \TX_DATA_reg[47]_0\ : in STD_LOGIC;
    rst_pma_init_usrclk_0 : in STD_LOGIC;
    \TX_DATA_reg[55]_1\ : in STD_LOGIC;
    new_pkt_r : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 15 );
    DO_CC : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 127 )
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_TX_LL;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_TX_LL is
  signal \^gen_cc_i\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal gen_sep7_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal s_axi_tx_tkeep_1_sn_1 : STD_LOGIC;
  signal \^tx_dst_rdy_n_i\ : STD_LOGIC;
  signal tx_ll_control_sm_i_n_51 : STD_LOGIC;
  signal tx_ll_datapath_i_n_0 : STD_LOGIC;
  signal tx_ll_datapath_i_n_130 : STD_LOGIC;
  signal tx_ll_datapath_i_n_3 : STD_LOGIC;
  signal tx_pe_data_i : STD_LOGIC_VECTOR ( 48 to 127 );
  signal tx_pe_data_v_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal tx_rem_i : STD_LOGIC_VECTOR ( 0 to 3 );
begin
  gen_cc_i(0 to 1) <= \^gen_cc_i\(0 to 1);
  s_axi_tx_tkeep_1_sp_1 <= s_axi_tx_tkeep_1_sn_1;
  tx_dst_rdy_n_i <= \^tx_dst_rdy_n_i\;
tx_ll_control_sm_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_TX_LL_CONTROL_SM
     port map (
      D(13 downto 0) => D(13 downto 0),
      DO_CC => DO_CC,
      \GEN_SEP7_reg[0]_0\(13 downto 0) => \GEN_SEP7_reg[0]\(13 downto 0),
      \GEN_SEP7_reg[0]_1\ => \GEN_SEP7_reg[0]_0\,
      \GEN_SEP7_reg[0]_2\ => \GEN_SEP7_reg[0]_1\,
      \GEN_SEP7_reg[1]_0\ => \GEN_SEP7_reg[1]\,
      \GEN_SEP7_reg[1]_1\ => \GEN_SEP7_reg[1]_0\,
      \GEN_SEP_reg[0]_0\ => gen_sep_i(0),
      \GEN_SEP_reg[1]_0\ => gen_sep_i(1),
      Q(25) => tx_pe_data_i(48),
      Q(24) => tx_pe_data_i(52),
      Q(23) => tx_pe_data_i(53),
      Q(22) => tx_pe_data_i(54),
      Q(21) => tx_pe_data_i(55),
      Q(20) => tx_pe_data_i(56),
      Q(19) => tx_pe_data_i(57),
      Q(18) => tx_pe_data_i(58),
      Q(17) => tx_pe_data_i(59),
      Q(16) => tx_pe_data_i(60),
      Q(15) => tx_pe_data_i(61),
      Q(14) => tx_pe_data_i(62),
      Q(13) => tx_pe_data_i(63),
      Q(12) => tx_pe_data_i(112),
      Q(11) => tx_pe_data_i(116),
      Q(10) => tx_pe_data_i(117),
      Q(9) => tx_pe_data_i(118),
      Q(8) => tx_pe_data_i(119),
      Q(7) => tx_pe_data_i(120),
      Q(6) => tx_pe_data_i(121),
      Q(5) => tx_pe_data_i(122),
      Q(4) => tx_pe_data_i(123),
      Q(3) => tx_pe_data_i(124),
      Q(2) => tx_pe_data_i(125),
      Q(1) => tx_pe_data_i(126),
      Q(0) => tx_pe_data_i(127),
      R0 => R0,
      \TX_DATA_reg[47]\ => \TX_DATA_reg[47]\,
      \TX_DATA_reg[47]_0\ => \TX_DATA_reg[47]_0\,
      \TX_DATA_reg[54]\ => tx_ll_datapath_i_n_3,
      \TX_DATA_reg[54]_0\ => tx_ll_datapath_i_n_130,
      \TX_DATA_reg[55]\ => \TX_DATA_reg[55]\,
      \TX_DATA_reg[55]_0\ => \TX_DATA_reg[55]_0\,
      \TX_DATA_reg[55]_1\ => \TX_DATA_reg[55]_1\,
      \TX_PE_DATA_V_reg[0]\ => \TX_PE_DATA_V_reg[0]\,
      \TX_PE_DATA_V_reg[1]\ => \TX_PE_DATA_V_reg[1]\,
      channel_up_tx_if => channel_up_tx_if,
      datavalid_in_r_reg_0 => datavalid_in_r,
      do_cc_r_reg0 => do_cc_r_reg0,
      extend_cc_r => extend_cc_r,
      extend_cc_r_reg_0 => extend_cc_r_reg,
      gen_cc_flop_0_i_0 => \^gen_cc_i\(0),
      gen_cc_flop_1_i_0 => \^gen_cc_i\(1),
      gen_ch_bond_i(0) => gen_ch_bond_i(0),
      gen_ch_bond_int_reg => gen_ch_bond_int_reg,
      gen_ch_bond_int_reg_0 => gen_ch_bond_int_reg_0,
      gen_na_idles_i => gen_na_idles_i,
      gen_sep7_i(0 to 1) => gen_sep7_i(0 to 1),
      in_frame_r_reg => tx_ll_datapath_i_n_0,
      new_pkt_r => new_pkt_r,
      new_pkt_r_reg => tx_ll_control_sm_i_n_51,
      rst_pma_init_usrclk => rst_pma_init_usrclk,
      rst_pma_init_usrclk_0 => rst_pma_init_usrclk_0,
      s_axi_tx_tkeep(0 to 15) => s_axi_tx_tkeep(0 to 15),
      s_axi_tx_tkeep_1_sp_1 => s_axi_tx_tkeep_1_sn_1,
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      stg5_reg => stg5_reg,
      stg5_reg_0 => stg5_reg_0,
      tx_dst_rdy_n_r_reg_0 => \^tx_dst_rdy_n_i\,
      tx_pe_data_v_i(0 to 1) => tx_pe_data_v_i(0 to 1),
      tx_rem_i(0 to 3) => tx_rem_i(0 to 3),
      txdatavalid_i => txdatavalid_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      txeof_txdv_coincide_r0 => txeof_txdv_coincide_r0,
      user_clk => user_clk
    );
tx_ll_datapath_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_TX_LL_DATAPATH
     port map (
      Q(125 downto 78) => Q(99 downto 52),
      Q(77) => tx_pe_data_i(48),
      Q(76 downto 75) => Q(51 downto 50),
      Q(74) => tx_pe_data_i(52),
      Q(73) => tx_pe_data_i(53),
      Q(72) => tx_pe_data_i(54),
      Q(71) => tx_pe_data_i(55),
      Q(70) => tx_pe_data_i(56),
      Q(69) => tx_pe_data_i(57),
      Q(68) => tx_pe_data_i(58),
      Q(67) => tx_pe_data_i(59),
      Q(66) => tx_pe_data_i(60),
      Q(65) => tx_pe_data_i(61),
      Q(64) => tx_pe_data_i(62),
      Q(63) => tx_pe_data_i(63),
      Q(62 downto 15) => Q(49 downto 2),
      Q(14) => tx_pe_data_i(112),
      Q(13 downto 12) => Q(1 downto 0),
      Q(11) => tx_pe_data_i(116),
      Q(10) => tx_pe_data_i(117),
      Q(9) => tx_pe_data_i(118),
      Q(8) => tx_pe_data_i(119),
      Q(7) => tx_pe_data_i(120),
      Q(6) => tx_pe_data_i(121),
      Q(5) => tx_pe_data_i(122),
      Q(4) => tx_pe_data_i(123),
      Q(3) => tx_pe_data_i(124),
      Q(2) => tx_pe_data_i(125),
      Q(1) => tx_pe_data_i(126),
      Q(0) => tx_pe_data_i(127),
      R0 => R0,
      \TX_PE_DATA_reg[113]_0\ => tx_ll_datapath_i_n_130,
      \TX_PE_DATA_reg[49]_0\ => tx_ll_datapath_i_n_3,
      channel_bond_r => channel_bond_r,
      gen_cc_i(0 to 1) => \^gen_cc_i\(0 to 1),
      gen_sep7_i(0 to 1) => gen_sep7_i(0 to 1),
      in_frame_r_reg_0 => tx_ll_datapath_i_n_0,
      in_frame_r_reg_1 => tx_ll_control_sm_i_n_51,
      new_pkt_r => new_pkt_r,
      s_axi_tx_tdata(0 to 127) => s_axi_tx_tdata(0 to 127),
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      tx_dst_rdy_n_i => \^tx_dst_rdy_n_i\,
      tx_pe_data_v_i(0 to 1) => tx_pe_data_v_i(0 to 1),
      tx_rem_i(0 to 3) => tx_rem_i(0 to 3),
      user_clk => user_clk,
      wait_for_lane_up_r => wait_for_lane_up_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_TX_STARTUP_FSM is
  port (
    \out\ : out STD_LOGIC;
    stg5_reg : out STD_LOGIC;
    gttxreset_t : out STD_LOGIC;
    mmcm_reset_i : out STD_LOGIC;
    gt_cpllreset_i : out STD_LOGIC;
    txuserrdy_t : out STD_LOGIC;
    CPLL_RESET_reg_0 : out STD_LOGIC;
    CPLL_RESET_reg_1 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    pma_init_sync : in STD_LOGIC;
    mmcm_not_locked : in STD_LOGIC;
    ack_flag : in STD_LOGIC;
    ack_flag_0 : in STD_LOGIC
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_TX_STARTUP_FSM;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_TX_STARTUP_FSM is
  signal CPLL_RESET_i_1_n_0 : STD_LOGIC;
  signal GTTXRESET_i_1_n_0 : STD_LOGIC;
  signal GTTXRESET_i_2_n_0 : STD_LOGIC;
  signal GTTXRESET_i_3_n_0 : STD_LOGIC;
  signal MMCM_RESET_i_1_n_0 : STD_LOGIC;
  signal TXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal TXUSERRDY_i_2_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^gt_cpllreset_i\ : STD_LOGIC;
  signal \^gttxreset_t\ : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal init_wait_done_i_1_n_0 : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal mmcm_lock_r2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of mmcm_lock_r2 : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of mmcm_lock_r2 : signal is "{no}";
  signal mmcm_lock_sync : STD_LOGIC;
  attribute async_reg of mmcm_lock_sync : signal is "true";
  attribute shift_extract of mmcm_lock_sync : signal is "{no}";
  signal mmcm_lock_sync1 : STD_LOGIC;
  attribute async_reg of mmcm_lock_sync1 : signal is "true";
  attribute shift_extract of mmcm_lock_sync1 : signal is "{no}";
  signal \^mmcm_reset_i\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal pll_reset_asserted_i_1_n_0 : STD_LOGIC;
  signal pll_reset_asserted_i_2_n_0 : STD_LOGIC;
  signal pll_reset_asserted_i_3_n_0 : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal reset_time_out_i_3_n_0 : STD_LOGIC;
  signal reset_time_out_i_6_n_0 : STD_LOGIC;
  signal reset_time_out_i_7_n_0 : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_i_1_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal stg5 : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal time_out_2ms_i_3_n_0 : STD_LOGIC;
  signal time_out_2ms_i_4_n_0 : STD_LOGIC;
  signal time_out_2ms_i_5_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_500us_i_1_n_0 : STD_LOGIC;
  signal time_out_500us_i_2_n_0 : STD_LOGIC;
  signal time_out_500us_i_3_n_0 : STD_LOGIC;
  signal time_out_500us_i_4_n_0 : STD_LOGIC;
  signal time_out_500us_i_5_n_0 : STD_LOGIC;
  signal time_out_500us_i_6_n_0 : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_2_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_3_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_4_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_5_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal time_tlock_max_i_2_n_0 : STD_LOGIC;
  signal time_tlock_max_i_3_n_0 : STD_LOGIC;
  signal time_tlock_max_i_4_n_0 : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of tx_fsm_reset_done_int : signal is "true";
  signal tx_fsm_reset_done_int_i_1_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_i_2_n_0 : STD_LOGIC;
  signal tx_seq_scramb_reset_int : STD_LOGIC;
  attribute RTL_KEEP of tx_seq_scramb_reset_int : signal is "true";
  signal \tx_seq_scramb_reset_int__0\ : STD_LOGIC;
  signal tx_seq_scramb_reset_int_i_1_n_0 : STD_LOGIC;
  signal tx_seq_scramb_reset_int_i_3_n_0 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of tx_state : signal is "true";
  signal \tx_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \tx_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \tx_state[1]_i_7_n_0\ : STD_LOGIC;
  signal \tx_state[1]_i_8_n_0\ : STD_LOGIC;
  signal \tx_state[1]_i_9_n_0\ : STD_LOGIC;
  signal \tx_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \tx_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \tx_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \tx_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \tx_state[5]_i_4_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_10_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_11_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_12_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_3_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_4_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_5_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_6_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_7_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_8_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_9_n_0\ : STD_LOGIC;
  signal txclk_locked_c : STD_LOGIC;
  signal \^txuserrdy_t\ : STD_LOGIC;
  signal u_rst_sync_plllock_n_1 : STD_LOGIC;
  signal u_rst_sync_run_phase_align_n_0 : STD_LOGIC;
  signal u_rst_sync_time_out_wait_bypass_n_0 : STD_LOGIC;
  signal u_rst_sync_time_out_wait_bypass_n_1 : STD_LOGIC;
  signal u_rst_sync_time_out_wait_bypass_n_2 : STD_LOGIC;
  signal u_rst_sync_time_out_wait_bypass_n_3 : STD_LOGIC;
  signal u_rst_sync_time_out_wait_bypass_n_4 : STD_LOGIC;
  signal u_rst_sync_tx_fsm_rst_done_n_0 : STD_LOGIC;
  signal u_rst_sync_tx_fsm_rst_done_n_1 : STD_LOGIC;
  signal u_rst_sync_txresetdone_n_0 : STD_LOGIC;
  signal u_rst_sync_txresetdone_n_1 : STD_LOGIC;
  signal u_rst_sync_txresetdone_n_4 : STD_LOGIC;
  signal u_rst_sync_txresetdone_n_5 : STD_LOGIC;
  signal u_rst_sync_txresetdone_n_6 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of flag2_i_1 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \flag2_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4\ : label is "soft_lutpair127";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of mmcm_lock_r2_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of mmcm_lock_r2_reg : label is "yes";
  attribute shift_extract of mmcm_lock_r2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of mmcm_lock_sync1_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_sync1_reg : label is "yes";
  attribute shift_extract of mmcm_lock_sync1_reg : label is "{no}";
  attribute ASYNC_REG_boolean of mmcm_lock_sync_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_sync_reg : label is "yes";
  attribute shift_extract of mmcm_lock_sync_reg : label is "{no}";
  attribute SOFT_HLUTNM of time_out_500us_i_3 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of time_out_500us_i_6 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of time_tlock_max_i_2 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of time_tlock_max_i_4 : label is "soft_lutpair126";
  attribute KEEP of tx_fsm_reset_done_int_reg : label is "yes";
  attribute KEEP of tx_seq_scramb_reset_int_reg : label is "yes";
  attribute SOFT_HLUTNM of \tx_state[1]_i_7\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tx_state[1]_i_9\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \tx_state[2]_i_7\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tx_state[7]_i_12\ : label is "soft_lutpair122";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \tx_state_reg[0]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000";
  attribute KEEP of \tx_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \tx_state_reg[1]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000";
  attribute KEEP of \tx_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \tx_state_reg[2]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000";
  attribute KEEP of \tx_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \tx_state_reg[3]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000";
  attribute KEEP of \tx_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \tx_state_reg[4]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000";
  attribute KEEP of \tx_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \tx_state_reg[5]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000";
  attribute KEEP of \tx_state_reg[5]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \tx_state_reg[6]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000";
  attribute KEEP of \tx_state_reg[6]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \tx_state_reg[7]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000";
  attribute KEEP of \tx_state_reg[7]\ : label is "yes";
begin
  gt_cpllreset_i <= \^gt_cpllreset_i\;
  gttxreset_t <= \^gttxreset_t\;
  mmcm_reset_i <= \^mmcm_reset_i\;
  \out\ <= tx_fsm_reset_done_int;
  txuserrdy_t <= \^txuserrdy_t\;
CPLL_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000070"
    )
        port map (
      I0 => tx_state(0),
      I1 => pll_reset_asserted_reg_n_0,
      I2 => \tx_state[7]_i_4_n_0\,
      I3 => \tx_state[7]_i_3_n_0\,
      I4 => tx_state(4),
      I5 => \^gt_cpllreset_i\,
      O => CPLL_RESET_i_1_n_0
    );
CPLL_RESET_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => pma_init_sync,
      D => CPLL_RESET_i_1_n_0,
      Q => \^gt_cpllreset_i\
    );
GTTXRESET_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555F0008"
    )
        port map (
      I0 => GTTXRESET_i_2_n_0,
      I1 => tx_state(0),
      I2 => tx_state(6),
      I3 => tx_state(2),
      I4 => \^gttxreset_t\,
      O => GTTXRESET_i_1_n_0
    );
GTTXRESET_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020202"
    )
        port map (
      I0 => GTTXRESET_i_3_n_0,
      I1 => tx_state(1),
      I2 => tx_state(3),
      I3 => tx_state(6),
      I4 => tx_state(2),
      I5 => tx_state(0),
      O => GTTXRESET_i_2_n_0
    );
GTTXRESET_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tx_state(4),
      I1 => tx_state(5),
      I2 => tx_state(7),
      O => GTTXRESET_i_3_n_0
    );
GTTXRESET_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => pma_init_sync,
      D => GTTXRESET_i_1_n_0,
      Q => \^gttxreset_t\
    );
MMCM_LOCK_inferred_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_not_locked,
      O => txclk_locked_c
    );
MMCM_RESET_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => tx_state(6),
      I1 => tx_state(2),
      I2 => GTTXRESET_i_2_n_0,
      I3 => \^mmcm_reset_i\,
      O => MMCM_RESET_i_1_n_0
    );
MMCM_RESET_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => pma_init_sync,
      D => MMCM_RESET_i_1_n_0,
      Q => \^mmcm_reset_i\
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFA00000002"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(7),
      I3 => tx_state(6),
      I4 => TXUSERRDY_i_2_n_0,
      I5 => \^txuserrdy_t\,
      O => TXUSERRDY_i_1_n_0
    );
TXUSERRDY_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      I2 => tx_state(5),
      I3 => tx_state(4),
      O => TXUSERRDY_i_2_n_0
    );
TXUSERRDY_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => TXUSERRDY_i_1_n_0,
      PRE => pma_init_sync,
      Q => \^txuserrdy_t\
    );
flag2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gt_cpllreset_i\,
      I1 => ack_flag,
      O => CPLL_RESET_reg_0
    );
\flag2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gt_cpllreset_i\,
      I1 => ack_flag_0,
      O => CPLL_RESET_reg_1
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \init_wait_count[0]_i_1_n_0\
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      O => \p_0_in__0\(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      I4 => \init_wait_count_reg__0\(3),
      O => \p_0_in__0\(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(4),
      I4 => \init_wait_count_reg__0\(3),
      I5 => \init_wait_count_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \init_wait_count[7]_i_4_n_0\,
      I2 => \init_wait_count_reg__0\(4),
      I3 => \init_wait_count_reg__0\(3),
      I4 => \init_wait_count_reg__0\(5),
      O => \p_0_in__0\(6)
    );
\init_wait_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => \init_wait_count_reg__0\(7),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(5),
      I4 => \init_wait_count_reg__0\(6),
      O => init_wait_count
    );
\init_wait_count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(7),
      I1 => \init_wait_count_reg__0\(5),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(4),
      I4 => \init_wait_count[7]_i_4_n_0\,
      I5 => \init_wait_count_reg__0\(6),
      O => \p_0_in__0\(7)
    );
\init_wait_count[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      O => \init_wait_count[7]_i_3_n_0\
    );
\init_wait_count[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(2),
      O => \init_wait_count[7]_i_4_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => pma_init_sync,
      D => \init_wait_count[0]_i_1_n_0\,
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => pma_init_sync,
      D => \p_0_in__0\(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => pma_init_sync,
      D => \p_0_in__0\(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => pma_init_sync,
      D => \p_0_in__0\(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => pma_init_sync,
      D => \p_0_in__0\(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => pma_init_sync,
      D => \p_0_in__0\(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => pma_init_sync,
      D => \p_0_in__0\(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => pma_init_sync,
      D => \p_0_in__0\(7),
      Q => \init_wait_count_reg__0\(7)
    );
init_wait_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => \init_wait_count_reg__0\(7),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(5),
      I4 => \init_wait_count_reg__0\(6),
      I5 => init_wait_done_reg_n_0,
      O => init_wait_done_i_1_n_0
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => pma_init_sync,
      D => init_wait_done_i_1_n_0,
      Q => init_wait_done_reg_n_0
    );
mmcm_lock_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => mmcm_lock_sync1,
      Q => mmcm_lock_r2,
      R => '0'
    );
mmcm_lock_sync1_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => mmcm_lock_sync,
      Q => mmcm_lock_sync1,
      R => '0'
    );
mmcm_lock_sync_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => txclk_locked_c,
      Q => mmcm_lock_sync,
      R => '0'
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000400"
    )
        port map (
      I0 => pll_reset_asserted_i_2_n_0,
      I1 => tx_state(0),
      I2 => tx_state(5),
      I3 => pll_reset_asserted_i_3_n_0,
      I4 => tx_state(1),
      I5 => pll_reset_asserted_reg_n_0,
      O => pll_reset_asserted_i_1_n_0
    );
pll_reset_asserted_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => tx_state(4),
      I1 => tx_state(6),
      I2 => tx_state(7),
      O => pll_reset_asserted_i_2_n_0
    );
pll_reset_asserted_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(2),
      O => pll_reset_asserted_i_3_n_0
    );
pll_reset_asserted_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => pma_init_sync,
      D => pll_reset_asserted_i_1_n_0,
      Q => pll_reset_asserted_reg_n_0
    );
reset_time_out_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000117"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(4),
      I2 => tx_state(5),
      I3 => tx_state(3),
      I4 => tx_state(1),
      I5 => tx_state(0),
      O => reset_time_out_i_3_n_0
    );
reset_time_out_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_state(4),
      I1 => tx_state(0),
      O => reset_time_out_i_6_n_0
    );
reset_time_out_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(5),
      O => reset_time_out_i_7_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => pma_init_sync,
      D => u_rst_sync_plllock_n_1,
      Q => reset_time_out_reg_n_0
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000008"
    )
        port map (
      I0 => \tx_state[7]_i_4_n_0\,
      I1 => tx_state(4),
      I2 => tx_state(0),
      I3 => tx_state(7),
      I4 => tx_state(6),
      I5 => run_phase_alignment_int_reg_n_0,
      O => run_phase_alignment_int_i_1_n_0
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => pma_init_sync,
      D => run_phase_alignment_int_i_1_n_0,
      Q => run_phase_alignment_int_reg_n_0
    );
time_out_2ms_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => time_out_2ms,
      I2 => reset_time_out_reg_n_0,
      O => time_out_2ms_i_1_n_0
    );
time_out_2ms_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => time_tlock_max_i_2_n_0,
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(9),
      I4 => time_out_2ms_i_3_n_0,
      I5 => time_out_2ms_i_4_n_0,
      O => time_out_2ms
    );
time_out_2ms_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(16),
      I3 => time_out_counter_reg(18),
      O => time_out_2ms_i_3_n_0
    );
time_out_2ms_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(12),
      I3 => time_out_counter_reg(8),
      I4 => time_out_2ms_i_5_n_0,
      O => time_out_2ms_i_4_n_0
    );
time_out_2ms_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(0),
      O => time_out_2ms_i_5_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
time_out_500us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => time_out_500us_i_2_n_0,
      I2 => time_out_500us_i_3_n_0,
      I3 => time_out_500us_i_4_n_0,
      I4 => time_out_500us_i_5_n_0,
      I5 => reset_time_out_reg_n_0,
      O => time_out_500us_i_1_n_0
    );
time_out_500us_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(16),
      I4 => time_out_500us_i_6_n_0,
      O => time_out_500us_i_2_n_0
    );
time_out_500us_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(7),
      O => time_out_500us_i_3_n_0
    );
time_out_500us_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(12),
      I3 => time_out_counter_reg(11),
      O => time_out_500us_i_4_n_0
    );
time_out_500us_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(18),
      O => time_out_500us_i_5_n_0
    );
time_out_500us_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(10),
      O => time_out_500us_i_6_n_0
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => time_out_500us_i_1_n_0,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_2ms,
      O => time_out_counter
    );
\time_out_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
time_out_wait_bypass_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(3),
      I1 => wait_bypass_count_reg(4),
      I2 => wait_bypass_count_reg(5),
      I3 => wait_bypass_count_reg(6),
      I4 => time_out_wait_bypass_i_3_n_0,
      I5 => time_out_wait_bypass_i_4_n_0,
      O => time_out_wait_bypass_i_2_n_0
    );
time_out_wait_bypass_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      I1 => wait_bypass_count_reg(15),
      I2 => wait_bypass_count_reg(16),
      I3 => wait_bypass_count_reg(2),
      I4 => wait_bypass_count_reg(1),
      O => time_out_wait_bypass_i_3_n_0
    );
time_out_wait_bypass_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(9),
      I1 => wait_bypass_count_reg(10),
      I2 => wait_bypass_count_reg(7),
      I3 => wait_bypass_count_reg(8),
      I4 => time_out_wait_bypass_i_5_n_0,
      O => time_out_wait_bypass_i_4_n_0
    );
time_out_wait_bypass_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(11),
      I1 => wait_bypass_count_reg(12),
      I2 => wait_bypass_count_reg(13),
      I3 => wait_bypass_count_reg(14),
      O => time_out_wait_bypass_i_5_n_0
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => u_rst_sync_tx_fsm_rst_done_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => time_tlock_max_i_2_n_0,
      I2 => time_tlock_max_i_3_n_0,
      I3 => reset_time_out_reg_n_0,
      O => time_tlock_max_i_1_n_0
    );
time_tlock_max_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(2),
      O => time_tlock_max_i_2_n_0
    );
time_tlock_max_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => time_tlock_max_i_4_n_0,
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(14),
      I4 => time_out_500us_i_4_n_0,
      I5 => time_out_500us_i_5_n_0,
      O => time_tlock_max_i_3_n_0
    );
time_tlock_max_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(5),
      O => time_tlock_max_i_4_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(4),
      I2 => tx_state(5),
      I3 => tx_fsm_reset_done_int_i_2_n_0,
      I4 => tx_fsm_reset_done_int,
      O => tx_fsm_reset_done_int_i_1_n_0
    );
tx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tx_state(6),
      I1 => tx_state(7),
      I2 => tx_state(1),
      I3 => tx_state(2),
      I4 => tx_state(3),
      O => tx_fsm_reset_done_int_i_2_n_0
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => pma_init_sync,
      D => tx_fsm_reset_done_int_i_1_n_0,
      Q => tx_fsm_reset_done_int
    );
tx_seq_scramb_reset_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(5),
      I2 => tx_state(4),
      I3 => \tx_seq_scramb_reset_int__0\,
      I4 => tx_seq_scramb_reset_int,
      O => tx_seq_scramb_reset_int_i_1_n_0
    );
tx_seq_scramb_reset_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010154"
    )
        port map (
      I0 => tx_seq_scramb_reset_int_i_3_n_0,
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(7),
      I4 => tx_state(5),
      I5 => tx_state(4),
      O => \tx_seq_scramb_reset_int__0\
    );
tx_seq_scramb_reset_int_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(3),
      I2 => tx_state(1),
      I3 => tx_state(0),
      I4 => tx_state(6),
      O => tx_seq_scramb_reset_int_i_3_n_0
    );
tx_seq_scramb_reset_int_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => tx_seq_scramb_reset_int_i_1_n_0,
      PRE => pma_init_sync,
      Q => tx_seq_scramb_reset_int
    );
\tx_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA2AA"
    )
        port map (
      I0 => \tx_state[7]_i_8_n_0\,
      I1 => \tx_state[7]_i_7_n_0\,
      I2 => \tx_state[7]_i_11_n_0\,
      I3 => \tx_state[1]_i_7_n_0\,
      I4 => \tx_state[1]_i_8_n_0\,
      I5 => \tx_state[1]_i_9_n_0\,
      O => \tx_state[1]_i_3_n_0\
    );
\tx_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFFFFFFF"
    )
        port map (
      I0 => \tx_state[1]_i_9_n_0\,
      I1 => \tx_state[1]_i_8_n_0\,
      I2 => \tx_state[1]_i_7_n_0\,
      I3 => \tx_state[7]_i_11_n_0\,
      I4 => \tx_state[7]_i_7_n_0\,
      I5 => tx_state(1),
      O => \tx_state[1]_i_5_n_0\
    );
\tx_state[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      I1 => wait_time_cnt_reg(14),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(10),
      O => \tx_state[1]_i_7_n_0\
    );
\tx_state[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      I1 => wait_time_cnt_reg(4),
      I2 => wait_time_cnt_reg(2),
      I3 => wait_time_cnt_reg(5),
      O => \tx_state[1]_i_8_n_0\
    );
\tx_state[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      I1 => wait_time_cnt_reg(11),
      I2 => wait_time_cnt_reg(9),
      I3 => wait_time_cnt_reg(6),
      O => \tx_state[1]_i_9_n_0\
    );
\tx_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D000000"
    )
        port map (
      I0 => tx_state(2),
      I1 => \tx_state[2]_i_7_n_0\,
      I2 => \tx_state[7]_i_12_n_0\,
      I3 => \tx_state[7]_i_8_n_0\,
      I4 => \tx_state[7]_i_7_n_0\,
      O => \tx_state[2]_i_3_n_0\
    );
\tx_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001FFFF"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(6),
      I2 => tx_state(4),
      I3 => tx_state(7),
      I4 => \tx_state[2]_i_7_n_0\,
      I5 => \tx_state[7]_i_12_n_0\,
      O => \tx_state[2]_i_5_n_0\
    );
\tx_state[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF0001"
    )
        port map (
      I0 => tx_state(6),
      I1 => tx_state(4),
      I2 => tx_state(3),
      I3 => tx_state(1),
      I4 => tx_state(2),
      I5 => tx_state(7),
      O => \tx_state[2]_i_6_n_0\
    );
\tx_state[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(14),
      I3 => wait_time_cnt_reg(15),
      I4 => \tx_state[7]_i_11_n_0\,
      O => \tx_state[2]_i_7_n_0\
    );
\tx_state[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000110000001F"
    )
        port map (
      I0 => tx_state(7),
      I1 => tx_state(2),
      I2 => tx_state(1),
      I3 => tx_state(3),
      I4 => tx_state(4),
      I5 => tx_state(6),
      O => \tx_state[5]_i_4_n_0\
    );
\tx_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF10101010"
    )
        port map (
      I0 => tx_state(4),
      I1 => \tx_state[7]_i_3_n_0\,
      I2 => \tx_state[7]_i_4_n_0\,
      I3 => tx_state(5),
      I4 => tx_state(0),
      I5 => \tx_state[7]_i_5_n_0\,
      O => \tx_state[7]_i_1_n_0\
    );
\tx_state[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tx_state[7]_i_11_n_0\,
      I1 => wait_time_cnt_reg(15),
      I2 => wait_time_cnt_reg(14),
      I3 => wait_time_cnt_reg(0),
      I4 => wait_time_cnt_reg(10),
      I5 => \tx_state[7]_i_12_n_0\,
      O => \tx_state[7]_i_10_n_0\
    );
\tx_state[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      I1 => wait_time_cnt_reg(3),
      I2 => wait_time_cnt_reg(12),
      I3 => wait_time_cnt_reg(1),
      O => \tx_state[7]_i_11_n_0\
    );
\tx_state[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(9),
      I2 => wait_time_cnt_reg(11),
      I3 => wait_time_cnt_reg(8),
      I4 => \tx_state[1]_i_8_n_0\,
      O => \tx_state[7]_i_12_n_0\
    );
\tx_state[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_state(7),
      I1 => tx_state(6),
      O => \tx_state[7]_i_3_n_0\
    );
\tx_state[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      I2 => tx_state(5),
      I3 => tx_state(3),
      O => \tx_state[7]_i_4_n_0\
    );
\tx_state[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010117"
    )
        port map (
      I0 => tx_state(4),
      I1 => tx_state(6),
      I2 => tx_state(7),
      I3 => tx_state(3),
      I4 => tx_state(2),
      I5 => tx_state(1),
      O => \tx_state[7]_i_5_n_0\
    );
\tx_state[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(4),
      I2 => tx_state(2),
      I3 => tx_state(7),
      O => \tx_state[7]_i_6_n_0\
    );
\tx_state[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(6),
      I2 => tx_state(4),
      I3 => tx_state(7),
      O => \tx_state[7]_i_7_n_0\
    );
\tx_state[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tx_state(6),
      I1 => tx_state(4),
      I2 => tx_state(3),
      I3 => tx_state(1),
      O => \tx_state[7]_i_8_n_0\
    );
\tx_state[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFEFF"
    )
        port map (
      I0 => tx_state(4),
      I1 => tx_state(3),
      I2 => tx_state(1),
      I3 => mmcm_lock_r2,
      I4 => \tx_state[7]_i_7_n_0\,
      I5 => tx_state(7),
      O => \tx_state[7]_i_9_n_0\
    );
\tx_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state[7]_i_1_n_0\,
      CLR => pma_init_sync,
      D => \p_0_in__0_0\(0),
      Q => tx_state(0)
    );
\tx_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state[7]_i_1_n_0\,
      CLR => pma_init_sync,
      D => \p_0_in__0_0\(1),
      Q => tx_state(1)
    );
\tx_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state[7]_i_1_n_0\,
      CLR => pma_init_sync,
      D => \p_0_in__0_0\(2),
      Q => tx_state(2)
    );
\tx_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state[7]_i_1_n_0\,
      CLR => pma_init_sync,
      D => \p_0_in__0_0\(3),
      Q => tx_state(3)
    );
\tx_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state[7]_i_1_n_0\,
      CLR => pma_init_sync,
      D => u_rst_sync_txresetdone_n_1,
      Q => tx_state(4)
    );
\tx_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state[7]_i_1_n_0\,
      CLR => pma_init_sync,
      D => \p_0_in__0_0\(5),
      Q => tx_state(5)
    );
\tx_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state[7]_i_1_n_0\,
      CLR => pma_init_sync,
      D => \p_0_in__0_0\(6),
      Q => tx_state(6)
    );
\tx_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state[7]_i_1_n_0\,
      CLR => pma_init_sync,
      D => u_rst_sync_time_out_wait_bypass_n_1,
      Q => tx_state(7)
    );
u_rst_sync_plllock: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1\
     port map (
      D(3 downto 2) => \p_0_in__0_0\(6 downto 5),
      D(1 downto 0) => \p_0_in__0_0\(1 downto 0),
      Q(5 downto 2) => tx_state(7 downto 4),
      Q(1 downto 0) => tx_state(1 downto 0),
      in0 => in0,
      init_clk => init_clk,
      \out\(6 downto 5) => tx_state(7 downto 6),
      \out\(4 downto 0) => tx_state(4 downto 0),
      reset_time_out_reg => reset_time_out_i_3_n_0,
      reset_time_out_reg_0 => reset_time_out_reg_n_0,
      reset_time_out_reg_1 => u_rst_sync_txresetdone_n_0,
      reset_time_out_reg_2 => mmcm_lock_r2,
      reset_time_out_reg_3 => reset_time_out_i_6_n_0,
      reset_time_out_reg_4 => reset_time_out_i_7_n_0,
      stg5 => stg5,
      \tx_state_reg[0]\ => u_rst_sync_txresetdone_n_6,
      \tx_state_reg[1]\ => \tx_state[7]_i_6_n_0\,
      \tx_state_reg[1]_0\ => \tx_state[1]_i_3_n_0\,
      \tx_state_reg[1]_1\ => u_rst_sync_txresetdone_n_4,
      \tx_state_reg[1]_2\ => \tx_state[1]_i_5_n_0\,
      \tx_state_reg[1]_3\ => u_rst_sync_time_out_wait_bypass_n_2,
      \tx_state_reg[5]\ => time_out_2ms_reg_n_0,
      \tx_state_reg[5]_0\ => init_wait_done_reg_n_0,
      \tx_state_reg[5]_1\ => \tx_state[7]_i_7_n_0\,
      \tx_state_reg[5]_2\ => u_rst_sync_time_out_wait_bypass_n_4,
      \tx_state_reg[5]_3\ => \tx_state[7]_i_10_n_0\,
      \tx_state_reg[5]_4\ => \tx_state[5]_i_4_n_0\,
      \tx_state_reg[5]_5\ => u_rst_sync_txresetdone_n_5,
      \tx_state_reg[6]\ => u_rst_sync_plllock_n_1,
      \tx_state_reg[6]_0\ => \tx_state[7]_i_8_n_0\,
      \tx_state_reg[6]_1\ => u_rst_sync_time_out_wait_bypass_n_0
    );
u_rst_sync_run_phase_align: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_25\
     port map (
      clear => clear,
      in0 => run_phase_alignment_int_reg_n_0,
      stg5_reg_0 => u_rst_sync_run_phase_align_n_0,
      sync_clk => sync_clk
    );
u_rst_sync_time_out_wait_bypass: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_26\
     port map (
      D(0) => u_rst_sync_time_out_wait_bypass_n_1,
      Q(3) => tx_state(6),
      Q(2 downto 1) => tx_state(4 downto 3),
      Q(0) => tx_state(1),
      in0 => time_out_wait_bypass_reg_n_0,
      init_clk => init_clk,
      stg5_reg_0 => u_rst_sync_time_out_wait_bypass_n_0,
      stg5_reg_1 => u_rst_sync_time_out_wait_bypass_n_3,
      stg5_reg_2 => u_rst_sync_time_out_wait_bypass_n_4,
      \tx_state_reg[1]\ => u_rst_sync_time_out_wait_bypass_n_2,
      \tx_state_reg[2]\ => \tx_state[2]_i_7_n_0\,
      \tx_state_reg[2]_0\ => \tx_state[7]_i_12_n_0\,
      \tx_state_reg[7]\ => \tx_state[7]_i_6_n_0\,
      \tx_state_reg[7]_0\ => \tx_state[7]_i_7_n_0\,
      \tx_state_reg[7]_1\ => \tx_state[7]_i_8_n_0\,
      \tx_state_reg[7]_2\ => \tx_state[7]_i_9_n_0\,
      \tx_state_reg[7]_3\ => \tx_state[7]_i_10_n_0\
    );
u_rst_sync_tx_fsm_rst_done: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_27\
     port map (
      in0 => time_out_wait_bypass_reg_n_0,
      \out\ => tx_fsm_reset_done_int,
      stg5_reg_0 => u_rst_sync_tx_fsm_rst_done_n_1,
      sync_clk => sync_clk,
      time_out_wait_bypass_reg => u_rst_sync_tx_fsm_rst_done_n_0,
      time_out_wait_bypass_reg_0 => time_out_wait_bypass_i_2_n_0,
      time_out_wait_bypass_reg_1 => u_rst_sync_run_phase_align_n_0
    );
u_rst_sync_tx_seq_scram_rst: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_28\
     port map (
      \out\ => tx_seq_scramb_reset_int,
      stg5_reg_0 => stg5_reg,
      sync_clk => sync_clk
    );
u_rst_sync_txresetdone: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized1_29\
     port map (
      D(2) => u_rst_sync_txresetdone_n_1,
      D(1 downto 0) => \p_0_in__0_0\(3 downto 2),
      Q(5 downto 4) => tx_state(7 downto 6),
      Q(3 downto 2) => tx_state(4 downto 3),
      Q(1 downto 0) => tx_state(1 downto 0),
      init_clk => init_clk,
      mmcm_lock_r2_reg => u_rst_sync_txresetdone_n_6,
      \out\ => mmcm_lock_r2,
      stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg,
      stg5 => stg5,
      stg5_reg_0 => u_rst_sync_txresetdone_n_0,
      stg5_reg_1 => u_rst_sync_txresetdone_n_4,
      stg5_reg_2 => u_rst_sync_txresetdone_n_5,
      \tx_state_reg[0]\ => time_tlock_max_reg_n_0,
      \tx_state_reg[2]\ => \tx_state[2]_i_3_n_0\,
      \tx_state_reg[2]_0\ => u_rst_sync_time_out_wait_bypass_n_3,
      \tx_state_reg[2]_1\ => \tx_state[2]_i_5_n_0\,
      \tx_state_reg[2]_2\ => \tx_state[2]_i_6_n_0\,
      \tx_state_reg[2]_3\ => time_out_2ms_reg_n_0,
      \tx_state_reg[3]\ => \tx_state[7]_i_7_n_0\,
      \tx_state_reg[3]_0\ => time_out_500us_reg_n_0,
      \tx_state_reg[4]\ => \tx_state[7]_i_6_n_0\,
      \tx_state_reg[4]_0\ => \tx_state[7]_i_10_n_0\,
      \tx_state_reg[4]_1\ => u_rst_sync_time_out_wait_bypass_n_0,
      \tx_state_reg[4]_2\ => \tx_state[7]_i_8_n_0\
    );
\wait_bypass_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[0]_i_3_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[8]_i_1_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[8]_i_1_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[12]_i_1_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[12]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[12]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[12]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[12]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[12]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(15 downto 12)
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[12]_i_1_n_6\,
      Q => wait_bypass_count_reg(13),
      R => clear
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[12]_i_1_n_5\,
      Q => wait_bypass_count_reg(14),
      R => clear
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[12]_i_1_n_4\,
      Q => wait_bypass_count_reg(15),
      R => clear
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[16]_i_1_n_7\,
      Q => wait_bypass_count_reg(16),
      R => clear
    );
\wait_bypass_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(16)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[0]_i_3_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[0]_i_3_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[0]_i_3_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[4]_i_1_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[4]_i_1_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[4]_i_1_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[4]_i_1_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[8]_i_1_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[8]_i_1_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4_n_0\,
      I1 => tx_state(6),
      I2 => tx_state(0),
      I3 => tx_state(4),
      I4 => tx_state(7),
      I5 => tx_state(5),
      O => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_state[7]_i_10_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(2),
      I2 => tx_state(1),
      O => \wait_time_cnt[0]_i_4_n_0\
    );
\wait_time_cnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_5_n_0\
    );
\wait_time_cnt[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_6_n_0\
    );
\wait_time_cnt[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_7_n_0\
    );
\wait_time_cnt[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_8_n_0\
    );
\wait_time_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2_n_0\
    );
\wait_time_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3_n_0\
    );
\wait_time_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4_n_0\
    );
\wait_time_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2_n_0\
    );
\wait_time_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3_n_0\
    );
\wait_time_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4_n_0\
    );
\wait_time_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2_n_0\
    );
\wait_time_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3_n_0\
    );
\wait_time_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4_n_0\
    );
\wait_time_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3_n_7\,
      S(3) => \wait_time_cnt[0]_i_5_n_0\,
      S(2) => \wait_time_cnt[0]_i_6_n_0\,
      S(1) => \wait_time_cnt[0]_i_7_n_0\,
      S(0) => \wait_time_cnt[0]_i_8_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1_n_7\,
      S(3) => \wait_time_cnt[12]_i_2_n_0\,
      S(2) => \wait_time_cnt[12]_i_3_n_0\,
      S(1) => \wait_time_cnt[12]_i_4_n_0\,
      S(0) => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1_n_7\,
      S(3) => \wait_time_cnt[4]_i_2_n_0\,
      S(2) => \wait_time_cnt[4]_i_3_n_0\,
      S(1) => \wait_time_cnt[4]_i_4_n_0\,
      S(0) => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1_n_7\,
      S(3) => \wait_time_cnt[8]_i_2_n_0\,
      S(2) => \wait_time_cnt[8]_i_3_n_0\,
      S(1) => \wait_time_cnt[8]_i_4_n_0\,
      S(0) => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_common_reset_cbcc is
  port (
    cbcc_only_reset_rd_clk : out STD_LOGIC;
    cbcc_fifo_reset_to_fifo_wr_clk : out STD_LOGIC;
    cbcc_fifo_reset_to_fifo_rd_clk : out STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : out STD_LOGIC;
    cbcc_fifo_reset_wr_clk : out STD_LOGIC;
    cbcc_fifo_reset_rd_clk : out STD_LOGIC;
    FINAL_GATER_FOR_FIFO_DIN_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    en_chan_sync_i : in STD_LOGIC;
    \first_cb_to_fifo_wr_window_reg[3]\ : in STD_LOGIC;
    \first_cb_to_fifo_wr_window_reg[3]_0\ : in STD_LOGIC;
    cb_bit_err_i : in STD_LOGIC
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_common_reset_cbcc;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_common_reset_cbcc is
  signal cb_bit_err_ext_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cb_bit_err_ext_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal cbc_rd_if_reset : STD_LOGIC;
  signal cbc_wr_if_reset : STD_LOGIC;
  signal \^cbcc_fifo_reset_to_fifo_rd_clk\ : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_rd_clk_dlyd : STD_LOGIC;
  signal \^cbcc_fifo_reset_to_fifo_wr_clk\ : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_wr_clk_dlyd : STD_LOGIC;
  signal \^cbcc_fifo_reset_wr_clk\ : STD_LOGIC;
  signal \^cbcc_reset_cbstg2_rd_clk\ : STD_LOGIC;
  signal fifo_reset_comb : STD_LOGIC;
  signal fifo_reset_comb_read_clk : STD_LOGIC;
  signal fifo_reset_comb_user_clk : STD_LOGIC;
  signal fifo_reset_rd : STD_LOGIC;
  signal fifo_reset_rd_i_1_n_0 : STD_LOGIC;
  signal rd_stg1 : STD_LOGIC;
  signal reset_cbcc_comb : STD_LOGIC;
  signal stg5 : STD_LOGIC;
  signal u_cdc_chan_bond_reset_n_0 : STD_LOGIC;
  signal u_rst_sync_reset_rd_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_reset_to_fifo_rd_clk_n_1 : STD_LOGIC;
  signal u_rst_sync_reset_to_fifo_wr_clk_n_1 : STD_LOGIC;
  signal u_rst_sync_reset_wr_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_rst_cbcc_rd_clk_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[3]_i_1\ : label is "soft_lutpair43";
  attribute shift_extract : string;
  attribute shift_extract of cbc_rd_if_reset_reg : label is "{no}";
  attribute shift_extract of cbc_wr_if_reset_reg : label is "{no}";
  attribute shift_extract of cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg : label is "{no}";
  attribute shift_extract of cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg : label is "{no}";
  attribute shift_extract of cbcc_reset_cbstg2_rd_clk_reg : label is "{no}";
  attribute shift_extract of rd_stg1_reg : label is "{no}";
  attribute shift_extract of reset_cbcc_comb_reg : label is "{no}";
begin
  cbcc_fifo_reset_to_fifo_rd_clk <= \^cbcc_fifo_reset_to_fifo_rd_clk\;
  cbcc_fifo_reset_to_fifo_wr_clk <= \^cbcc_fifo_reset_to_fifo_wr_clk\;
  cbcc_fifo_reset_wr_clk <= \^cbcc_fifo_reset_wr_clk\;
  cbcc_reset_cbstg2_rd_clk <= \^cbcc_reset_cbstg2_rd_clk\;
\cb_bit_err_ext_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5554"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(2),
      I2 => cb_bit_err_ext_cnt(3),
      I3 => cb_bit_err_ext_cnt(1),
      I4 => cb_bit_err_i,
      O => \cb_bit_err_ext_cnt[0]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF9998"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(1),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_i,
      O => \cb_bit_err_ext_cnt[1]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE1E0"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(1),
      I1 => cb_bit_err_ext_cnt(0),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_i,
      O => \cb_bit_err_ext_cnt[2]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(1),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_i,
      O => \cb_bit_err_ext_cnt[3]_i_1_n_0\
    );
\cb_bit_err_ext_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \cb_bit_err_ext_cnt[0]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(0),
      R => SR(0)
    );
\cb_bit_err_ext_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \cb_bit_err_ext_cnt[1]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(1),
      R => SR(0)
    );
\cb_bit_err_ext_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \cb_bit_err_ext_cnt[2]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(2),
      R => SR(0)
    );
\cb_bit_err_ext_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \cb_bit_err_ext_cnt[3]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(3),
      R => SR(0)
    );
cbc_rd_if_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_rst_sync_reset_to_fifo_rd_clk_n_1,
      Q => cbc_rd_if_reset,
      R => '0'
    );
cbc_wr_if_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => u_rst_sync_reset_to_fifo_wr_clk_n_1,
      Q => cbc_wr_if_reset,
      R => '0'
    );
cbcc_fifo_reset_rd_clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_rst_sync_reset_rd_clk_n_0,
      Q => cbcc_fifo_reset_rd_clk,
      R => '0'
    );
cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \^cbcc_fifo_reset_to_fifo_rd_clk\,
      Q => cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
      R => '0'
    );
cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \^cbcc_fifo_reset_to_fifo_wr_clk\,
      Q => cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
      R => '0'
    );
cbcc_fifo_reset_wr_clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => u_rst_sync_reset_wr_clk_n_0,
      Q => \^cbcc_fifo_reset_wr_clk\,
      R => '0'
    );
cbcc_reset_cbstg2_rd_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => u_rst_sync_rst_cbcc_rd_clk_n_1,
      Q => \^cbcc_reset_cbstg2_rd_clk\,
      R => '0'
    );
fifo_reset_rd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fifo_reset_rd,
      I1 => en_chan_sync_i,
      O => fifo_reset_rd_i_1_n_0
    );
fifo_reset_rd_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => fifo_reset_rd_i_1_n_0,
      Q => fifo_reset_rd,
      S => \^cbcc_reset_cbstg2_rd_clk\
    );
\first_cb_to_fifo_wr_window[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \first_cb_to_fifo_wr_window_reg[3]\,
      I1 => \first_cb_to_fifo_wr_window_reg[3]_0\,
      I2 => \^cbcc_fifo_reset_wr_clk\,
      O => FINAL_GATER_FOR_FIFO_DIN_reg(0)
    );
rd_stg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg5,
      Q => rd_stg1,
      R => '0'
    );
reset_cbcc_comb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => u_cdc_chan_bond_reset_n_0,
      Q => reset_cbcc_comb,
      R => '0'
    );
u_cdc_chan_bond_reset: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_38\
     port map (
      Q(3 downto 0) => cb_bit_err_ext_cnt(3 downto 0),
      SR(0) => SR(0),
      \cb_bit_err_ext_cnt_reg[3]\ => u_cdc_chan_bond_reset_n_0,
      in0 => in0,
      \out\ => \out\
    );
u_rst_sync_cbcc_fifo_reset_rd_clk: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_39\
     port map (
      in0 => fifo_reset_comb_user_clk,
      stg5_reg_0 => fifo_reset_comb_read_clk,
      user_clk => user_clk
    );
u_rst_sync_cbcc_only_reset_rd_clk: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_40\
     port map (
      SR(0) => SR(0),
      cbcc_only_reset_rd_clk => cbcc_only_reset_rd_clk,
      user_clk => user_clk
    );
u_rst_sync_fifo_reset_user_clk: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized2\
     port map (
      in0 => fifo_reset_comb,
      \out\ => \out\,
      stg11_reg_0 => fifo_reset_comb_user_clk
    );
u_rst_sync_r_sync3: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_41\
     port map (
      in0 => fifo_reset_rd,
      \out\ => \out\,
      stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => reset_cbcc_comb,
      stg5_reg_0 => fifo_reset_comb
    );
u_rst_sync_reset_rd_clk: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_42\
     port map (
      in0 => cbc_rd_if_reset,
      stg3_reg_0 => u_rst_sync_reset_rd_clk_n_0,
      user_clk => user_clk
    );
u_rst_sync_reset_to_fifo_rd_clk: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized3\
     port map (
      cbcc_fifo_reset_to_fifo_rd_clk => \^cbcc_fifo_reset_to_fifo_rd_clk\,
      cbcc_fifo_reset_to_fifo_rd_clk_dlyd => cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
      cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg => u_rst_sync_reset_to_fifo_rd_clk_n_1,
      in0 => cbc_rd_if_reset,
      stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => fifo_reset_comb_read_clk,
      user_clk => user_clk
    );
u_rst_sync_reset_to_fifo_wr_clk: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized3_43\
     port map (
      cbcc_fifo_reset_to_fifo_wr_clk => \^cbcc_fifo_reset_to_fifo_wr_clk\,
      cbcc_fifo_reset_to_fifo_wr_clk_dlyd => cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
      cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg => u_rst_sync_reset_to_fifo_wr_clk_n_1,
      in0 => cbc_wr_if_reset,
      \out\ => \out\,
      stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => fifo_reset_comb_user_clk
    );
u_rst_sync_reset_wr_clk: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_44\
     port map (
      in0 => cbc_wr_if_reset,
      \out\ => \out\,
      stg3_reg_0 => u_rst_sync_reset_wr_clk_n_0
    );
u_rst_sync_rst_cbcc_rd_clk: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_45\
     port map (
      rd_stg1 => rd_stg1,
      rd_stg1_reg => u_rst_sync_rst_cbcc_rd_clk_n_1,
      stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => reset_cbcc_comb,
      stg5 => stg5,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_AURORA_LANE is
  port (
    lane_up_flop_i : out STD_LOGIC;
    rx_reset_i_1 : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    rst_pma_init_usrclk : out STD_LOGIC;
    rx_sep7_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_sep_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    illegal_btf_i : out STD_LOGIC;
    got_idles_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_polarity_r_reg : out STD_LOGIC;
    check_polarity_r_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    hard_err_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXDATAVALID_IN_REG : out STD_LOGIC;
    rxdatavalid_to_ll_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg : out STD_LOGIC;
    tempData : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \TX_DATA_reg[63]\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    rxreset_for_lanes : out STD_LOGIC;
    lane_up_flop_i_0 : out STD_LOGIC;
    pipe1_rx_pdu_in_progress_c : out STD_LOGIC;
    raw_data_c : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_pe_data_v_c__0\ : out STD_LOGIC;
    pipelined_cmd_valid_r_reg : out STD_LOGIC;
    RX_SEP7_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_sep_comb__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipelined_cmd_valid_r_reg_0 : out STD_LOGIC;
    pipelined_cmd_valid_r_reg_1 : out STD_LOGIC;
    pipelined_cmd_valid_r_reg_2 : out STD_LOGIC;
    \^soft_err_reg\ : out STD_LOGIC;
    \remote_rdy_cntr_reg[2]\ : out STD_LOGIC;
    \RX_PE_DATA_reg[0]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \RX_SEP_NB_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    RX_IDLE_reg : in STD_LOGIC;
    pma_init_sync : in STD_LOGIC;
    reset_count_r0 : in STD_LOGIC;
    soft_err_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SOFT_ERR_reg_0 : in STD_LOGIC;
    \RX_DATA_REG_reg[0]\ : in STD_LOGIC;
    DOP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXDATAVALID_IN_REG_reg : in STD_LOGIC;
    rx_lossofsync_i_1 : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC;
    TX_HEADER_0_reg : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    TX_HEADER_0_reg_0 : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    gen_sep_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    scrambler : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rx_reset_i_0 : in STD_LOGIC;
    \chan_bond_timer_reg[0]\ : in STD_LOGIC;
    rx_src_rdy_n_r_reg : in STD_LOGIC;
    execute_pipelined_cmd_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    execute_pipelined_cmd_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    execute_pipelined_cmd_r_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch_empty_c1 : in STD_LOGIC;
    execute_pipelined_cmd_r_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_PE_DATA_V1__0\ : in STD_LOGIC;
    RX_EOF_N_inv_i_4 : in STD_LOGIC;
    execute_pipelined_cmd_r_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    raw_data_r_0 : in STD_LOGIC;
    raw_data_r_1 : in STD_LOGIC;
    execute_current_cmd_r_reg : in STD_LOGIC;
    execute_pipelined_cmd_r_reg_4 : in STD_LOGIC;
    remote_rdy_cntr : in STD_LOGIC_VECTOR ( 0 to 2 );
    \HARD_ERR0__0\ : in STD_LOGIC;
    \TX_DATA_reg[63]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \TX_DATA_reg[47]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 47 downto 0 );
    DO : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_AURORA_LANE;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_AURORA_LANE is
  signal lane_init_sm_i_n_7 : STD_LOGIC;
  signal \^lane_up_flop_i\ : STD_LOGIC;
  signal ready_r_reg0 : STD_LOGIC;
begin
  lane_up_flop_i <= \^lane_up_flop_i\;
err_detect_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_ERR_DETECT_6
     port map (
      HARD_ERR_reg_0 => lane_init_sm_i_n_7,
      SOFT_ERR_reg_0 => \^soft_err_reg\,
      SOFT_ERR_reg_1 => SOFT_ERR_reg_0,
      channel_up_tx_if => channel_up_tx_if,
      hard_err_i(0) => hard_err_i(0),
      ready_r_reg => RX_IDLE_reg,
      ready_r_reg0 => ready_r_reg0,
      soft_err_reg(0) => soft_err_reg(0),
      user_clk => user_clk
    );
lane_init_sm_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_LANE_INIT_SM_7
     port map (
      ENABLE_ERR_DETECT_reg_0 => lane_init_sm_i_n_7,
      \HARD_ERR0__0\ => \HARD_ERR0__0\,
      \chan_bond_timer_reg[0]\ => \chan_bond_timer_reg[0]\,
      check_polarity_r_reg_0 => check_polarity_r_reg,
      enable_err_detect_i => enable_err_detect_i,
      lane_up_flop_i_0 => \^lane_up_flop_i\,
      lane_up_flop_i_1 => lane_up_flop_i_0,
      prev_rx_polarity_r_reg_0 => RX_IDLE_reg,
      ready_r_reg0 => ready_r_reg0,
      reset_count_r0 => reset_count_r0,
      reset_lanes_i => reset_lanes_i,
      rst_r_reg_0 => rx_reset_i_1,
      rx_lossofsync_i_1 => rx_lossofsync_i_1,
      rx_polarity_r_reg_0 => rx_polarity_r_reg,
      rx_reset_i_0 => rx_reset_i_0,
      rxreset_for_lanes => rxreset_for_lanes,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg,
      user_clk => user_clk
    );
sym_dec_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SYM_DEC_8
     port map (
      CHANNEL_UP_RX_IF_reg => \rx_pe_data_v_c__0\,
      DO(63 downto 0) => DO(63 downto 0),
      DOP(1 downto 0) => DOP(1 downto 0),
      RXDATAVALID_IN_REG_reg_0 => RXDATAVALID_IN_REG,
      RXDATAVALID_IN_REG_reg_1 => RXDATAVALID_IN_REG_reg,
      \RX_DATA_REG_reg[0]_0\ => \RX_DATA_REG_reg[0]\,
      RX_EOF_N_inv_i_4 => RX_EOF_N_inv_i_4,
      RX_IDLE_reg_0 => RX_IDLE_reg,
      \RX_PE_DATA_V1__0\ => \RX_PE_DATA_V1__0\,
      \RX_PE_DATA_reg[0]_0\(63 downto 0) => \RX_PE_DATA_reg[0]\(63 downto 0),
      RX_SEP7_reg_0 => rx_sep7_i(0),
      RX_SEP7_reg_1 => RX_SEP7_reg(0),
      \RX_SEP_NB_reg[0]_0\(2 downto 0) => \RX_SEP_NB_reg[0]\(2 downto 0),
      RX_SEP_reg_0 => rx_sep_i(0),
      ch_empty_c1 => ch_empty_c1,
      execute_current_cmd_r_reg => execute_current_cmd_r_reg,
      execute_pipelined_cmd_r_reg(0) => execute_pipelined_cmd_r_reg(0),
      execute_pipelined_cmd_r_reg_0(0) => execute_pipelined_cmd_r_reg_1(0),
      execute_pipelined_cmd_r_reg_1(0) => execute_pipelined_cmd_r_reg_0(0),
      execute_pipelined_cmd_r_reg_2(0) => execute_pipelined_cmd_r_reg_2(0),
      execute_pipelined_cmd_r_reg_3(0) => execute_pipelined_cmd_r_reg_3(0),
      execute_pipelined_cmd_r_reg_4 => execute_pipelined_cmd_r_reg_4,
      got_idles_i(0) => got_idles_i(0),
      illegal_btf_i => illegal_btf_i,
      pipe1_rx_pdu_in_progress_c => pipe1_rx_pdu_in_progress_c,
      pipelined_cmd_valid_r_reg => pipelined_cmd_valid_r_reg,
      pipelined_cmd_valid_r_reg_0 => pipelined_cmd_valid_r_reg_0,
      pipelined_cmd_valid_r_reg_1 => pipelined_cmd_valid_r_reg_1,
      pipelined_cmd_valid_r_reg_2 => pipelined_cmd_valid_r_reg_2,
      raw_data_c(1 downto 0) => raw_data_c(1 downto 0),
      raw_data_r_0 => raw_data_r_0,
      raw_data_r_1 => raw_data_r_1,
      remote_rdy_cntr(0 to 2) => remote_rdy_cntr(0 to 2),
      \remote_rdy_cntr_reg[2]_0\ => \remote_rdy_cntr_reg[2]\,
      \rx_na_idles_cntr_reg[0]_0\ => \^lane_up_flop_i\,
      \rx_sep_comb__1\(0) => \rx_sep_comb__1\(0),
      rx_src_rdy_n_r_reg => rx_src_rdy_n_r_reg,
      rxdatavalid_to_ll_i(0) => rxdatavalid_to_ll_i(0),
      user_clk => user_clk
    );
sym_gen_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SYM_GEN_9
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(47 downto 0) => Q(47 downto 0),
      \TX_DATA_reg[47]_0\ => \TX_DATA_reg[47]\,
      \TX_DATA_reg[63]_0\(57 downto 0) => \TX_DATA_reg[63]\(57 downto 0),
      \TX_DATA_reg[63]_1\(15 downto 0) => \TX_DATA_reg[63]_0\(15 downto 0),
      TX_HEADER_0_reg_0 => TX_HEADER_0_reg,
      TX_HEADER_0_reg_1 => TX_HEADER_0_reg_0,
      channel_up_tx_if => channel_up_tx_if,
      gen_sep_i(0) => gen_sep_i(0),
      pma_init_sync => pma_init_sync,
      scrambler(11 downto 0) => scrambler(11 downto 0),
      stg5_reg => rst_pma_init_usrclk,
      stg5_reg_0 => stg5_reg,
      tempData(5 downto 0) => tempData(5 downto 0),
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_AURORA_LANE_0 is
  port (
    lane_up_flop_i : out STD_LOGIC;
    rx_reset_i_0 : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    rst_pma_init_usrclk : out STD_LOGIC;
    RX_SEP7_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    RX_SEP_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    illegal_btf_i : out STD_LOGIC;
    RX_IDLE_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    SOFT_ERR_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_polarity_r_reg : out STD_LOGIC;
    check_polarity_r_reg : out STD_LOGIC;
    TX_HEADER_1_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    hard_err_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    remote_rdy_cntr : out STD_LOGIC_VECTOR ( 0 to 2 );
    stg5_reg : out STD_LOGIC;
    \TX_DATA_reg[44]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \TX_DATA_reg[63]\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    RX_IDLE_reg_0 : out STD_LOGIC;
    channel_hard_err_c : out STD_LOGIC;
    CHANNEL_UP_RX_IF_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch_empty_c1 : out STD_LOGIC;
    raw_data_c : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \RX_PE_DATA_reg[0]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    RX_SEP7_reg_0 : out STD_LOGIC;
    \RX_PE_DATA_V1__0\ : out STD_LOGIC;
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    ILLEGAL_BTF_reg : in STD_LOGIC;
    pma_init_sync : in STD_LOGIC;
    reset_count_r0 : in STD_LOGIC;
    ready_r_reg0 : in STD_LOGIC;
    SOFT_ERR_reg_0 : in STD_LOGIC;
    \RX_DATA_REG_reg[0]\ : in STD_LOGIC;
    RX_HEADER_1_REG_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXDATAVALID_IN_REG : in STD_LOGIC;
    rx_lossofsync_i_0 : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC;
    TX_HEADER_0_reg : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    TX_HEADER_0_reg_0 : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    gen_sep_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    got_idles_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    CHANNEL_HARD_ERR_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    RX_EOF_N_reg_inv : in STD_LOGIC;
    rx_sep_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_pe_data_v_c__0\ : in STD_LOGIC;
    \srlc32e0[4].SRLC32E_inst\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_sep7_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \HARD_ERR0__0\ : in STD_LOGIC;
    \rx_sep_comb__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \TX_DATA_reg[47]\ : in STD_LOGIC;
    \TX_DATA_reg[7]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \RX_DATA_REG_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rxdatavalid_to_ll_i : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_AURORA_LANE_0 : entity is "Aurora_64B_Framing_lane2_Y0Y1_AURORA_LANE";
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_AURORA_LANE_0;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_AURORA_LANE_0 is
  signal lane_init_sm_i_n_5 : STD_LOGIC;
  signal \^lane_up_flop_i\ : STD_LOGIC;
begin
  lane_up_flop_i <= \^lane_up_flop_i\;
err_detect_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_ERR_DETECT
     port map (
      CHANNEL_HARD_ERR_reg(0) => CHANNEL_HARD_ERR_reg(0),
      HARD_ERR_reg_0 => lane_init_sm_i_n_5,
      SOFT_ERR_reg_0(0) => SOFT_ERR_reg(0),
      SOFT_ERR_reg_1 => SOFT_ERR_reg_0,
      channel_hard_err_c => channel_hard_err_c,
      hard_err_i(0) => hard_err_i(0),
      user_clk => user_clk
    );
lane_init_sm_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_LANE_INIT_SM
     port map (
      ENABLE_ERR_DETECT_reg_0 => lane_init_sm_i_n_5,
      \HARD_ERR0__0\ => \HARD_ERR0__0\,
      check_polarity_r_reg_0 => check_polarity_r_reg,
      check_polarity_r_reg_1 => ILLEGAL_BTF_reg,
      enable_err_detect_i => enable_err_detect_i,
      lane_up_flop_i_0 => \^lane_up_flop_i\,
      ready_r_reg0 => ready_r_reg0,
      reset_count_r0 => reset_count_r0,
      reset_lanes_i => reset_lanes_i,
      rst_r_reg_0 => rx_reset_i_0,
      rx_lossofsync_i_0 => rx_lossofsync_i_0,
      rx_polarity_r_reg_0 => rx_polarity_r_reg,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg,
      user_clk => user_clk
    );
sym_dec_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SYM_DEC
     port map (
      CHANNEL_UP_RX_IF_reg(0) => CHANNEL_UP_RX_IF_reg(0),
      ILLEGAL_BTF_reg_0 => ILLEGAL_BTF_reg,
      RXDATAVALID_IN_REG => RXDATAVALID_IN_REG,
      \RX_DATA_REG_reg[0]_0\ => \RX_DATA_REG_reg[0]\,
      \RX_DATA_REG_reg[63]_0\(63 downto 0) => \RX_DATA_REG_reg[63]\(63 downto 0),
      RX_EOF_N_reg_inv => RX_EOF_N_reg_inv,
      RX_HEADER_1_REG_reg_0(1 downto 0) => RX_HEADER_1_REG_reg(1 downto 0),
      RX_IDLE_reg_0(0) => RX_IDLE_reg(0),
      RX_IDLE_reg_1 => RX_IDLE_reg_0,
      \RX_PE_DATA_V1__0\ => \RX_PE_DATA_V1__0\,
      \RX_PE_DATA_reg[0]_0\(63 downto 0) => \RX_PE_DATA_reg[0]\(63 downto 0),
      RX_SEP7_reg_0 => RX_SEP7_reg(0),
      RX_SEP7_reg_1 => RX_SEP7_reg_0,
      RX_SEP_reg_0 => RX_SEP_reg(0),
      ch_empty_c1 => ch_empty_c1,
      got_idles_i(0) => got_idles_i(0),
      illegal_btf_i => illegal_btf_i,
      raw_data_c(3 downto 0) => raw_data_c(3 downto 0),
      \remote_rdy_cntr_reg[0]_0\ => remote_rdy_cntr(0),
      \remote_rdy_cntr_reg[1]_0\ => remote_rdy_cntr(1),
      \remote_rdy_cntr_reg[2]_0\ => remote_rdy_cntr(2),
      \rx_na_idles_cntr_reg[0]_0\ => \^lane_up_flop_i\,
      \rx_pe_data_v_c__0\ => \rx_pe_data_v_c__0\,
      rx_sep7_i(0) => rx_sep7_i(0),
      \rx_sep_comb__1\(0) => \rx_sep_comb__1\(0),
      rx_sep_i(0) => rx_sep_i(0),
      rxdatavalid_to_ll_i(0) => rxdatavalid_to_ll_i(0),
      \srlc32e0[4].SRLC32E_inst\(2 downto 0) => \srlc32e0[4].SRLC32E_inst\(2 downto 0),
      user_clk => user_clk
    );
sym_gen_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SYM_GEN
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      \TX_DATA_reg[44]_0\(5 downto 0) => \TX_DATA_reg[44]\(5 downto 0),
      \TX_DATA_reg[47]_0\ => \TX_DATA_reg[47]\,
      \TX_DATA_reg[63]_0\(57 downto 0) => \TX_DATA_reg[63]\(57 downto 0),
      \TX_DATA_reg[7]_0\(47 downto 0) => \TX_DATA_reg[7]\(47 downto 0),
      TX_HEADER_0_reg_0 => TX_HEADER_0_reg,
      TX_HEADER_0_reg_1 => TX_HEADER_0_reg_0,
      TX_HEADER_1_reg_0(1 downto 0) => TX_HEADER_1_reg(1 downto 0),
      channel_up_tx_if => channel_up_tx_if,
      gen_sep_i(0) => gen_sep_i(0),
      pma_init_sync => pma_init_sync,
      stg5_reg => rst_pma_init_usrclk,
      stg5_reg_0 => stg5_reg,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_WRAPPER is
  port (
    fsm_resetdone : out STD_LOGIC;
    drprdy_out : out STD_LOGIC;
    txn : out STD_LOGIC_VECTOR ( 0 to 1 );
    txp : out STD_LOGIC_VECTOR ( 0 to 1 );
    tx_out_clk : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out_lane1 : out STD_LOGIC;
    drpdo_out_lane1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DO : out STD_LOGIC_VECTOR ( 63 downto 0 );
    DOP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_lossofsync_i_1 : out STD_LOGIC;
    user_clk_0 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    user_clk_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_lossofsync_i_0 : out STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    RX_NEG_OUT_reg_0 : out STD_LOGIC;
    RX_NEG_OUT_LANE1_reg_0 : out STD_LOGIC;
    hold_reg_reg : out STD_LOGIC;
    hold_reg_reg_0 : out STD_LOGIC;
    scrambler : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    all_ch_bond_done_c : out STD_LOGIC;
    txeof_txdv_coincide_r0 : out STD_LOGIC;
    txdatavalid_i : out STD_LOGIC;
    extend_cc_r_reg : out STD_LOGIC;
    master_do_rd_en_q_reg : out STD_LOGIC;
    \HARD_ERR0__0\ : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    ENABLE_ERR_DETECT_reg : out STD_LOGIC;
    ENABLE_ERR_DETECT_reg_0 : out STD_LOGIC;
    txdatavalid_symgen_i : out STD_LOGIC;
    init_clk : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : in STD_LOGIC;
    drp_clk_in : in STD_LOGIC;
    drpen_in : in STD_LOGIC;
    drpwe_in : in STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    rxn : in STD_LOGIC_VECTOR ( 0 to 1 );
    rxp : in STD_LOGIC_VECTOR ( 0 to 1 );
    gt_qpllclk_quad1_in : in STD_LOGIC;
    gt_qpllrefclk_quad1_in : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpen_in_lane1 : in STD_LOGIC;
    drpwe_in_lane1 : in STD_LOGIC;
    drpdi_in_lane1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpaddr_in_lane1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    in0 : in STD_LOGIC;
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg : in STD_LOGIC;
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 : in STD_LOGIC;
    en_chan_sync_i : in STD_LOGIC;
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_1 : in STD_LOGIC;
    s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_2 : in STD_LOGIC;
    rxreset_for_lanes : in STD_LOGIC;
    pma_init_sync : in STD_LOGIC;
    tx_data_i_64 : in STD_LOGIC_VECTOR ( 57 downto 0 );
    tx_data_i_0 : in STD_LOGIC_VECTOR ( 57 downto 0 );
    s_axi_tx_tlast : in STD_LOGIC;
    txeof_txdv_coincide_r_reg : in STD_LOGIC;
    extend_cc_r : in STD_LOGIC;
    extend_cc_r_reg_0 : in STD_LOGIC;
    mmcm_not_locked : in STD_LOGIC;
    enable_err_detect_i : in STD_LOGIC;
    illegal_btf_i : in STD_LOGIC;
    enable_err_detect_i_0 : in STD_LOGIC;
    illegal_btf_i_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tx_hdr_lane1_r_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    channel_up_tx_if : in STD_LOGIC;
    hard_err_usr_reg_0 : in STD_LOGIC;
    tempData : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_WRAPPER;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_WRAPPER is
  signal \Aurora_64B_Framing_lane2_Y0Y1_gtx_inst/ack_flag\ : STD_LOGIC;
  signal \Aurora_64B_Framing_lane2_Y0Y1_gtx_inst_lane1/ack_flag\ : STD_LOGIC;
  signal CB_detect : STD_LOGIC;
  signal CB_detect0 : STD_LOGIC;
  signal CB_detect0_4 : STD_LOGIC;
  signal CB_detect_6 : STD_LOGIC;
  signal CB_detect_dlyd0p5 : STD_LOGIC;
  signal CB_detect_dlyd0p5_1 : STD_LOGIC;
  signal CB_flag_direct : STD_LOGIC;
  signal CC_detect : STD_LOGIC;
  signal CC_detect_5 : STD_LOGIC;
  signal CC_detect_dlyd1 : STD_LOGIC;
  signal CC_detect_dlyd1_2 : STD_LOGIC;
  signal CC_detect_pulse_i : STD_LOGIC;
  signal CC_detect_pulse_i_7 : STD_LOGIC;
  signal FSM_RESETDONE0 : STD_LOGIC;
  signal \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\ : STD_LOGIC;
  signal HPCNT_RESET_IN : STD_LOGIC;
  signal LINK_RESET_OUT0 : STD_LOGIC;
  signal \^rx_neg_out_lane1_reg_0\ : STD_LOGIC;
  signal \^rx_neg_out_reg_0\ : STD_LOGIC;
  signal all_start_cb_writes_i : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of all_start_cb_writes_i : signal is "true";
  signal all_start_cb_writes_out0 : STD_LOGIC;
  signal all_vld_btf_flag_i : STD_LOGIC;
  attribute RTL_KEEP of all_vld_btf_flag_i : signal is "true";
  signal all_vld_btf_out0 : STD_LOGIC;
  signal allow_block_sync_propagation : STD_LOGIC;
  signal allow_block_sync_propagation_reg_n_0 : STD_LOGIC;
  signal any_vld_btf_lane1_i : STD_LOGIC;
  signal bit_err_chan_bond_i : STD_LOGIC;
  attribute RTL_KEEP of bit_err_chan_bond_i : signal is "true";
  signal bit_err_chan_bond_lane1_i : STD_LOGIC;
  attribute RTL_KEEP of bit_err_chan_bond_lane1_i : signal is "true";
  signal blocksync_all_lanes_inrxclk : STD_LOGIC;
  signal blocksync_all_lanes_inrxclk_q : STD_LOGIC;
  signal blocksync_out_i : STD_LOGIC;
  signal blocksync_out_lane1_i : STD_LOGIC;
  signal cb_bit_err_i : STD_LOGIC;
  signal cbcc_fifo_reset_rd_clk : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_rd_clk : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_wr_clk : STD_LOGIC;
  signal cbcc_fifo_reset_wr_clk : STD_LOGIC;
  signal cbcc_gtx0_i_n_79 : STD_LOGIC;
  signal cbcc_gtx0_i_n_81 : STD_LOGIC;
  signal cbcc_only_reset_rd_clk : STD_LOGIC;
  signal cbcc_reset_cbstg2_rd_clk : STD_LOGIC;
  signal cdr_reset_fsm_cntr_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cdr_reset_fsm_cntr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_5_n_0\ : STD_LOGIC;
  signal cdr_reset_fsm_lnkreset : STD_LOGIC;
  signal cdr_reset_fsm_lnkreset_reg_n_0 : STD_LOGIC;
  signal ch_bond_done_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal chbondi : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal common_reset_cbcc_i_n_6 : STD_LOGIC;
  signal data_valid_i : STD_LOGIC;
  signal datavalid_in_r_i_2_n_0 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_36 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_lane1_i_n_36 : STD_LOGIC;
  signal do_rd_en_i : STD_LOGIC;
  attribute RTL_KEEP of do_rd_en_i : signal is "true";
  signal do_rd_en_lane1_i : STD_LOGIC;
  attribute RTL_KEEP of do_rd_en_lane1_i : signal is "true";
  signal final_gater_for_fifo_din_i : STD_LOGIC;
  attribute RTL_KEEP of final_gater_for_fifo_din_i : signal is "true";
  signal final_gater_for_fifo_din_lane1_i : STD_LOGIC;
  attribute RTL_KEEP of final_gater_for_fifo_din_lane1_i : signal is "true";
  signal \^fsm_resetdone\ : STD_LOGIC;
  signal fsm_resetdone_to_new_gtx_rx_comb : STD_LOGIC;
  signal gt_cplllock_ii : STD_LOGIC;
  signal gt_cplllock_lane1_i : STD_LOGIC;
  signal gt_cplllock_lane1_ii : STD_LOGIC;
  signal gt_cpllreset_i : STD_LOGIC;
  signal gtpll_locked_out_i : STD_LOGIC;
  signal gtrxreset_t : STD_LOGIC;
  signal gttxreset_t : STD_LOGIC;
  signal gtx_reset_comb : STD_LOGIC;
  signal hard_err_cntr_r : STD_LOGIC;
  signal \hard_err_cntr_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \hard_err_cntr_r[7]_i_6_n_0\ : STD_LOGIC;
  signal \hard_err_cntr_r_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hard_err_rst_int : STD_LOGIC;
  signal hard_err_rst_int_i_2_n_0 : STD_LOGIC;
  signal hard_err_rst_int_i_3_n_0 : STD_LOGIC;
  signal hard_err_rst_int_i_4_n_0 : STD_LOGIC;
  signal hard_err_usr : STD_LOGIC;
  signal hard_err_usr0 : STD_LOGIC;
  signal hard_err_usr1 : STD_LOGIC;
  signal link_reset_0_c : STD_LOGIC;
  signal link_reset_1_c : STD_LOGIC;
  signal master_do_rd_en_i : STD_LOGIC;
  attribute RTL_KEEP of master_do_rd_en_i : signal is "true";
  signal master_do_rd_en_q : STD_LOGIC;
  signal \^master_do_rd_en_q_reg\ : STD_LOGIC;
  signal mmcm_reset_i : STD_LOGIC;
  signal new_gtx_rx_pcsreset_comb : STD_LOGIC;
  signal new_gtx_rx_pcsreset_comb0 : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_0_in9_in : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_10_in : STD_LOGIC;
  signal poly : STD_LOGIC_VECTOR ( 52 to 52 );
  signal poly_3 : STD_LOGIC_VECTOR ( 52 to 52 );
  signal pos_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pos_rxdata_from_gtx_lane1_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pos_rxdatavalid_i : STD_LOGIC;
  signal pos_rxdatavalid_lane1_i : STD_LOGIC;
  signal pos_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \pos_rxheader_from_gtx_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \pos_rxheader_from_gtx_i[1]_i_1_n_0\ : STD_LOGIC;
  signal pos_rxheader_from_gtx_lane1_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \pos_rxheader_from_gtx_lane1_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \pos_rxheader_from_gtx_lane1_i[1]_i_1_n_0\ : STD_LOGIC;
  signal pos_rxheadervalid_i : STD_LOGIC;
  signal pos_rxheadervalid_lane1_i : STD_LOGIC;
  signal pre_r3_rxdatavalid_i_reg_srl3_n_0 : STD_LOGIC;
  signal pre_r3_rxdatavalid_lane1_i_reg_srl3_n_0 : STD_LOGIC;
  signal \pre_r3_rxheader_from_gtx_i_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \pre_r3_rxheader_from_gtx_i_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \pre_r3_rxheader_from_gtx_lane1_i_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \pre_r3_rxheader_from_gtx_lane1_i_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal pre_r3_rxheadervalid_i_reg_srl3_n_0 : STD_LOGIC;
  signal pre_r3_rxheadervalid_lane1_i_reg_srl3_n_0 : STD_LOGIC;
  signal pre_r4_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pre_r4_rxdata_from_gtx_lane1_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pre_r4_rxdatavalid_i : STD_LOGIC;
  signal pre_r4_rxdatavalid_lane1_i : STD_LOGIC;
  signal pre_r4_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_r4_rxheader_from_gtx_lane1_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_r4_rxheadervalid_i : STD_LOGIC;
  signal pre_r4_rxheadervalid_lane1_i : STD_LOGIC;
  signal pre_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pre_rxdata_from_gtx_lane1_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pre_rxdatavalid_i : STD_LOGIC;
  signal pre_rxdatavalid_lane1_i : STD_LOGIC;
  signal pre_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_rxheader_from_gtx_lane1_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_rxheadervalid_i : STD_LOGIC;
  signal pre_rxheadervalid_lane1_i : STD_LOGIC;
  signal reset_initclk : STD_LOGIC;
  signal rx_buf_err_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rx_clk_locked_i : STD_LOGIC;
  attribute RTL_KEEP of rx_clk_locked_i : signal is "true";
  signal rx_elastic_buf_err : STD_LOGIC;
  signal rx_elastic_buf_err_int : STD_LOGIC;
  signal rx_fsm_resetdone_i : STD_LOGIC;
  attribute RTL_KEEP of rx_fsm_resetdone_i : signal is "true";
  signal rx_resetdone_t : STD_LOGIC;
  signal rxbuferr_out_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxdata_from_gtx_lane1_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxdata_to_fifo_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxdata_to_fifo_lane1_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxdatavalid_i : STD_LOGIC;
  signal rxdatavalid_lane1_i : STD_LOGIC;
  signal rxdatavalid_to_fifo_i : STD_LOGIC;
  signal rxdatavalid_to_fifo_lane1_i : STD_LOGIC;
  signal rxfsm_reset_i : STD_LOGIC;
  attribute RTL_KEEP of rxfsm_reset_i : signal is "true";
  signal rxgearboxslip_i : STD_LOGIC;
  signal rxgearboxslip_lane1_i : STD_LOGIC;
  signal rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheader_from_gtx_lane1_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheader_to_fifo_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheader_to_fifo_lane1_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheadervalid_i : STD_LOGIC;
  signal rxheadervalid_lane1_i : STD_LOGIC;
  signal rxlossofsync_out_i : STD_LOGIC;
  signal rxlossofsync_out_lane1_i : STD_LOGIC;
  signal rxlossofsync_out_lane1_q : STD_LOGIC;
  signal rxlossofsync_out_q : STD_LOGIC;
  signal rxrecclk_from_gtx_i : STD_LOGIC;
  signal rxrecclk_to_fabric_i : STD_LOGIC;
  attribute RTL_KEEP of rxrecclk_to_fabric_i : signal is "true";
  signal rxreset_for_lanes_q : STD_LOGIC;
  signal rxuserrdy_t : STD_LOGIC;
  signal scrambled_data_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal scrambled_data_lane1_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal scrambler_64b66b_gtx0_lane1_i_n_12 : STD_LOGIC;
  signal stableclk_gtx_reset_comb : STD_LOGIC;
  signal start_cb_writes_lane1_i : STD_LOGIC;
  signal sync_rx_polarity_lane1_r : STD_LOGIC;
  signal sync_rx_polarity_r : STD_LOGIC;
  signal system_reset_r2 : STD_LOGIC;
  signal tx_buf_err_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal tx_fsm_resetdone_i : STD_LOGIC;
  attribute RTL_KEEP of tx_fsm_resetdone_i : signal is "true";
  signal tx_hdr_lane1_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tx_hdr_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tx_resetdone_t : STD_LOGIC;
  signal \^txdatavalid_i\ : STD_LOGIC;
  signal txresetfsm_i_n_6 : STD_LOGIC;
  signal txresetfsm_i_n_7 : STD_LOGIC;
  signal txseq_counter_i : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \txseq_counter_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[6]\ : STD_LOGIC;
  signal txuserrdy_t : STD_LOGIC;
  signal txusrclk_gtx_reset_comb : STD_LOGIC;
  signal \u_cdc__check_polarity_n_0\ : STD_LOGIC;
  signal \u_cdc__lane1_check_polarity_n_0\ : STD_LOGIC;
  signal u_cdc_hard_err_init_n_0 : STD_LOGIC;
  signal u_rst_sync_blocksyncall_initclk_sync_n_0 : STD_LOGIC;
  signal u_rst_sync_blocksyncall_initclk_sync_n_1 : STD_LOGIC;
  signal u_rst_sync_blocksyncall_initclk_sync_n_2 : STD_LOGIC;
  signal unscrambled_data_i052_out : STD_LOGIC;
  signal unscrambled_data_i052_out_0 : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cdr_reset_fsm_r_reg[0]\ : label is "IDLE:001,ASSERT_RXRESET:010,DONE:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cdr_reset_fsm_r_reg[1]\ : label is "IDLE:001,ASSERT_RXRESET:010,DONE:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cdr_reset_fsm_r_reg[2]\ : label is "IDLE:001,ASSERT_RXRESET:010,DONE:100,";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[1]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[5]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[6]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[7]_i_5\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of extend_cc_r_i_1 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[3]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[6]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[7]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[7]_i_5\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[7]_i_6\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of hard_err_rst_int_i_2 : label is "soft_lutpair144";
  attribute shift_extract : string;
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[10]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[11]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[12]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[13]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[14]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[15]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[16]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[17]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[18]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[19]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[20]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[21]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[22]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[23]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[24]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[25]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[26]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[27]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[28]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[29]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[2]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[30]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[31]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[3]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[4]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[5]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[6]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[7]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[8]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[9]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[10]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[11]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[12]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[13]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[14]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[15]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[16]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[17]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[18]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[19]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[20]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[21]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[22]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[23]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[24]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[25]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[26]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[27]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[28]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[29]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[2]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[30]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[31]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[3]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[4]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[5]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[6]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[7]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[8]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[9]\ : label is "{no}";
  attribute shift_extract of pos_rxdatavalid_i_reg : label is "{no}";
  attribute shift_extract of pos_rxdatavalid_lane1_i_reg : label is "{no}";
  attribute SOFT_HLUTNM of \pos_rxheader_from_gtx_i[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \pos_rxheader_from_gtx_i[1]_i_1\ : label is "soft_lutpair142";
  attribute shift_extract of \pos_rxheader_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pos_rxheader_from_gtx_i_reg[1]\ : label is "{no}";
  attribute SOFT_HLUTNM of \pos_rxheader_from_gtx_lane1_i[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \pos_rxheader_from_gtx_lane1_i[1]_i_1\ : label is "soft_lutpair139";
  attribute shift_extract of \pos_rxheader_from_gtx_lane1_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pos_rxheader_from_gtx_lane1_i_reg[1]\ : label is "{no}";
  attribute shift_extract of pos_rxheadervalid_i_reg : label is "{no}";
  attribute shift_extract of pos_rxheadervalid_lane1_i_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of pre_r3_rxdatavalid_i_reg_srl3 : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r3_rxdatavalid_i_reg_srl3 ";
  attribute srl_name of pre_r3_rxdatavalid_lane1_i_reg_srl3 : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r3_rxdatavalid_lane1_i_reg_srl3 ";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \pre_r3_rxheader_from_gtx_i_reg[0]_srl3\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r3_rxheader_from_gtx_i_reg ";
  attribute srl_name of \pre_r3_rxheader_from_gtx_i_reg[0]_srl3\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[0]_srl3 ";
  attribute srl_bus_name of \pre_r3_rxheader_from_gtx_i_reg[1]_srl3\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r3_rxheader_from_gtx_i_reg ";
  attribute srl_name of \pre_r3_rxheader_from_gtx_i_reg[1]_srl3\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[1]_srl3 ";
  attribute srl_bus_name of \pre_r3_rxheader_from_gtx_lane1_i_reg[0]_srl3\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r3_rxheader_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r3_rxheader_from_gtx_lane1_i_reg[0]_srl3\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r3_rxheader_from_gtx_lane1_i_reg[0]_srl3 ";
  attribute srl_bus_name of \pre_r3_rxheader_from_gtx_lane1_i_reg[1]_srl3\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r3_rxheader_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r3_rxheader_from_gtx_lane1_i_reg[1]_srl3\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r3_rxheader_from_gtx_lane1_i_reg[1]_srl3 ";
  attribute srl_name of pre_r3_rxheadervalid_i_reg_srl3 : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r3_rxheadervalid_i_reg_srl3 ";
  attribute srl_name of pre_r3_rxheadervalid_lane1_i_reg_srl3 : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r3_rxheadervalid_lane1_i_reg_srl3 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[0]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[0]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[0]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[10]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[10]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[10]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[11]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[11]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[11]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[12]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[12]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[12]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[13]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[13]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[13]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[14]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[14]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[14]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[15]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[15]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[15]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[16]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[16]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[16]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[17]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[17]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[17]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[18]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[18]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[18]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[19]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[19]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[19]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[1]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[1]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[1]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[20]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[20]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[20]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[21]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[21]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[21]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[22]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[22]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[22]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[23]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[23]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[23]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[24]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[24]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[24]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[25]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[25]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[25]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[26]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[26]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[26]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[27]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[27]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[27]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[28]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[28]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[28]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[29]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[29]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[29]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[2]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[2]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[2]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[30]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[30]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[30]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[31]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[31]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[31]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[3]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[3]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[3]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[4]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[4]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[4]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[5]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[5]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[5]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[6]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[6]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[6]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[7]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[7]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[7]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[8]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[8]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[8]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[9]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[9]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[9]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[0]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[0]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[0]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[10]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[10]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[10]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[11]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[11]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[11]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[12]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[12]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[12]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[13]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[13]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[13]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[14]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[14]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[14]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[15]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[15]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[15]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[16]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[16]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[16]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[17]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[17]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[17]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[18]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[18]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[18]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[19]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[19]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[19]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[1]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[1]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[1]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[20]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[20]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[20]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[21]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[21]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[21]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[22]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[22]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[22]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[23]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[23]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[23]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[24]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[24]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[24]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[25]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[25]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[25]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[26]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[26]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[26]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[27]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[27]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[27]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[28]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[28]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[28]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[29]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[29]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[29]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[2]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[2]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[2]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[30]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[30]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[30]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[31]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[31]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[31]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[3]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[3]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[3]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[4]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[4]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[4]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[5]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[5]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[5]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[6]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[6]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[6]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[7]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[7]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[7]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[8]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[8]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[8]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[9]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[9]_srl4\ : label is "inst/\Aurora_64B_Framing_lane2_Y0Y1_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[9]_srl4 ";
  attribute shift_extract of pre_r4_rxdatavalid_i_reg : label is "{no}";
  attribute shift_extract of pre_r4_rxdatavalid_lane1_i_reg : label is "{no}";
  attribute shift_extract of \pre_r4_rxheader_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pre_r4_rxheader_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \pre_r4_rxheader_from_gtx_lane1_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pre_r4_rxheader_from_gtx_lane1_i_reg[1]\ : label is "{no}";
  attribute shift_extract of pre_r4_rxheadervalid_i_reg : label is "{no}";
  attribute shift_extract of pre_r4_rxheadervalid_lane1_i_reg : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[10]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[11]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[12]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[13]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[14]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[15]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[16]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[17]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[18]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[19]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[20]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[21]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[22]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[23]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[24]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[25]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[26]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[27]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[28]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[29]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[2]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[30]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[31]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[3]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[4]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[5]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[6]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[7]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[8]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[9]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[10]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[11]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[12]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[13]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[14]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[15]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[16]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[17]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[18]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[19]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[20]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[21]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[22]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[23]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[24]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[25]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[26]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[27]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[28]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[29]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[2]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[30]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[31]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[3]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[4]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[5]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[6]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[7]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[8]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[9]\ : label is "{no}";
  attribute shift_extract of rxdatavalid_i_reg : label is "{no}";
  attribute shift_extract of rxdatavalid_lane1_i_reg : label is "{no}";
  attribute shift_extract of \rxheader_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \rxheader_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \rxheader_from_gtx_lane1_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \rxheader_from_gtx_lane1_i_reg[1]\ : label is "{no}";
  attribute shift_extract of rxheadervalid_i_reg : label is "{no}";
  attribute shift_extract of rxheadervalid_lane1_i_reg : label is "{no}";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of rxrecclk_bufg_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of rxrecclk_bufg_i : label is "BUFGCE";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of rxrecclk_bufg_i : label is "CE:CE0 I:I0";
  attribute SOFT_HLUTNM of txeof_txdv_coincide_r_i_1 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \txseq_counter_i[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \txseq_counter_i[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \txseq_counter_i[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \txseq_counter_i[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \txseq_counter_i[4]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \txseq_counter_i[5]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \txseq_counter_i[5]_i_3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \txseq_counter_i[6]_i_1\ : label is "soft_lutpair141";
begin
  RX_NEG_OUT_LANE1_reg_0 <= \^rx_neg_out_lane1_reg_0\;
  RX_NEG_OUT_reg_0 <= \^rx_neg_out_reg_0\;
  fsm_resetdone <= \^fsm_resetdone\;
  master_do_rd_en_q_reg <= \^master_do_rd_en_q_reg\;
  txdatavalid_i <= \^txdatavalid_i\;
Aurora_64B_Framing_lane2_Y0Y1_multi_gt_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_MULTI_GT
     port map (
      D(0) => rxgearboxslip_i,
      Q(1 downto 0) => tx_hdr_r(1 downto 0),
      RXDATA(31 downto 0) => pre_rxdata_from_gtx_i(31 downto 0),
      RXHEADER(1 downto 0) => pre_rxheader_from_gtx_i(1 downto 0),
      SCRAMBLED_DATA_OUT(63 downto 0) => scrambled_data_i(63 downto 0),
      SR(0) => gtrxreset_t,
      ack_flag => \Aurora_64B_Framing_lane2_Y0Y1_gtx_inst/ack_flag\,
      ack_flag_0 => \Aurora_64B_Framing_lane2_Y0Y1_gtx_inst_lane1/ack_flag\,
      channel_up_tx_if => channel_up_tx_if,
      drp_clk_in => drp_clk_in,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpaddr_in_lane1(8 downto 0) => drpaddr_in_lane1(8 downto 0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdi_in_lane1(15 downto 0) => drpdi_in_lane1(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpdo_out_lane1(15 downto 0) => drpdo_out_lane1(15 downto 0),
      drpen_in => drpen_in,
      drpen_in_lane1 => drpen_in_lane1,
      drprdy_out => drprdy_out,
      drprdy_out_lane1 => drprdy_out_lane1,
      drpwe_in => drpwe_in,
      drpwe_in_lane1 => drpwe_in_lane1,
      flag2_reg => txresetfsm_i_n_6,
      flag2_reg_0 => txresetfsm_i_n_7,
      gt_cpllreset_i => gt_cpllreset_i,
      gt_qpllclk_quad1_in => gt_qpllclk_quad1_in,
      gt_qpllrefclk_quad1_in => gt_qpllrefclk_quad1_in,
      gt_refclk1 => gt_refclk1,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gttxreset_t => gttxreset_t,
      hard_err_usr0 => hard_err_usr0,
      hard_err_usr1 => hard_err_usr1,
      in0 => gt_cplllock_ii,
      init_clk => init_clk,
      init_clk_0 => gt_cplllock_lane1_ii,
      init_clk_1(1 downto 0) => pre_rxheader_from_gtx_lane1_i(1 downto 0),
      init_clk_2(31 downto 0) => pre_rxdata_from_gtx_lane1_i(31 downto 0),
      init_clk_3 => tx_resetdone_t,
      init_clk_4 => rx_resetdone_t,
      loopback(2 downto 0) => loopback(2 downto 0),
      \out\ => sync_rx_polarity_r,
      pre_rxdatavalid_i => pre_rxdatavalid_i,
      pre_rxdatavalid_lane1_i => pre_rxdatavalid_lane1_i,
      pre_rxheadervalid_i => pre_rxheadervalid_i,
      pre_rxheadervalid_lane1_i => pre_rxheadervalid_lane1_i,
      rx_elastic_buf_err_int => rx_elastic_buf_err_int,
      rxn(0 to 1) => rxn(0 to 1),
      rxp(0 to 1) => rxp(0 to 1),
      rxrecclk_from_gtx_i => rxrecclk_from_gtx_i,
      rxuserrdy_t => rxuserrdy_t,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg => rxrecclk_to_fabric_i,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0(6) => \txseq_counter_i_reg_n_0_[6]\,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0(5) => \txseq_counter_i_reg_n_0_[5]\,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0(4) => \txseq_counter_i_reg_n_0_[4]\,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0(3) => \txseq_counter_i_reg_n_0_[3]\,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0(2) => \txseq_counter_i_reg_n_0_[2]\,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0(1) => \txseq_counter_i_reg_n_0_[1]\,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0(0) => \txseq_counter_i_reg_n_0_[0]\,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_1(0) => rxgearboxslip_lane1_i,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_2 => sync_rx_polarity_lane1_r,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_3(1 downto 0) => tx_hdr_lane1_r(1 downto 0),
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_4(63 downto 0) => scrambled_data_lane1_i(63 downto 0),
      sync_clk => sync_clk,
      tx_buf_err_i(0 to 1) => tx_buf_err_i(0 to 1),
      tx_out_clk => tx_out_clk,
      txn(0 to 1) => txn(0 to 1),
      txp(0 to 1) => txp(0 to 1),
      txuserrdy_t => txuserrdy_t,
      user_clk => user_clk
    );
FSM_RESETDONE_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_fsm_resetdone_i,
      I1 => rx_fsm_resetdone_i,
      O => FSM_RESETDONE0
    );
FSM_RESETDONE_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => FSM_RESETDONE0,
      Q => \^fsm_resetdone\,
      R => '0'
    );
\FSM_onehot_cdr_reset_fsm_r[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \cdr_reset_fsm_cntr_r[7]_i_5_n_0\,
      I1 => cdr_reset_fsm_cntr_r(7),
      I2 => cdr_reset_fsm_cntr_r(6),
      I3 => cdr_reset_fsm_cntr_r(4),
      I4 => cdr_reset_fsm_cntr_r(5),
      O => \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0\
    );
\FSM_onehot_cdr_reset_fsm_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_blocksyncall_initclk_sync_n_2,
      Q => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_cdr_reset_fsm_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_blocksyncall_initclk_sync_n_1,
      Q => cdr_reset_fsm_lnkreset,
      R => '0'
    );
\FSM_onehot_cdr_reset_fsm_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_blocksyncall_initclk_sync_n_0,
      Q => allow_block_sync_propagation,
      R => '0'
    );
LINK_RESET_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => LINK_RESET_OUT0,
      Q => link_reset_out,
      R => '0'
    );
RX_NEG_OUT_LANE1_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \u_cdc__lane1_check_polarity_n_0\,
      Q => \^rx_neg_out_lane1_reg_0\,
      R => '0'
    );
RX_NEG_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \u_cdc__check_polarity_n_0\,
      Q => \^rx_neg_out_reg_0\,
      R => '0'
    );
\TX_DATA[63]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[4]\,
      I1 => \txseq_counter_i_reg_n_0_[3]\,
      I2 => \txseq_counter_i_reg_n_0_[2]\,
      I3 => datavalid_in_r_i_2_n_0,
      I4 => \txseq_counter_i_reg_n_0_[0]\,
      I5 => \txseq_counter_i_reg_n_0_[1]\,
      O => txdatavalid_symgen_i
    );
allow_block_sync_propagation_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => cbcc_gtx0_i_n_79,
      Q => allow_block_sync_propagation_reg_n_0,
      R => '0'
    );
block_sync_sm_gtx0_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_BLOCK_SYNC_SM
     port map (
      D(0) => rxgearboxslip_i,
      Q(1 downto 0) => rxheader_from_gtx_i(1 downto 0),
      SR(0) => new_gtx_rx_pcsreset_comb,
      blocksync_all_lanes_inrxclk => blocksync_all_lanes_inrxclk,
      blocksync_out_i => blocksync_out_i,
      blocksync_out_lane1_i => blocksync_out_lane1_i,
      \out\ => rxrecclk_to_fabric_i,
      rxheadervalid_i => rxheadervalid_i,
      system_reset_r2 => system_reset_r2
    );
block_sync_sm_gtx0_lane1_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_BLOCK_SYNC_SM_12
     port map (
      D(0) => rxgearboxslip_lane1_i,
      Q(1 downto 0) => rxheader_from_gtx_lane1_i(1 downto 0),
      blocksync_out_lane1_i => blocksync_out_lane1_i,
      \out\ => rxrecclk_to_fabric_i,
      rxheadervalid_lane1_i => rxheadervalid_lane1_i,
      system_reset_r2 => system_reset_r2
    );
blocksync_all_lanes_inrxclk_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => blocksync_all_lanes_inrxclk,
      Q => blocksync_all_lanes_inrxclk_q,
      R => '0'
    );
cbcc_gtx0_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CLOCK_CORRECTION_CHANNEL_BONDING
     port map (
      CB_detect0 => CB_detect0,
      CB_detect_dlyd0p5 => CB_detect_dlyd0p5,
      CB_flag_direct => CB_flag_direct,
      CB_flag_flopped_reg_0(1) => p_0_in7_in,
      CB_flag_flopped_reg_0(0) => p_0_in9_in,
      CC_detect => CC_detect,
      CC_detect_dlyd1 => CC_detect_dlyd1,
      D(1) => CC_detect_pulse_i,
      D(0) => CB_detect,
      DO(63 downto 0) => DO(63 downto 0),
      DOP(1 downto 0) => DOP(1 downto 0),
      ENABLE_ERR_DETECT_reg => ENABLE_ERR_DETECT_reg,
      HARD_ERR_i_2 => rx_elastic_buf_err,
      LINK_RESET_OUT0 => LINK_RESET_OUT0,
      Q(1 downto 0) => rxheader_to_fifo_i(1 downto 0),
      SR(0) => new_gtx_rx_pcsreset_comb,
      START_CB_WRITES_OUT_reg_0 => all_vld_btf_flag_i,
      UNSCRAMBLED_DATA_OUT(31 downto 0) => rxdata_to_fifo_i(31 downto 0),
      all_start_cb_writes_out0 => all_start_cb_writes_out0,
      all_vld_btf_out0 => all_vld_btf_out0,
      allow_block_sync_propagation => allow_block_sync_propagation,
      allow_block_sync_propagation_reg => cbcc_gtx0_i_n_79,
      allow_block_sync_propagation_reg_0 => allow_block_sync_propagation_reg_n_0,
      allow_block_sync_propagation_reg_1 => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      any_vld_btf_lane1_i => any_vld_btf_lane1_i,
      bit_err_chan_bond_i => bit_err_chan_bond_i,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_fifo_reset_to_fifo_rd_clk => cbcc_fifo_reset_to_fifo_rd_clk,
      cbcc_fifo_reset_to_fifo_wr_clk => cbcc_fifo_reset_to_fifo_wr_clk,
      cbcc_fifo_reset_wr_clk => cbcc_fifo_reset_wr_clk,
      cbcc_only_reset_rd_clk => cbcc_only_reset_rd_clk,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      cdr_reset_fsm_lnkreset => cdr_reset_fsm_lnkreset,
      cdr_reset_fsm_lnkreset_reg => cbcc_gtx0_i_n_81,
      ch_bond_done_i(0) => ch_bond_done_i(0),
      \count_for_reset_r_reg[0]_0\ => cdr_reset_fsm_lnkreset_reg_n_0,
      \count_for_reset_r_reg[0]_1\ => \^fsm_resetdone\,
      \count_for_reset_r_reg[0]_2\ => rxfsm_reset_i,
      do_rd_en_i => do_rd_en_i,
      en_chan_sync_i => en_chan_sync_i,
      enable_err_detect_i => enable_err_detect_i,
      final_gater_for_fifo_din_i => final_gater_for_fifo_din_i,
      hard_err_rst_int => hard_err_rst_int,
      hold_reg_reg_0 => hold_reg_reg,
      illegal_btf_i => illegal_btf_i,
      in0 => rxlossofsync_out_q,
      init_clk => init_clk,
      link_reset_0_c => link_reset_0_c,
      link_reset_1_c => link_reset_1_c,
      master_do_rd_en_q => master_do_rd_en_q,
      master_do_rd_en_q_reg_0 => \^master_do_rd_en_q_reg\,
      master_do_rd_en_q_reg_1 => master_do_rd_en_i,
      \out\ => rxrecclk_to_fabric_i,
      p_10_in => p_10_in,
      pma_init_sync => pma_init_sync,
      reset_initclk => reset_initclk,
      rx_buf_err_i(0) => rx_buf_err_i(0),
      rx_lossofsync_i_1 => rx_lossofsync_i_1,
      rxbuferr_out_i(1 downto 0) => rxbuferr_out_i(1 downto 0),
      rxchanisaligned_reg(1 downto 0) => chbondi(1 downto 0),
      rxdatavalid_to_fifo_i => rxdatavalid_to_fifo_i,
      start_cb_writes_lane1_i => start_cb_writes_lane1_i,
      user_clk => user_clk,
      \wdth_conv_1stage_reg[0]_0\ => all_start_cb_writes_i
    );
cbcc_gtx0_lane1_i: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0\
     port map (
      CB_detect0 => CB_detect0_4,
      CB_detect_dlyd0p5 => CB_detect_dlyd0p5_1,
      CB_flag_direct => CB_flag_direct,
      CC_detect => CC_detect_5,
      CC_detect_dlyd1 => CC_detect_dlyd1_2,
      \CHBONDO_reg[1]_0\(1 downto 0) => chbondi(1 downto 0),
      D(1) => CC_detect_pulse_i_7,
      D(0) => CB_detect_6,
      DOP(3) => p_0_in7_in,
      DOP(2) => p_0_in9_in,
      DOP(1 downto 0) => user_clk_1(1 downto 0),
      ENABLE_ERR_DETECT_reg => ENABLE_ERR_DETECT_reg_0,
      \HARD_ERR0__0\ => \HARD_ERR0__0\,
      HARD_ERR_reg => rx_elastic_buf_err,
      Q(1 downto 0) => rxheader_to_fifo_lane1_i(1 downto 0),
      SOFT_ERR_reg => \^master_do_rd_en_q_reg\,
      SR(0) => new_gtx_rx_pcsreset_comb,
      UNSCRAMBLED_DATA_OUT(31 downto 0) => rxdata_to_fifo_lane1_i(31 downto 0),
      all_ch_bond_done_c => all_ch_bond_done_c,
      any_vld_btf_lane1_i => any_vld_btf_lane1_i,
      bit_err_chan_bond_lane1_i => bit_err_chan_bond_lane1_i,
      bond_passed_r_reg(0) => ch_bond_done_i(0),
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_fifo_reset_to_fifo_rd_clk => cbcc_fifo_reset_to_fifo_rd_clk,
      cbcc_fifo_reset_to_fifo_wr_clk => cbcc_fifo_reset_to_fifo_wr_clk,
      cbcc_fifo_reset_wr_clk => cbcc_fifo_reset_wr_clk,
      cbcc_only_reset_rd_clk => cbcc_only_reset_rd_clk,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      \count_for_reset_r_reg[0]_0\ => cdr_reset_fsm_lnkreset_reg_n_0,
      \count_for_reset_r_reg[0]_1\ => \^fsm_resetdone\,
      \count_for_reset_r_reg[0]_2\ => rxfsm_reset_i,
      do_rd_en_lane1_i => do_rd_en_lane1_i,
      en_chan_sync_i => en_chan_sync_i,
      enable_err_detect_i_0 => enable_err_detect_i_0,
      final_gater_for_fifo_din_lane1_i => final_gater_for_fifo_din_lane1_i,
      hard_err_rst_int => hard_err_rst_int,
      hard_err_usr1 => hard_err_usr1,
      hard_err_usr_reg => hard_err_usr_reg_0,
      hold_reg_reg_0 => hold_reg_reg_0,
      illegal_btf_i_1 => illegal_btf_i_1,
      in0 => rxlossofsync_out_lane1_q,
      init_clk => init_clk,
      link_reset_0_c => link_reset_0_c,
      link_reset_1_c => link_reset_1_c,
      master_do_rd_en_q => master_do_rd_en_q,
      \out\ => rxrecclk_to_fabric_i,
      pma_init_sync => pma_init_sync,
      reset_initclk => reset_initclk,
      rx_buf_err_i(0) => rx_buf_err_i(0),
      rx_lossofsync_i_0 => rx_lossofsync_i_0,
      rxbuferr_out_i(1 downto 0) => rxbuferr_out_i(1 downto 0),
      rxdatavalid_to_fifo_lane1_i => rxdatavalid_to_fifo_lane1_i,
      rxfsm_reset_i => rxfsm_reset_i,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg => master_do_rd_en_i,
      start_cb_writes_lane1_i => start_cb_writes_lane1_i,
      start_cb_writes_mastr_reg_0 => all_vld_btf_flag_i,
      tx_buf_err_i(0 to 1) => tx_buf_err_i(0 to 1),
      user_clk => user_clk,
      user_clk_0(63 downto 0) => user_clk_0(63 downto 0),
      \wdth_conv_1stage_reg[0]_0\ => all_start_cb_writes_i
    );
\cdr_reset_fsm_cntr_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(0),
      O => \cdr_reset_fsm_cntr_r[0]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(1),
      I1 => cdr_reset_fsm_cntr_r(0),
      I2 => cdr_reset_fsm_lnkreset,
      O => \cdr_reset_fsm_cntr_r[1]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(0),
      I1 => cdr_reset_fsm_cntr_r(1),
      I2 => cdr_reset_fsm_cntr_r(2),
      I3 => cdr_reset_fsm_lnkreset,
      O => \cdr_reset_fsm_cntr_r[2]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(2),
      I2 => cdr_reset_fsm_cntr_r(1),
      I3 => cdr_reset_fsm_cntr_r(0),
      I4 => cdr_reset_fsm_cntr_r(3),
      O => \cdr_reset_fsm_cntr_r[3]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(1),
      I1 => cdr_reset_fsm_cntr_r(0),
      I2 => cdr_reset_fsm_cntr_r(3),
      I3 => cdr_reset_fsm_cntr_r(2),
      I4 => cdr_reset_fsm_cntr_r(4),
      I5 => cdr_reset_fsm_lnkreset,
      O => \cdr_reset_fsm_cntr_r[4]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(4),
      I2 => \cdr_reset_fsm_cntr_r[7]_i_5_n_0\,
      I3 => cdr_reset_fsm_cntr_r(5),
      O => \cdr_reset_fsm_cntr_r[5]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(5),
      I2 => \cdr_reset_fsm_cntr_r[7]_i_5_n_0\,
      I3 => cdr_reset_fsm_cntr_r(4),
      I4 => cdr_reset_fsm_cntr_r(6),
      O => \cdr_reset_fsm_cntr_r[6]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      I1 => allow_block_sync_propagation,
      I2 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      O => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(4),
      I2 => \cdr_reset_fsm_cntr_r[7]_i_5_n_0\,
      I3 => cdr_reset_fsm_cntr_r(5),
      I4 => cdr_reset_fsm_cntr_r(6),
      I5 => cdr_reset_fsm_cntr_r(7),
      O => \cdr_reset_fsm_cntr_r[7]_i_3_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(5),
      I2 => cdr_reset_fsm_cntr_r(4),
      I3 => cdr_reset_fsm_cntr_r(6),
      I4 => cdr_reset_fsm_cntr_r(7),
      I5 => \cdr_reset_fsm_cntr_r[7]_i_5_n_0\,
      O => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(1),
      I1 => cdr_reset_fsm_cntr_r(0),
      I2 => cdr_reset_fsm_cntr_r(3),
      I3 => cdr_reset_fsm_cntr_r(2),
      O => \cdr_reset_fsm_cntr_r[7]_i_5_n_0\
    );
\cdr_reset_fsm_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      D => \cdr_reset_fsm_cntr_r[0]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(0),
      R => p_10_in
    );
\cdr_reset_fsm_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      D => \cdr_reset_fsm_cntr_r[1]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(1),
      R => p_10_in
    );
\cdr_reset_fsm_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      D => \cdr_reset_fsm_cntr_r[2]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(2),
      R => p_10_in
    );
\cdr_reset_fsm_cntr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      D => \cdr_reset_fsm_cntr_r[3]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(3),
      R => p_10_in
    );
\cdr_reset_fsm_cntr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      D => \cdr_reset_fsm_cntr_r[4]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(4),
      R => p_10_in
    );
\cdr_reset_fsm_cntr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      D => \cdr_reset_fsm_cntr_r[5]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(5),
      R => p_10_in
    );
\cdr_reset_fsm_cntr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      D => \cdr_reset_fsm_cntr_r[6]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(6),
      R => p_10_in
    );
\cdr_reset_fsm_cntr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      D => \cdr_reset_fsm_cntr_r[7]_i_3_n_0\,
      Q => cdr_reset_fsm_cntr_r(7),
      R => p_10_in
    );
cdr_reset_fsm_lnkreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => cbcc_gtx0_i_n_81,
      Q => cdr_reset_fsm_lnkreset_reg_n_0,
      R => '0'
    );
common_logic_cbcc_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_common_logic_cbcc
     port map (
      SR(0) => common_reset_cbcc_i_n_6,
      all_start_cb_writes_out0 => all_start_cb_writes_out0,
      all_vld_btf_flag_i => all_vld_btf_flag_i,
      all_vld_btf_out0 => all_vld_btf_out0,
      cb_bit_err_i => cb_bit_err_i,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_fifo_reset_wr_clk => cbcc_fifo_reset_wr_clk,
      \first_cb_to_fifo_wr_window_reg[0]_0\ => final_gater_for_fifo_din_i,
      \first_cb_to_fifo_wr_window_reg[0]_1\ => final_gater_for_fifo_din_lane1_i,
      in0 => all_start_cb_writes_i,
      master_do_rd_en_i => master_do_rd_en_i,
      master_do_rd_en_out_reg_0 => do_rd_en_lane1_i,
      \out\ => rxrecclk_to_fabric_i,
      second_cb_write_failed_reg_0 => bit_err_chan_bond_i,
      second_cb_write_failed_reg_1 => bit_err_chan_bond_lane1_i,
      user_clk => user_clk
    );
common_reset_cbcc_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_common_reset_cbcc
     port map (
      FINAL_GATER_FOR_FIFO_DIN_reg(0) => common_reset_cbcc_i_n_6,
      SR(0) => new_gtx_rx_pcsreset_comb,
      cb_bit_err_i => cb_bit_err_i,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_fifo_reset_to_fifo_rd_clk => cbcc_fifo_reset_to_fifo_rd_clk,
      cbcc_fifo_reset_to_fifo_wr_clk => cbcc_fifo_reset_to_fifo_wr_clk,
      cbcc_fifo_reset_wr_clk => cbcc_fifo_reset_wr_clk,
      cbcc_only_reset_rd_clk => cbcc_only_reset_rd_clk,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      en_chan_sync_i => en_chan_sync_i,
      \first_cb_to_fifo_wr_window_reg[3]\ => final_gater_for_fifo_din_lane1_i,
      \first_cb_to_fifo_wr_window_reg[3]_0\ => final_gater_for_fifo_din_i,
      in0 => in0,
      \out\ => rxrecclk_to_fabric_i,
      user_clk => user_clk
    );
datavalid_in_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[4]\,
      I1 => \txseq_counter_i_reg_n_0_[3]\,
      I2 => \txseq_counter_i_reg_n_0_[2]\,
      I3 => datavalid_in_r_i_2_n_0,
      I4 => \txseq_counter_i_reg_n_0_[0]\,
      I5 => \txseq_counter_i_reg_n_0_[1]\,
      O => \^txdatavalid_i\
    );
datavalid_in_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[5]\,
      I1 => \txseq_counter_i_reg_n_0_[6]\,
      O => datavalid_in_r_i_2_n_0
    );
descrambler_64b66b_gtx0_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_DESCRAMBLER_64B66B
     port map (
      CB_detect0 => CB_detect0,
      CB_detect_dlyd0p5 => CB_detect_dlyd0p5,
      CC_detect => CC_detect,
      CC_detect_dlyd1 => CC_detect_dlyd1,
      CC_detect_dlyd1_i_2_0(1 downto 0) => rxheader_to_fifo_i(1 downto 0),
      D(1) => CC_detect_pulse_i,
      D(0) => CB_detect,
      E(0) => rxdatavalid_i,
      Q(31 downto 0) => rxdata_to_fifo_i(31 downto 0),
      \descrambler_reg[31]_0\(31 downto 0) => rxdata_from_gtx_i(31 downto 0),
      \descrambler_reg[39]_0\(1) => descrambler_64b66b_gtx0_i_n_36,
      \descrambler_reg[39]_0\(0) => poly(52),
      in0 => rxlossofsync_out_q,
      \out\ => rxrecclk_to_fabric_i,
      rxdatavalid_to_fifo_i => rxdatavalid_to_fifo_i,
      \unscrambled_data_i_reg[13]_0\(0) => unscrambled_data_i052_out
    );
descrambler_64b66b_gtx0_lane1_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_DESCRAMBLER_64B66B_13
     port map (
      CB_detect0 => CB_detect0_4,
      CB_detect_dlyd0p5 => CB_detect_dlyd0p5_1,
      CC_detect => CC_detect_5,
      CC_detect_dlyd1 => CC_detect_dlyd1_2,
      D(1) => CC_detect_pulse_i_7,
      D(0) => CB_detect_6,
      E(0) => rxdatavalid_lane1_i,
      Q(1 downto 0) => rxheader_to_fifo_lane1_i(1 downto 0),
      UNSCRAMBLED_DATA_OUT(31 downto 0) => rxdata_to_fifo_lane1_i(31 downto 0),
      descrambler(1) => descrambler_64b66b_gtx0_lane1_i_n_36,
      descrambler(0) => poly_3(52),
      \descrambler_reg[31]_0\(31 downto 0) => rxdata_from_gtx_lane1_i(31 downto 0),
      in0 => rxlossofsync_out_lane1_q,
      \out\ => rxrecclk_to_fabric_i,
      rxdatavalid_to_fifo_lane1_i => rxdatavalid_to_fifo_lane1_i,
      tempData(0) => unscrambled_data_i052_out_0
    );
extend_cc_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^txdatavalid_i\,
      I1 => extend_cc_r,
      I2 => extend_cc_r_reg_0,
      O => extend_cc_r_reg
    );
\hard_err_cntr_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \hard_err_cntr_r_reg__0\(0),
      O => \p_0_in__2\(0)
    );
\hard_err_cntr_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hard_err_cntr_r_reg__0\(0),
      I1 => \hard_err_cntr_r_reg__0\(1),
      O => \p_0_in__2\(1)
    );
\hard_err_cntr_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \hard_err_cntr_r_reg__0\(2),
      I1 => \hard_err_cntr_r_reg__0\(0),
      I2 => \hard_err_cntr_r_reg__0\(1),
      O => \p_0_in__2\(2)
    );
\hard_err_cntr_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \hard_err_cntr_r_reg__0\(3),
      I1 => \hard_err_cntr_r_reg__0\(1),
      I2 => \hard_err_cntr_r_reg__0\(0),
      I3 => \hard_err_cntr_r_reg__0\(2),
      O => \p_0_in__2\(3)
    );
\hard_err_cntr_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \hard_err_cntr_r_reg__0\(4),
      I1 => \hard_err_cntr_r_reg__0\(1),
      I2 => \hard_err_cntr_r_reg__0\(0),
      I3 => \hard_err_cntr_r_reg__0\(3),
      I4 => \hard_err_cntr_r_reg__0\(2),
      O => \p_0_in__2\(4)
    );
\hard_err_cntr_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \hard_err_cntr_r_reg__0\(2),
      I1 => \hard_err_cntr_r_reg__0\(3),
      I2 => \hard_err_cntr_r_reg__0\(0),
      I3 => \hard_err_cntr_r_reg__0\(1),
      I4 => \hard_err_cntr_r_reg__0\(4),
      I5 => \hard_err_cntr_r_reg__0\(5),
      O => \p_0_in__2\(5)
    );
\hard_err_cntr_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \hard_err_cntr_r_reg__0\(6),
      I1 => \hard_err_cntr_r[7]_i_6_n_0\,
      I2 => \hard_err_cntr_r_reg__0\(5),
      O => \p_0_in__2\(6)
    );
\hard_err_cntr_r[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \hard_err_cntr_r_reg__0\(7),
      I1 => \hard_err_cntr_r_reg__0\(5),
      I2 => \hard_err_cntr_r_reg__0\(6),
      I3 => \hard_err_cntr_r[7]_i_6_n_0\,
      O => \p_0_in__2\(7)
    );
\hard_err_cntr_r[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \hard_err_cntr_r_reg__0\(1),
      I1 => \hard_err_cntr_r_reg__0\(0),
      I2 => \hard_err_cntr_r_reg__0\(3),
      I3 => \hard_err_cntr_r_reg__0\(2),
      O => \hard_err_cntr_r[7]_i_5_n_0\
    );
\hard_err_cntr_r[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \hard_err_cntr_r_reg__0\(2),
      I1 => \hard_err_cntr_r_reg__0\(3),
      I2 => \hard_err_cntr_r_reg__0\(0),
      I3 => \hard_err_cntr_r_reg__0\(1),
      I4 => \hard_err_cntr_r_reg__0\(4),
      O => \hard_err_cntr_r[7]_i_6_n_0\
    );
\hard_err_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__2\(0),
      Q => \hard_err_cntr_r_reg__0\(0),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__2\(1),
      Q => \hard_err_cntr_r_reg__0\(1),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__2\(2),
      Q => \hard_err_cntr_r_reg__0\(2),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__2\(3),
      Q => \hard_err_cntr_r_reg__0\(3),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__2\(4),
      Q => \hard_err_cntr_r_reg__0\(4),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__2\(5),
      Q => \hard_err_cntr_r_reg__0\(5),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__2\(6),
      Q => \hard_err_cntr_r_reg__0\(6),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__2\(7),
      Q => \hard_err_cntr_r_reg__0\(7),
      R => HPCNT_RESET_IN
    );
hard_err_rst_int_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \hard_err_cntr_r_reg__0\(0),
      I1 => \hard_err_cntr_r_reg__0\(1),
      O => hard_err_rst_int_i_2_n_0
    );
hard_err_rst_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \hard_err_cntr_r_reg__0\(4),
      I1 => \hard_err_cntr_r_reg__0\(5),
      I2 => \hard_err_cntr_r_reg__0\(6),
      I3 => \hard_err_cntr_r_reg__0\(7),
      I4 => \hard_err_cntr_r_reg__0\(3),
      I5 => \hard_err_cntr_r_reg__0\(2),
      O => hard_err_rst_int_i_3_n_0
    );
hard_err_rst_int_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \hard_err_cntr_r_reg__0\(3),
      I1 => \hard_err_cntr_r_reg__0\(2),
      I2 => \hard_err_cntr_r_reg__0\(4),
      I3 => \hard_err_cntr_r_reg__0\(7),
      I4 => \hard_err_cntr_r_reg__0\(5),
      I5 => \hard_err_cntr_r_reg__0\(6),
      O => hard_err_rst_int_i_4_n_0
    );
hard_err_rst_int_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => u_cdc_hard_err_init_n_0,
      Q => hard_err_rst_int,
      R => '0'
    );
hard_err_usr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => hard_err_usr0,
      Q => hard_err_usr,
      R => '0'
    );
new_gtx_rx_pcsreset_comb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => new_gtx_rx_pcsreset_comb0,
      Q => new_gtx_rx_pcsreset_comb,
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(0),
      Q => pos_rxdata_from_gtx_i(0),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(10),
      Q => pos_rxdata_from_gtx_i(10),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(11),
      Q => pos_rxdata_from_gtx_i(11),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(12),
      Q => pos_rxdata_from_gtx_i(12),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(13),
      Q => pos_rxdata_from_gtx_i(13),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(14),
      Q => pos_rxdata_from_gtx_i(14),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(15),
      Q => pos_rxdata_from_gtx_i(15),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(16),
      Q => pos_rxdata_from_gtx_i(16),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(17),
      Q => pos_rxdata_from_gtx_i(17),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(18),
      Q => pos_rxdata_from_gtx_i(18),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(19),
      Q => pos_rxdata_from_gtx_i(19),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(1),
      Q => pos_rxdata_from_gtx_i(1),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(20),
      Q => pos_rxdata_from_gtx_i(20),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(21),
      Q => pos_rxdata_from_gtx_i(21),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(22),
      Q => pos_rxdata_from_gtx_i(22),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(23),
      Q => pos_rxdata_from_gtx_i(23),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(24),
      Q => pos_rxdata_from_gtx_i(24),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(25),
      Q => pos_rxdata_from_gtx_i(25),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(26),
      Q => pos_rxdata_from_gtx_i(26),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(27),
      Q => pos_rxdata_from_gtx_i(27),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(28),
      Q => pos_rxdata_from_gtx_i(28),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(29),
      Q => pos_rxdata_from_gtx_i(29),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(2),
      Q => pos_rxdata_from_gtx_i(2),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(30),
      Q => pos_rxdata_from_gtx_i(30),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(31),
      Q => pos_rxdata_from_gtx_i(31),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(3),
      Q => pos_rxdata_from_gtx_i(3),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(4),
      Q => pos_rxdata_from_gtx_i(4),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(5),
      Q => pos_rxdata_from_gtx_i(5),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(6),
      Q => pos_rxdata_from_gtx_i(6),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(7),
      Q => pos_rxdata_from_gtx_i(7),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(8),
      Q => pos_rxdata_from_gtx_i(8),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(9),
      Q => pos_rxdata_from_gtx_i(9),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(0),
      Q => pos_rxdata_from_gtx_lane1_i(0),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(10),
      Q => pos_rxdata_from_gtx_lane1_i(10),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(11),
      Q => pos_rxdata_from_gtx_lane1_i(11),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(12),
      Q => pos_rxdata_from_gtx_lane1_i(12),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(13),
      Q => pos_rxdata_from_gtx_lane1_i(13),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(14),
      Q => pos_rxdata_from_gtx_lane1_i(14),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(15),
      Q => pos_rxdata_from_gtx_lane1_i(15),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(16),
      Q => pos_rxdata_from_gtx_lane1_i(16),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(17),
      Q => pos_rxdata_from_gtx_lane1_i(17),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(18),
      Q => pos_rxdata_from_gtx_lane1_i(18),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(19),
      Q => pos_rxdata_from_gtx_lane1_i(19),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(1),
      Q => pos_rxdata_from_gtx_lane1_i(1),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(20),
      Q => pos_rxdata_from_gtx_lane1_i(20),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(21),
      Q => pos_rxdata_from_gtx_lane1_i(21),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(22),
      Q => pos_rxdata_from_gtx_lane1_i(22),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(23),
      Q => pos_rxdata_from_gtx_lane1_i(23),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(24),
      Q => pos_rxdata_from_gtx_lane1_i(24),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(25),
      Q => pos_rxdata_from_gtx_lane1_i(25),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(26),
      Q => pos_rxdata_from_gtx_lane1_i(26),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(27),
      Q => pos_rxdata_from_gtx_lane1_i(27),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(28),
      Q => pos_rxdata_from_gtx_lane1_i(28),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(29),
      Q => pos_rxdata_from_gtx_lane1_i(29),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(2),
      Q => pos_rxdata_from_gtx_lane1_i(2),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(30),
      Q => pos_rxdata_from_gtx_lane1_i(30),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(31),
      Q => pos_rxdata_from_gtx_lane1_i(31),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(3),
      Q => pos_rxdata_from_gtx_lane1_i(3),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(4),
      Q => pos_rxdata_from_gtx_lane1_i(4),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(5),
      Q => pos_rxdata_from_gtx_lane1_i(5),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(6),
      Q => pos_rxdata_from_gtx_lane1_i(6),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(7),
      Q => pos_rxdata_from_gtx_lane1_i(7),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(8),
      Q => pos_rxdata_from_gtx_lane1_i(8),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(9),
      Q => pos_rxdata_from_gtx_lane1_i(9),
      R => '0'
    );
pos_rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r4_rxdatavalid_i,
      Q => pos_rxdatavalid_i,
      R => '0'
    );
pos_rxdatavalid_lane1_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r4_rxdatavalid_lane1_i,
      Q => pos_rxdatavalid_lane1_i,
      R => '0'
    );
\pos_rxheader_from_gtx_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pre_r4_rxheader_from_gtx_i(0),
      I1 => pre_r4_rxheadervalid_i,
      I2 => pos_rxheader_from_gtx_i(0),
      O => \pos_rxheader_from_gtx_i[0]_i_1_n_0\
    );
\pos_rxheader_from_gtx_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pre_r4_rxheader_from_gtx_i(1),
      I1 => pre_r4_rxheadervalid_i,
      I2 => pos_rxheader_from_gtx_i(1),
      O => \pos_rxheader_from_gtx_i[1]_i_1_n_0\
    );
\pos_rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pos_rxheader_from_gtx_i[0]_i_1_n_0\,
      Q => pos_rxheader_from_gtx_i(0),
      R => '0'
    );
\pos_rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pos_rxheader_from_gtx_i[1]_i_1_n_0\,
      Q => pos_rxheader_from_gtx_i(1),
      R => '0'
    );
\pos_rxheader_from_gtx_lane1_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pre_r4_rxheader_from_gtx_lane1_i(0),
      I1 => pre_r4_rxheadervalid_lane1_i,
      I2 => pos_rxheader_from_gtx_lane1_i(0),
      O => \pos_rxheader_from_gtx_lane1_i[0]_i_1_n_0\
    );
\pos_rxheader_from_gtx_lane1_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pre_r4_rxheader_from_gtx_lane1_i(1),
      I1 => pre_r4_rxheadervalid_lane1_i,
      I2 => pos_rxheader_from_gtx_lane1_i(1),
      O => \pos_rxheader_from_gtx_lane1_i[1]_i_1_n_0\
    );
\pos_rxheader_from_gtx_lane1_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pos_rxheader_from_gtx_lane1_i[0]_i_1_n_0\,
      Q => pos_rxheader_from_gtx_lane1_i(0),
      R => '0'
    );
\pos_rxheader_from_gtx_lane1_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pos_rxheader_from_gtx_lane1_i[1]_i_1_n_0\,
      Q => pos_rxheader_from_gtx_lane1_i(1),
      R => '0'
    );
pos_rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r4_rxheadervalid_i,
      Q => pos_rxheadervalid_i,
      R => '0'
    );
pos_rxheadervalid_lane1_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r4_rxheadervalid_lane1_i,
      Q => pos_rxheadervalid_lane1_i,
      R => '0'
    );
pre_r3_rxdatavalid_i_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdatavalid_i,
      Q => pre_r3_rxdatavalid_i_reg_srl3_n_0
    );
pre_r3_rxdatavalid_lane1_i_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdatavalid_lane1_i,
      Q => pre_r3_rxdatavalid_lane1_i_reg_srl3_n_0
    );
\pre_r3_rxheader_from_gtx_i_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxheader_from_gtx_i(0),
      Q => \pre_r3_rxheader_from_gtx_i_reg[0]_srl3_n_0\
    );
\pre_r3_rxheader_from_gtx_i_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxheader_from_gtx_i(1),
      Q => \pre_r3_rxheader_from_gtx_i_reg[1]_srl3_n_0\
    );
\pre_r3_rxheader_from_gtx_lane1_i_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxheader_from_gtx_lane1_i(0),
      Q => \pre_r3_rxheader_from_gtx_lane1_i_reg[0]_srl3_n_0\
    );
\pre_r3_rxheader_from_gtx_lane1_i_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxheader_from_gtx_lane1_i(1),
      Q => \pre_r3_rxheader_from_gtx_lane1_i_reg[1]_srl3_n_0\
    );
pre_r3_rxheadervalid_i_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxheadervalid_i,
      Q => pre_r3_rxheadervalid_i_reg_srl3_n_0
    );
pre_r3_rxheadervalid_lane1_i_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxheadervalid_lane1_i,
      Q => pre_r3_rxheadervalid_lane1_i_reg_srl3_n_0
    );
\pre_r4_rxdata_from_gtx_i_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(0),
      Q => pre_r4_rxdata_from_gtx_i(0)
    );
\pre_r4_rxdata_from_gtx_i_reg[10]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(10),
      Q => pre_r4_rxdata_from_gtx_i(10)
    );
\pre_r4_rxdata_from_gtx_i_reg[11]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(11),
      Q => pre_r4_rxdata_from_gtx_i(11)
    );
\pre_r4_rxdata_from_gtx_i_reg[12]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(12),
      Q => pre_r4_rxdata_from_gtx_i(12)
    );
\pre_r4_rxdata_from_gtx_i_reg[13]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(13),
      Q => pre_r4_rxdata_from_gtx_i(13)
    );
\pre_r4_rxdata_from_gtx_i_reg[14]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(14),
      Q => pre_r4_rxdata_from_gtx_i(14)
    );
\pre_r4_rxdata_from_gtx_i_reg[15]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(15),
      Q => pre_r4_rxdata_from_gtx_i(15)
    );
\pre_r4_rxdata_from_gtx_i_reg[16]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(16),
      Q => pre_r4_rxdata_from_gtx_i(16)
    );
\pre_r4_rxdata_from_gtx_i_reg[17]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(17),
      Q => pre_r4_rxdata_from_gtx_i(17)
    );
\pre_r4_rxdata_from_gtx_i_reg[18]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(18),
      Q => pre_r4_rxdata_from_gtx_i(18)
    );
\pre_r4_rxdata_from_gtx_i_reg[19]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(19),
      Q => pre_r4_rxdata_from_gtx_i(19)
    );
\pre_r4_rxdata_from_gtx_i_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(1),
      Q => pre_r4_rxdata_from_gtx_i(1)
    );
\pre_r4_rxdata_from_gtx_i_reg[20]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(20),
      Q => pre_r4_rxdata_from_gtx_i(20)
    );
\pre_r4_rxdata_from_gtx_i_reg[21]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(21),
      Q => pre_r4_rxdata_from_gtx_i(21)
    );
\pre_r4_rxdata_from_gtx_i_reg[22]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(22),
      Q => pre_r4_rxdata_from_gtx_i(22)
    );
\pre_r4_rxdata_from_gtx_i_reg[23]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(23),
      Q => pre_r4_rxdata_from_gtx_i(23)
    );
\pre_r4_rxdata_from_gtx_i_reg[24]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(24),
      Q => pre_r4_rxdata_from_gtx_i(24)
    );
\pre_r4_rxdata_from_gtx_i_reg[25]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(25),
      Q => pre_r4_rxdata_from_gtx_i(25)
    );
\pre_r4_rxdata_from_gtx_i_reg[26]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(26),
      Q => pre_r4_rxdata_from_gtx_i(26)
    );
\pre_r4_rxdata_from_gtx_i_reg[27]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(27),
      Q => pre_r4_rxdata_from_gtx_i(27)
    );
\pre_r4_rxdata_from_gtx_i_reg[28]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(28),
      Q => pre_r4_rxdata_from_gtx_i(28)
    );
\pre_r4_rxdata_from_gtx_i_reg[29]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(29),
      Q => pre_r4_rxdata_from_gtx_i(29)
    );
\pre_r4_rxdata_from_gtx_i_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(2),
      Q => pre_r4_rxdata_from_gtx_i(2)
    );
\pre_r4_rxdata_from_gtx_i_reg[30]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(30),
      Q => pre_r4_rxdata_from_gtx_i(30)
    );
\pre_r4_rxdata_from_gtx_i_reg[31]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(31),
      Q => pre_r4_rxdata_from_gtx_i(31)
    );
\pre_r4_rxdata_from_gtx_i_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(3),
      Q => pre_r4_rxdata_from_gtx_i(3)
    );
\pre_r4_rxdata_from_gtx_i_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(4),
      Q => pre_r4_rxdata_from_gtx_i(4)
    );
\pre_r4_rxdata_from_gtx_i_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(5),
      Q => pre_r4_rxdata_from_gtx_i(5)
    );
\pre_r4_rxdata_from_gtx_i_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(6),
      Q => pre_r4_rxdata_from_gtx_i(6)
    );
\pre_r4_rxdata_from_gtx_i_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(7),
      Q => pre_r4_rxdata_from_gtx_i(7)
    );
\pre_r4_rxdata_from_gtx_i_reg[8]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(8),
      Q => pre_r4_rxdata_from_gtx_i(8)
    );
\pre_r4_rxdata_from_gtx_i_reg[9]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(9),
      Q => pre_r4_rxdata_from_gtx_i(9)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(0),
      Q => pre_r4_rxdata_from_gtx_lane1_i(0)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[10]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(10),
      Q => pre_r4_rxdata_from_gtx_lane1_i(10)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[11]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(11),
      Q => pre_r4_rxdata_from_gtx_lane1_i(11)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[12]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(12),
      Q => pre_r4_rxdata_from_gtx_lane1_i(12)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[13]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(13),
      Q => pre_r4_rxdata_from_gtx_lane1_i(13)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[14]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(14),
      Q => pre_r4_rxdata_from_gtx_lane1_i(14)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[15]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(15),
      Q => pre_r4_rxdata_from_gtx_lane1_i(15)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[16]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(16),
      Q => pre_r4_rxdata_from_gtx_lane1_i(16)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[17]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(17),
      Q => pre_r4_rxdata_from_gtx_lane1_i(17)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[18]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(18),
      Q => pre_r4_rxdata_from_gtx_lane1_i(18)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[19]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(19),
      Q => pre_r4_rxdata_from_gtx_lane1_i(19)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(1),
      Q => pre_r4_rxdata_from_gtx_lane1_i(1)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[20]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(20),
      Q => pre_r4_rxdata_from_gtx_lane1_i(20)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[21]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(21),
      Q => pre_r4_rxdata_from_gtx_lane1_i(21)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[22]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(22),
      Q => pre_r4_rxdata_from_gtx_lane1_i(22)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[23]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(23),
      Q => pre_r4_rxdata_from_gtx_lane1_i(23)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[24]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(24),
      Q => pre_r4_rxdata_from_gtx_lane1_i(24)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[25]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(25),
      Q => pre_r4_rxdata_from_gtx_lane1_i(25)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[26]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(26),
      Q => pre_r4_rxdata_from_gtx_lane1_i(26)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[27]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(27),
      Q => pre_r4_rxdata_from_gtx_lane1_i(27)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[28]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(28),
      Q => pre_r4_rxdata_from_gtx_lane1_i(28)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[29]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(29),
      Q => pre_r4_rxdata_from_gtx_lane1_i(29)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(2),
      Q => pre_r4_rxdata_from_gtx_lane1_i(2)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[30]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(30),
      Q => pre_r4_rxdata_from_gtx_lane1_i(30)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[31]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(31),
      Q => pre_r4_rxdata_from_gtx_lane1_i(31)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(3),
      Q => pre_r4_rxdata_from_gtx_lane1_i(3)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(4),
      Q => pre_r4_rxdata_from_gtx_lane1_i(4)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(5),
      Q => pre_r4_rxdata_from_gtx_lane1_i(5)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(6),
      Q => pre_r4_rxdata_from_gtx_lane1_i(6)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(7),
      Q => pre_r4_rxdata_from_gtx_lane1_i(7)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[8]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(8),
      Q => pre_r4_rxdata_from_gtx_lane1_i(8)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[9]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(9),
      Q => pre_r4_rxdata_from_gtx_lane1_i(9)
    );
pre_r4_rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r3_rxdatavalid_i_reg_srl3_n_0,
      Q => pre_r4_rxdatavalid_i,
      R => '0'
    );
pre_r4_rxdatavalid_lane1_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r3_rxdatavalid_lane1_i_reg_srl3_n_0,
      Q => pre_r4_rxdatavalid_lane1_i,
      R => '0'
    );
\pre_r4_rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pre_r3_rxheader_from_gtx_i_reg[0]_srl3_n_0\,
      Q => pre_r4_rxheader_from_gtx_i(0),
      R => '0'
    );
\pre_r4_rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pre_r3_rxheader_from_gtx_i_reg[1]_srl3_n_0\,
      Q => pre_r4_rxheader_from_gtx_i(1),
      R => '0'
    );
\pre_r4_rxheader_from_gtx_lane1_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pre_r3_rxheader_from_gtx_lane1_i_reg[0]_srl3_n_0\,
      Q => pre_r4_rxheader_from_gtx_lane1_i(0),
      R => '0'
    );
\pre_r4_rxheader_from_gtx_lane1_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pre_r3_rxheader_from_gtx_lane1_i_reg[1]_srl3_n_0\,
      Q => pre_r4_rxheader_from_gtx_lane1_i(1),
      R => '0'
    );
pre_r4_rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r3_rxheadervalid_i_reg_srl3_n_0,
      Q => pre_r4_rxheadervalid_i,
      R => '0'
    );
pre_r4_rxheadervalid_lane1_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r3_rxheadervalid_lane1_i_reg_srl3_n_0,
      Q => pre_r4_rxheadervalid_lane1_i,
      R => '0'
    );
\rxdata_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(0),
      Q => rxdata_from_gtx_i(0),
      R => '0'
    );
\rxdata_from_gtx_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(10),
      Q => rxdata_from_gtx_i(10),
      R => '0'
    );
\rxdata_from_gtx_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(11),
      Q => rxdata_from_gtx_i(11),
      R => '0'
    );
\rxdata_from_gtx_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(12),
      Q => rxdata_from_gtx_i(12),
      R => '0'
    );
\rxdata_from_gtx_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(13),
      Q => rxdata_from_gtx_i(13),
      R => '0'
    );
\rxdata_from_gtx_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(14),
      Q => rxdata_from_gtx_i(14),
      R => '0'
    );
\rxdata_from_gtx_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(15),
      Q => rxdata_from_gtx_i(15),
      R => '0'
    );
\rxdata_from_gtx_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(16),
      Q => rxdata_from_gtx_i(16),
      R => '0'
    );
\rxdata_from_gtx_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(17),
      Q => rxdata_from_gtx_i(17),
      R => '0'
    );
\rxdata_from_gtx_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(18),
      Q => rxdata_from_gtx_i(18),
      R => '0'
    );
\rxdata_from_gtx_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(19),
      Q => rxdata_from_gtx_i(19),
      R => '0'
    );
\rxdata_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(1),
      Q => rxdata_from_gtx_i(1),
      R => '0'
    );
\rxdata_from_gtx_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(20),
      Q => rxdata_from_gtx_i(20),
      R => '0'
    );
\rxdata_from_gtx_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(21),
      Q => rxdata_from_gtx_i(21),
      R => '0'
    );
\rxdata_from_gtx_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(22),
      Q => rxdata_from_gtx_i(22),
      R => '0'
    );
\rxdata_from_gtx_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(23),
      Q => rxdata_from_gtx_i(23),
      R => '0'
    );
\rxdata_from_gtx_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(24),
      Q => rxdata_from_gtx_i(24),
      R => '0'
    );
\rxdata_from_gtx_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(25),
      Q => rxdata_from_gtx_i(25),
      R => '0'
    );
\rxdata_from_gtx_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(26),
      Q => rxdata_from_gtx_i(26),
      R => '0'
    );
\rxdata_from_gtx_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(27),
      Q => rxdata_from_gtx_i(27),
      R => '0'
    );
\rxdata_from_gtx_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(28),
      Q => rxdata_from_gtx_i(28),
      R => '0'
    );
\rxdata_from_gtx_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(29),
      Q => rxdata_from_gtx_i(29),
      R => '0'
    );
\rxdata_from_gtx_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(2),
      Q => rxdata_from_gtx_i(2),
      R => '0'
    );
\rxdata_from_gtx_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(30),
      Q => rxdata_from_gtx_i(30),
      R => '0'
    );
\rxdata_from_gtx_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(31),
      Q => rxdata_from_gtx_i(31),
      R => '0'
    );
\rxdata_from_gtx_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(3),
      Q => rxdata_from_gtx_i(3),
      R => '0'
    );
\rxdata_from_gtx_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(4),
      Q => rxdata_from_gtx_i(4),
      R => '0'
    );
\rxdata_from_gtx_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(5),
      Q => rxdata_from_gtx_i(5),
      R => '0'
    );
\rxdata_from_gtx_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(6),
      Q => rxdata_from_gtx_i(6),
      R => '0'
    );
\rxdata_from_gtx_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(7),
      Q => rxdata_from_gtx_i(7),
      R => '0'
    );
\rxdata_from_gtx_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(8),
      Q => rxdata_from_gtx_i(8),
      R => '0'
    );
\rxdata_from_gtx_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(9),
      Q => rxdata_from_gtx_i(9),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(0),
      Q => rxdata_from_gtx_lane1_i(0),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(10),
      Q => rxdata_from_gtx_lane1_i(10),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(11),
      Q => rxdata_from_gtx_lane1_i(11),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(12),
      Q => rxdata_from_gtx_lane1_i(12),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(13),
      Q => rxdata_from_gtx_lane1_i(13),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(14),
      Q => rxdata_from_gtx_lane1_i(14),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(15),
      Q => rxdata_from_gtx_lane1_i(15),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(16),
      Q => rxdata_from_gtx_lane1_i(16),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(17),
      Q => rxdata_from_gtx_lane1_i(17),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(18),
      Q => rxdata_from_gtx_lane1_i(18),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(19),
      Q => rxdata_from_gtx_lane1_i(19),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(1),
      Q => rxdata_from_gtx_lane1_i(1),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(20),
      Q => rxdata_from_gtx_lane1_i(20),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(21),
      Q => rxdata_from_gtx_lane1_i(21),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(22),
      Q => rxdata_from_gtx_lane1_i(22),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(23),
      Q => rxdata_from_gtx_lane1_i(23),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(24),
      Q => rxdata_from_gtx_lane1_i(24),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(25),
      Q => rxdata_from_gtx_lane1_i(25),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(26),
      Q => rxdata_from_gtx_lane1_i(26),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(27),
      Q => rxdata_from_gtx_lane1_i(27),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(28),
      Q => rxdata_from_gtx_lane1_i(28),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(29),
      Q => rxdata_from_gtx_lane1_i(29),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(2),
      Q => rxdata_from_gtx_lane1_i(2),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(30),
      Q => rxdata_from_gtx_lane1_i(30),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(31),
      Q => rxdata_from_gtx_lane1_i(31),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(3),
      Q => rxdata_from_gtx_lane1_i(3),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(4),
      Q => rxdata_from_gtx_lane1_i(4),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(5),
      Q => rxdata_from_gtx_lane1_i(5),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(6),
      Q => rxdata_from_gtx_lane1_i(6),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(7),
      Q => rxdata_from_gtx_lane1_i(7),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(8),
      Q => rxdata_from_gtx_lane1_i(8),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(9),
      Q => rxdata_from_gtx_lane1_i(9),
      R => '0'
    );
rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdatavalid_i,
      Q => rxdatavalid_i,
      R => '0'
    );
rxdatavalid_lane1_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdatavalid_lane1_i,
      Q => rxdatavalid_lane1_i,
      R => '0'
    );
rxdatavalid_to_fifo_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxdatavalid_i,
      Q => rxdatavalid_to_fifo_i,
      R => '0'
    );
rxdatavalid_to_fifo_lane1_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxdatavalid_lane1_i,
      Q => rxdatavalid_to_fifo_lane1_i,
      R => '0'
    );
\rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxheader_from_gtx_i(0),
      Q => rxheader_from_gtx_i(0),
      R => '0'
    );
\rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxheader_from_gtx_i(1),
      Q => rxheader_from_gtx_i(1),
      R => '0'
    );
\rxheader_from_gtx_lane1_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxheader_from_gtx_lane1_i(0),
      Q => rxheader_from_gtx_lane1_i(0),
      R => '0'
    );
\rxheader_from_gtx_lane1_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxheader_from_gtx_lane1_i(1),
      Q => rxheader_from_gtx_lane1_i(1),
      R => '0'
    );
\rxheader_to_fifo_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxheader_from_gtx_i(0),
      Q => rxheader_to_fifo_i(0),
      R => '0'
    );
\rxheader_to_fifo_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxheader_from_gtx_i(1),
      Q => rxheader_to_fifo_i(1),
      R => '0'
    );
\rxheader_to_fifo_lane1_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxheader_from_gtx_lane1_i(0),
      Q => rxheader_to_fifo_lane1_i(0),
      R => '0'
    );
\rxheader_to_fifo_lane1_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxheader_from_gtx_lane1_i(1),
      Q => rxheader_to_fifo_lane1_i(1),
      R => '0'
    );
rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxheadervalid_i,
      Q => rxheadervalid_i,
      R => '0'
    );
rxheadervalid_lane1_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxheadervalid_lane1_i,
      Q => rxheadervalid_lane1_i,
      R => '0'
    );
rxlossofsync_out_lane1_q_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxlossofsync_out_lane1_i,
      Q => rxlossofsync_out_lane1_q,
      R => '0'
    );
rxlossofsync_out_q_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxlossofsync_out_i,
      Q => rxlossofsync_out_q,
      R => '0'
    );
rxrecclk_bufg_i: unisim.vcomponents.BUFGCTRL
    generic map(
      INIT_OUT => 0,
      PRESELECT_I0 => true,
      PRESELECT_I1 => false
    )
        port map (
      CE0 => rx_clk_locked_i,
      CE1 => '0',
      I0 => rxrecclk_from_gtx_i,
      I1 => '1',
      IGNORE0 => '0',
      IGNORE1 => '1',
      O => rxrecclk_to_fabric_i,
      S0 => '1',
      S1 => '0'
    );
rxreset_for_lanes_q_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxreset_for_lanes,
      Q => rxreset_for_lanes_q,
      R => '0'
    );
rxresetfsm_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_RX_STARTUP_FSM
     port map (
      SR(0) => gtrxreset_t,
      fsm_resetdone_to_new_gtx_rx_comb => fsm_resetdone_to_new_gtx_rx_comb,
      in0 => gtpll_locked_out_i,
      init_clk => init_clk,
      new_gtx_rx_pcsreset_comb0 => new_gtx_rx_pcsreset_comb0,
      \out\ => rx_fsm_resetdone_i,
      rx_clk_locked_i => rx_clk_locked_i,
      \rx_state_reg[0]_0\ => rxfsm_reset_i,
      rxuserrdy_t => rxuserrdy_t,
      stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg => rx_resetdone_t,
      stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => rxreset_for_lanes_q,
      stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_1 => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg,
      stg4_reg => rxrecclk_to_fabric_i
    );
scrambler_64b66b_gtx0_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SCRAMBLER_64B66B
     port map (
      E(0) => data_valid_i,
      Q(63 downto 0) => scrambled_data_i(63 downto 0),
      scrambler(11 downto 0) => scrambler(11 downto 0),
      tempData(5 downto 0) => tempData(5 downto 0),
      tx_data_i_64(57 downto 0) => tx_data_i_64(57 downto 0),
      user_clk => user_clk
    );
scrambler_64b66b_gtx0_lane1_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_SCRAMBLER_64B66B_14
     port map (
      E(0) => data_valid_i,
      Q(11 downto 0) => Q(11 downto 0),
      SCRAMBLED_DATA_OUT(63 downto 0) => scrambled_data_lane1_i(63 downto 0),
      \SCRAMBLED_DATA_OUT_reg[5]_0\(5 downto 0) => \SCRAMBLED_DATA_OUT_reg[5]\(5 downto 0),
      \scrambler_reg[0]_0\(6) => \txseq_counter_i_reg_n_0_[6]\,
      \scrambler_reg[0]_0\(5) => \txseq_counter_i_reg_n_0_[5]\,
      \scrambler_reg[0]_0\(4) => \txseq_counter_i_reg_n_0_[4]\,
      \scrambler_reg[0]_0\(3) => \txseq_counter_i_reg_n_0_[3]\,
      \scrambler_reg[0]_0\(2) => \txseq_counter_i_reg_n_0_[2]\,
      \scrambler_reg[0]_0\(1) => \txseq_counter_i_reg_n_0_[1]\,
      \scrambler_reg[0]_0\(0) => \txseq_counter_i_reg_n_0_[0]\,
      tx_data_i_0(57 downto 0) => tx_data_i_0(57 downto 0),
      \txseq_counter_i_reg[3]\ => scrambler_64b66b_gtx0_lane1_i_n_12,
      user_clk => user_clk
    );
\tx_hdr_lane1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \tx_hdr_lane1_r_reg[1]_0\(0),
      Q => tx_hdr_lane1_r(0),
      R => '0'
    );
\tx_hdr_lane1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \tx_hdr_lane1_r_reg[1]_0\(1),
      Q => tx_hdr_lane1_r(1),
      R => '0'
    );
\tx_hdr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => D(0),
      Q => tx_hdr_r(0),
      R => '0'
    );
\tx_hdr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => D(1),
      Q => tx_hdr_r(1),
      R => '0'
    );
txeof_txdv_coincide_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^txdatavalid_i\,
      I1 => s_axi_tx_tlast,
      I2 => txeof_txdv_coincide_r_reg,
      O => txeof_txdv_coincide_r0
    );
txresetfsm_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_TX_STARTUP_FSM
     port map (
      CPLL_RESET_reg_0 => txresetfsm_i_n_6,
      CPLL_RESET_reg_1 => txresetfsm_i_n_7,
      ack_flag => \Aurora_64B_Framing_lane2_Y0Y1_gtx_inst/ack_flag\,
      ack_flag_0 => \Aurora_64B_Framing_lane2_Y0Y1_gtx_inst_lane1/ack_flag\,
      gt_cpllreset_i => gt_cpllreset_i,
      gttxreset_t => gttxreset_t,
      in0 => gtpll_locked_out_i,
      init_clk => init_clk,
      mmcm_not_locked => mmcm_not_locked,
      mmcm_reset_i => mmcm_reset_i,
      \out\ => tx_fsm_resetdone_i,
      pma_init_sync => pma_init_sync,
      stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg => tx_resetdone_t,
      stg5_reg => txusrclk_gtx_reset_comb,
      sync_clk => sync_clk,
      txuserrdy_t => txuserrdy_t
    );
\txseq_counter_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \txseq_counter_i[5]_i_2_n_0\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      O => txseq_counter_i(0)
    );
\txseq_counter_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[0]\,
      I1 => \txseq_counter_i_reg_n_0_[1]\,
      O => txseq_counter_i(1)
    );
\txseq_counter_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[2]\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      I2 => \txseq_counter_i_reg_n_0_[1]\,
      O => txseq_counter_i(2)
    );
\txseq_counter_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[3]\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      I2 => \txseq_counter_i_reg_n_0_[1]\,
      I3 => \txseq_counter_i_reg_n_0_[2]\,
      O => txseq_counter_i(3)
    );
\txseq_counter_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[4]\,
      I1 => \txseq_counter_i_reg_n_0_[3]\,
      I2 => \txseq_counter_i_reg_n_0_[2]\,
      I3 => \txseq_counter_i_reg_n_0_[0]\,
      I4 => \txseq_counter_i_reg_n_0_[1]\,
      O => \txseq_counter_i[4]_i_1_n_0\
    );
\txseq_counter_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \txseq_counter_i[5]_i_2_n_0\,
      I1 => scrambler_64b66b_gtx0_lane1_i_n_12,
      I2 => \txseq_counter_i_reg_n_0_[5]\,
      O => txseq_counter_i(5)
    );
\txseq_counter_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[3]\,
      I1 => \txseq_counter_i_reg_n_0_[2]\,
      I2 => \txseq_counter_i[5]_i_3_n_0\,
      I3 => \txseq_counter_i_reg_n_0_[4]\,
      I4 => \txseq_counter_i_reg_n_0_[6]\,
      I5 => \txseq_counter_i_reg_n_0_[5]\,
      O => \txseq_counter_i[5]_i_2_n_0\
    );
\txseq_counter_i[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[0]\,
      I1 => \txseq_counter_i_reg_n_0_[1]\,
      O => \txseq_counter_i[5]_i_3_n_0\
    );
\txseq_counter_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[6]\,
      I1 => scrambler_64b66b_gtx0_lane1_i_n_12,
      I2 => \txseq_counter_i_reg_n_0_[5]\,
      O => txseq_counter_i(6)
    );
\txseq_counter_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => txseq_counter_i(0),
      Q => \txseq_counter_i_reg_n_0_[0]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => txseq_counter_i(1),
      Q => \txseq_counter_i_reg_n_0_[1]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => txseq_counter_i(2),
      Q => \txseq_counter_i_reg_n_0_[2]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => txseq_counter_i(3),
      Q => \txseq_counter_i_reg_n_0_[3]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \txseq_counter_i[4]_i_1_n_0\,
      Q => \txseq_counter_i_reg_n_0_[4]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => txseq_counter_i(5),
      Q => \txseq_counter_i_reg_n_0_[5]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => txseq_counter_i(6),
      Q => \txseq_counter_i_reg_n_0_[6]\,
      R => gtx_reset_comb
    );
\u_cdc__check_polarity\: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync_15
     port map (
      Q(1 downto 0) => rxheader_from_gtx_i(1 downto 0),
      RX_NEG_OUT_reg => \^rx_neg_out_reg_0\,
      \out\ => rxrecclk_to_fabric_i,
      rxheadervalid_i => rxheadervalid_i,
      rxheadervalid_i_reg => \u_cdc__check_polarity_n_0\,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg
    );
\u_cdc__lane1_check_polarity\: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync_16
     port map (
      Q(1 downto 0) => rxheader_from_gtx_lane1_i(1 downto 0),
      RX_NEG_OUT_LANE1_reg => \^rx_neg_out_lane1_reg_0\,
      \out\ => rxrecclk_to_fabric_i,
      rxheadervalid_lane1_i => rxheadervalid_lane1_i,
      rxheadervalid_lane1_i_reg => \u_cdc__lane1_check_polarity_n_0\,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_1
    );
u_cdc_gt_cplllock_i: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1\
     port map (
      gt_pll_lock => gt_pll_lock,
      in0 => gt_cplllock_ii,
      init_clk => init_clk,
      mmcm_reset_i => mmcm_reset_i,
      \out\ => gt_cplllock_lane1_i,
      s_level_out_d5_reg_0 => gtpll_locked_out_i
    );
u_cdc_gt_cplllock_lane1_i: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_17\
     port map (
      init_clk => init_clk,
      \out\ => gt_cplllock_lane1_i,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => gt_cplllock_lane1_ii
    );
u_cdc_hard_err_init: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized1_18\
     port map (
      E(0) => hard_err_cntr_r,
      Q(5 downto 2) => \hard_err_cntr_r_reg__0\(7 downto 4),
      Q(1 downto 0) => \hard_err_cntr_r_reg__0\(1 downto 0),
      SR(0) => HPCNT_RESET_IN,
      \hard_err_cntr_r_reg[0]\ => \hard_err_cntr_r[7]_i_5_n_0\,
      hard_err_rst_int => hard_err_rst_int,
      hard_err_rst_int_reg => u_cdc_hard_err_init_n_0,
      hard_err_rst_int_reg_0 => hard_err_rst_int_i_2_n_0,
      hard_err_rst_int_reg_1 => hard_err_rst_int_i_3_n_0,
      hard_err_rst_int_reg_2 => hard_err_rst_int_i_4_n_0,
      in0 => hard_err_usr,
      init_clk => init_clk
    );
u_cdc_rx_elastic_buferr: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized0\
     port map (
      \out\ => rx_elastic_buf_err,
      p_level_in_d1_cdc_from_reg_0 => rxrecclk_to_fabric_i,
      rx_elastic_buf_err_int => rx_elastic_buf_err_int,
      user_clk => user_clk
    );
\u_cdc_rxpolarity_\: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized2\
     port map (
      \out\ => sync_rx_polarity_r,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0,
      s_level_out_d5_reg_0 => rxrecclk_to_fabric_i
    );
\u_cdc_rxpolarity__LANE1\: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_cdc_sync__parameterized2_19\
     port map (
      \out\ => sync_rx_polarity_lane1_r,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_2,
      s_level_out_d5_reg_0 => rxrecclk_to_fabric_i
    );
u_rst_sync_blocksyncall_initclk_sync: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0\
     port map (
      \FSM_onehot_cdr_reset_fsm_r_reg[0]\ => u_rst_sync_blocksyncall_initclk_sync_n_2,
      \FSM_onehot_cdr_reset_fsm_r_reg[0]_0\ => \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0\,
      \FSM_onehot_cdr_reset_fsm_r_reg[1]\ => u_rst_sync_blocksyncall_initclk_sync_n_1,
      \FSM_onehot_cdr_reset_fsm_r_reg[1]_0\ => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      \FSM_onehot_cdr_reset_fsm_r_reg[2]\ => u_rst_sync_blocksyncall_initclk_sync_n_0,
      SR(0) => p_10_in,
      allow_block_sync_propagation => allow_block_sync_propagation,
      cdr_reset_fsm_lnkreset => cdr_reset_fsm_lnkreset,
      hard_err_rst_int => hard_err_rst_int,
      in0 => blocksync_all_lanes_inrxclk_q,
      init_clk => init_clk,
      link_reset_0_c => link_reset_0_c,
      link_reset_1_c => link_reset_1_c,
      pma_init_sync => pma_init_sync
    );
u_rst_sync_blocksyncprop_inrxclk_sync: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_20\
     port map (
      blocksync_out_i => blocksync_out_i,
      blocksync_out_lane1_i => blocksync_out_lane1_i,
      \out\ => rxrecclk_to_fabric_i,
      rxlossofsync_out_i => rxlossofsync_out_i,
      rxlossofsync_out_lane1_i => rxlossofsync_out_lane1_i,
      stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => allow_block_sync_propagation_reg_n_0
    );
u_rst_sync_fsm_resetdone: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_21\
     port map (
      fsm_resetdone_to_new_gtx_rx_comb => fsm_resetdone_to_new_gtx_rx_comb,
      \out\ => rxrecclk_to_fabric_i,
      stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => \^fsm_resetdone\
    );
u_rst_sync_gtx_reset_comb: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_22\
     port map (
      SR(0) => gtx_reset_comb,
      in0 => stableclk_gtx_reset_comb,
      user_clk => user_clk
    );
u_rst_sync_reset_initclk: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_23\
     port map (
      SR(0) => HPCNT_RESET_IN,
      \hard_err_cntr_r_reg[7]\ => \^fsm_resetdone\,
      \hard_err_cntr_r_reg[7]_0\ => cdr_reset_fsm_lnkreset_reg_n_0,
      init_clk => init_clk,
      \out\ => rxfsm_reset_i,
      pma_init_sync => pma_init_sync,
      reset_initclk => reset_initclk,
      stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg
    );
u_rst_sync_txusrclk_gtx_reset_comb: entity work.\Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync__parameterized0_24\
     port map (
      in0 => stableclk_gtx_reset_comb,
      init_clk => init_clk,
      stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => txusrclk_gtx_reset_comb
    );
\unscrambled_data_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(52),
      I1 => rxdata_from_gtx_i(13),
      I2 => descrambler_64b66b_gtx0_i_n_36,
      O => unscrambled_data_i052_out
    );
\unscrambled_data_i[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly_3(52),
      I1 => rxdata_from_gtx_lane1_i(13),
      I2 => descrambler_64b66b_gtx0_lane1_i_n_36,
      O => unscrambled_data_i052_out_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_core is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 127 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 15 );
    s_axi_tx_tlast : in STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 127 );
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 0 to 15 );
    m_axi_rx_tlast : out STD_LOGIC;
    rxp : in STD_LOGIC_VECTOR ( 0 to 1 );
    rxn : in STD_LOGIC_VECTOR ( 0 to 1 );
    txp : out STD_LOGIC_VECTOR ( 0 to 1 );
    txn : out STD_LOGIC_VECTOR ( 0 to 1 );
    gt_refclk1 : in STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    lane_up : out STD_LOGIC_VECTOR ( 0 to 1 );
    mmcm_not_locked : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    sysreset_to_core : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pma_init : in STD_LOGIC;
    gt_qpllclk_quad1_in : in STD_LOGIC;
    gt_qpllrefclk_quad1_in : in STD_LOGIC;
    drp_clk_in : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC;
    drpen_in : in STD_LOGIC;
    drpwe_in : in STD_LOGIC;
    drpaddr_in_lane1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpdi_in_lane1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out_lane1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out_lane1 : out STD_LOGIC;
    drpen_in_lane1 : in STD_LOGIC;
    drpwe_in_lane1 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC
  );
  attribute BACKWARD_COMP_MODE1 : string;
  attribute BACKWARD_COMP_MODE1 of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_core : entity is "1'b0";
  attribute BACKWARD_COMP_MODE2 : string;
  attribute BACKWARD_COMP_MODE2 of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_core : entity is "1'b0";
  attribute BACKWARD_COMP_MODE3 : string;
  attribute BACKWARD_COMP_MODE3 of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_core : entity is "1'b0";
  attribute CC_FREQ_FACTOR : string;
  attribute CC_FREQ_FACTOR of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_core : entity is "5'b11000";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_core : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_core : entity is 0;
  attribute INTER_CB_GAP : string;
  attribute INTER_CB_GAP of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_core : entity is "5'b01001";
  attribute SIM_GTXRESET_SPEEDUP : string;
  attribute SIM_GTXRESET_SPEEDUP of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_core : entity is "TRUE";
  attribute STABLE_CLOCK_PERIOD : integer;
  attribute STABLE_CLOCK_PERIOD of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_core : entity is 10;
end Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_core;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_core is
  signal \<const1>\ : STD_LOGIC;
  signal Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_177 : STD_LOGIC;
  signal Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_178 : STD_LOGIC;
  signal Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_179 : STD_LOGIC;
  signal Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_180 : STD_LOGIC;
  signal Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_181 : STD_LOGIC;
  signal Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_182 : STD_LOGIC;
  signal Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_183 : STD_LOGIC;
  signal Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_184 : STD_LOGIC;
  signal Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_191 : STD_LOGIC;
  signal Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_192 : STD_LOGIC;
  signal Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_193 : STD_LOGIC;
  signal Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_194 : STD_LOGIC;
  signal Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_195 : STD_LOGIC;
  signal Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_196 : STD_LOGIC;
  signal Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_206 : STD_LOGIC;
  signal Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_207 : STD_LOGIC;
  signal Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_210 : STD_LOGIC;
  signal Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_211 : STD_LOGIC;
  signal all_ch_bond_done_c : STD_LOGIC;
  signal aurora_lane_0_i_n_15 : STD_LOGIC;
  signal aurora_lane_0_i_n_81 : STD_LOGIC;
  signal aurora_lane_0_i_n_86 : STD_LOGIC;
  signal aurora_lane_0_i_n_89 : STD_LOGIC;
  signal aurora_lane_0_i_n_90 : STD_LOGIC;
  signal aurora_lane_0_i_n_91 : STD_LOGIC;
  signal aurora_lane_0_i_n_92 : STD_LOGIC;
  signal aurora_lane_0_i_n_93 : STD_LOGIC;
  signal aurora_lane_1_i_n_154 : STD_LOGIC;
  signal aurora_lane_1_i_n_17 : STD_LOGIC;
  signal aurora_lane_1_i_n_82 : STD_LOGIC;
  signal \cbcc_gtx0_i/fifo_dout_i_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \cbcc_gtx0_i/p_0_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cbcc_gtx0_lane1_i/fifo_dout_i_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \cbcc_gtx0_lane1_i/p_0_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ch_empty_c1 : STD_LOGIC;
  signal chan_bond_reset_i : STD_LOGIC;
  signal channel_hard_err_c : STD_LOGIC;
  signal \channel_init_sm_i/channel_bond_r\ : STD_LOGIC;
  signal \channel_init_sm_i/wait_for_lane_up_r\ : STD_LOGIC;
  signal \^channel_up\ : STD_LOGIC;
  signal channel_up_tx_if : STD_LOGIC;
  signal check_polarity_i_0 : STD_LOGIC;
  signal check_polarity_i_1 : STD_LOGIC;
  signal do_cc_i : STD_LOGIC;
  signal en_chan_sync_i : STD_LOGIC;
  signal enable_err_detect_i : STD_LOGIC;
  signal enable_err_detect_i_2 : STD_LOGIC;
  signal \err_detect_i/HARD_ERR0__0\ : STD_LOGIC;
  signal fsm_resetdone : STD_LOGIC;
  signal gen_cc_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal gen_ch_bond_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gen_na_idles_i : STD_LOGIC;
  signal gen_sep_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal global_logic_i_n_10 : STD_LOGIC;
  signal global_logic_i_n_12 : STD_LOGIC;
  signal global_logic_i_n_13 : STD_LOGIC;
  signal global_logic_i_n_14 : STD_LOGIC;
  signal global_logic_i_n_15 : STD_LOGIC;
  signal global_logic_i_n_18 : STD_LOGIC;
  signal global_logic_i_n_19 : STD_LOGIC;
  signal global_logic_i_n_9 : STD_LOGIC;
  signal got_idles_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal hard_err_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal illegal_btf_i : STD_LOGIC;
  signal illegal_btf_i_0 : STD_LOGIC;
  signal \lane_init_sm_i/ready_r_reg0\ : STD_LOGIC;
  signal \lane_init_sm_i/reset_count_r0\ : STD_LOGIC;
  signal \lane_init_sm_i/reset_count_r0_3\ : STD_LOGIC;
  signal \^lane_up\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \^link_reset_out\ : STD_LOGIC;
  signal \^m_axi_rx_tkeep\ : STD_LOGIC_VECTOR ( 1 to 15 );
  signal new_pkt_r : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal pma_init_sync : STD_LOGIC;
  signal remote_rdy_cntr : STD_LOGIC_VECTOR ( 0 to 2 );
  signal reset_lanes_i : STD_LOGIC;
  signal \rx_ll_datapath_i/p_0_in\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rx_ll_datapath_i/p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \rx_ll_datapath_i/pipe1_rx_pdu_in_progress_c\ : STD_LOGIC;
  signal \rx_ll_datapath_i/raw_data_c\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rx_ll_datapath_i/raw_data_r_0\ : STD_LOGIC;
  signal \rx_ll_datapath_i/raw_data_r_1\ : STD_LOGIC;
  signal \rx_ll_datapath_i/rx_pe_data_v_c__0\ : STD_LOGIC;
  signal \rx_ll_datapath_i/rx_sep_comb__1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rx_ll_i_n_3 : STD_LOGIC;
  signal rx_ll_i_n_4 : STD_LOGIC;
  signal rx_lossofsync_i_0 : STD_LOGIC;
  signal rx_lossofsync_i_1 : STD_LOGIC;
  signal rx_neg_i_0 : STD_LOGIC;
  signal rx_neg_i_1 : STD_LOGIC;
  signal rx_pe_data_i : STD_LOGIC_VECTOR ( 0 to 127 );
  signal rx_polarity_i_0 : STD_LOGIC;
  signal rx_polarity_i_1 : STD_LOGIC;
  signal rx_reset_i_0 : STD_LOGIC;
  signal rx_reset_i_1 : STD_LOGIC;
  signal rx_sep7_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_sep_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_sep_nb_i : STD_LOGIC_VECTOR ( 0 to 2 );
  signal rxdatavalid_to_ll_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rxreset_for_lanes : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_153_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_157_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_161_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_165_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_169_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_173_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData0\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData012_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData016_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData020_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData04_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData08_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/p_153_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/p_157_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/p_161_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/p_165_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/p_169_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/p_173_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/tempData0\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/tempData012_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/tempData016_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/tempData020_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/tempData04_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/tempData08_out\ : STD_LOGIC;
  signal soft_err_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \sym_dec_i/RXDATAVALID_IN_REG\ : STD_LOGIC;
  signal \sym_dec_i/RX_PE_DATA_V1__0\ : STD_LOGIC;
  signal \sym_gen_i/rst_pma_init_usrclk\ : STD_LOGIC;
  signal \sym_gen_i/rst_pma_init_usrclk_1\ : STD_LOGIC;
  signal \^sys_reset_out\ : STD_LOGIC;
  signal sysreset_to_core_sync : STD_LOGIC;
  signal tx_data_i_0 : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal tx_data_i_64 : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal tx_dst_rdy_n_i : STD_LOGIC;
  signal tx_header_0_i_0 : STD_LOGIC;
  signal tx_header_0_i_1 : STD_LOGIC;
  signal tx_header_1_i_0 : STD_LOGIC;
  signal tx_header_1_i_1 : STD_LOGIC;
  signal \tx_ll_control_sm_i/R0\ : STD_LOGIC;
  signal \tx_ll_control_sm_i/datavalid_in_r\ : STD_LOGIC;
  signal \tx_ll_control_sm_i/do_cc_r_reg0\ : STD_LOGIC;
  signal \tx_ll_control_sm_i/extend_cc_r\ : STD_LOGIC;
  signal \tx_ll_control_sm_i/txeof_txdv_coincide_r0\ : STD_LOGIC;
  signal tx_ll_i_n_10 : STD_LOGIC;
  signal tx_ll_i_n_11 : STD_LOGIC;
  signal tx_ll_i_n_12 : STD_LOGIC;
  signal tx_ll_i_n_121 : STD_LOGIC;
  signal tx_ll_i_n_122 : STD_LOGIC;
  signal tx_ll_i_n_123 : STD_LOGIC;
  signal tx_ll_i_n_124 : STD_LOGIC;
  signal tx_ll_i_n_125 : STD_LOGIC;
  signal tx_ll_i_n_126 : STD_LOGIC;
  signal tx_ll_i_n_127 : STD_LOGIC;
  signal tx_ll_i_n_128 : STD_LOGIC;
  signal tx_ll_i_n_129 : STD_LOGIC;
  signal tx_ll_i_n_13 : STD_LOGIC;
  signal tx_ll_i_n_130 : STD_LOGIC;
  signal tx_ll_i_n_131 : STD_LOGIC;
  signal tx_ll_i_n_132 : STD_LOGIC;
  signal tx_ll_i_n_133 : STD_LOGIC;
  signal tx_ll_i_n_134 : STD_LOGIC;
  signal tx_ll_i_n_135 : STD_LOGIC;
  signal tx_ll_i_n_136 : STD_LOGIC;
  signal tx_ll_i_n_137 : STD_LOGIC;
  signal tx_ll_i_n_138 : STD_LOGIC;
  signal tx_ll_i_n_139 : STD_LOGIC;
  signal tx_ll_i_n_14 : STD_LOGIC;
  signal tx_ll_i_n_140 : STD_LOGIC;
  signal tx_ll_i_n_141 : STD_LOGIC;
  signal tx_ll_i_n_142 : STD_LOGIC;
  signal tx_ll_i_n_144 : STD_LOGIC;
  signal tx_ll_i_n_145 : STD_LOGIC;
  signal tx_ll_i_n_146 : STD_LOGIC;
  signal tx_ll_i_n_15 : STD_LOGIC;
  signal tx_ll_i_n_16 : STD_LOGIC;
  signal tx_ll_i_n_17 : STD_LOGIC;
  signal tx_ll_i_n_18 : STD_LOGIC;
  signal tx_ll_i_n_19 : STD_LOGIC;
  signal tx_ll_i_n_20 : STD_LOGIC;
  signal tx_ll_i_n_7 : STD_LOGIC;
  signal tx_ll_i_n_8 : STD_LOGIC;
  signal tx_ll_i_n_9 : STD_LOGIC;
  signal tx_pe_data_i : STD_LOGIC_VECTOR ( 0 to 115 );
  signal txdatavalid_i : STD_LOGIC;
  signal txdatavalid_symgen_i : STD_LOGIC;
begin
  channel_up <= \^channel_up\;
  lane_up(0 to 1) <= \^lane_up\(0 to 1);
  link_reset_out <= \^link_reset_out\;
  m_axi_rx_tkeep(0) <= \<const1>\;
  m_axi_rx_tkeep(1 to 15) <= \^m_axi_rx_tkeep\(1 to 15);
  sys_reset_out <= \^sys_reset_out\;
Aurora_64B_Framing_lane2_Y0Y1_wrapper_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_WRAPPER
     port map (
      D(1) => tx_header_1_i_1,
      D(0) => tx_header_0_i_1,
      DO(63 downto 0) => \cbcc_gtx0_i/fifo_dout_i_0\(63 downto 0),
      DOP(1 downto 0) => \cbcc_gtx0_i/p_0_in\(1 downto 0),
      ENABLE_ERR_DETECT_reg => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_210,
      ENABLE_ERR_DETECT_reg_0 => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_211,
      \HARD_ERR0__0\ => \err_detect_i/HARD_ERR0__0\,
      Q(11) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_191,
      Q(10) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_192,
      Q(9) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_193,
      Q(8) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_194,
      Q(7) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_195,
      Q(6) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_196,
      Q(5) => \scrambler_64b66b_gtx0_lane1_i/p_173_in\,
      Q(4) => \scrambler_64b66b_gtx0_lane1_i/p_169_in\,
      Q(3) => \scrambler_64b66b_gtx0_lane1_i/p_165_in\,
      Q(2) => \scrambler_64b66b_gtx0_lane1_i/p_161_in\,
      Q(1) => \scrambler_64b66b_gtx0_lane1_i/p_157_in\,
      Q(0) => \scrambler_64b66b_gtx0_lane1_i/p_153_in\,
      RX_NEG_OUT_LANE1_reg_0 => rx_neg_i_0,
      RX_NEG_OUT_reg_0 => rx_neg_i_1,
      \SCRAMBLED_DATA_OUT_reg[5]\(5) => \scrambler_64b66b_gtx0_lane1_i/tempData020_out\,
      \SCRAMBLED_DATA_OUT_reg[5]\(4) => \scrambler_64b66b_gtx0_lane1_i/tempData016_out\,
      \SCRAMBLED_DATA_OUT_reg[5]\(3) => \scrambler_64b66b_gtx0_lane1_i/tempData012_out\,
      \SCRAMBLED_DATA_OUT_reg[5]\(2) => \scrambler_64b66b_gtx0_lane1_i/tempData08_out\,
      \SCRAMBLED_DATA_OUT_reg[5]\(1) => \scrambler_64b66b_gtx0_lane1_i/tempData04_out\,
      \SCRAMBLED_DATA_OUT_reg[5]\(0) => \scrambler_64b66b_gtx0_lane1_i/tempData0\,
      all_ch_bond_done_c => all_ch_bond_done_c,
      channel_up_tx_if => channel_up_tx_if,
      drp_clk_in => drp_clk_in,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpaddr_in_lane1(8 downto 0) => drpaddr_in_lane1(8 downto 0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdi_in_lane1(15 downto 0) => drpdi_in_lane1(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpdo_out_lane1(15 downto 0) => drpdo_out_lane1(15 downto 0),
      drpen_in => drpen_in,
      drpen_in_lane1 => drpen_in_lane1,
      drprdy_out => drprdy_out,
      drprdy_out_lane1 => drprdy_out_lane1,
      drpwe_in => drpwe_in,
      drpwe_in_lane1 => drpwe_in_lane1,
      en_chan_sync_i => en_chan_sync_i,
      enable_err_detect_i => enable_err_detect_i,
      enable_err_detect_i_0 => enable_err_detect_i_2,
      extend_cc_r => \tx_ll_control_sm_i/extend_cc_r\,
      extend_cc_r_reg => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_206,
      extend_cc_r_reg_0 => do_cc_i,
      fsm_resetdone => fsm_resetdone,
      gt_pll_lock => gt_pll_lock,
      gt_qpllclk_quad1_in => gt_qpllclk_quad1_in,
      gt_qpllrefclk_quad1_in => gt_qpllrefclk_quad1_in,
      gt_refclk1 => gt_refclk1,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      hard_err_usr_reg_0 => \^channel_up\,
      hold_reg_reg => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_177,
      hold_reg_reg_0 => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_178,
      illegal_btf_i => illegal_btf_i,
      illegal_btf_i_1 => illegal_btf_i_0,
      in0 => chan_bond_reset_i,
      init_clk => init_clk,
      link_reset_out => \^link_reset_out\,
      loopback(2 downto 0) => loopback(2 downto 0),
      master_do_rd_en_q_reg => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_207,
      mmcm_not_locked => mmcm_not_locked,
      pma_init_sync => pma_init_sync,
      rx_lossofsync_i_0 => rx_lossofsync_i_0,
      rx_lossofsync_i_1 => rx_lossofsync_i_1,
      rxn(0 to 1) => rxn(0 to 1),
      rxp(0 to 1) => rxp(0 to 1),
      rxreset_for_lanes => rxreset_for_lanes,
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg => check_polarity_i_1,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_0 => rx_polarity_i_1,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_1 => check_polarity_i_0,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg_2 => rx_polarity_i_0,
      scrambler(11) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_179,
      scrambler(10) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_180,
      scrambler(9) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_181,
      scrambler(8) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_182,
      scrambler(7) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_183,
      scrambler(6) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_184,
      scrambler(5) => \scrambler_64b66b_gtx0_i/p_173_in\,
      scrambler(4) => \scrambler_64b66b_gtx0_i/p_169_in\,
      scrambler(3) => \scrambler_64b66b_gtx0_i/p_165_in\,
      scrambler(2) => \scrambler_64b66b_gtx0_i/p_161_in\,
      scrambler(1) => \scrambler_64b66b_gtx0_i/p_157_in\,
      scrambler(0) => \scrambler_64b66b_gtx0_i/p_153_in\,
      stg1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg => \^sys_reset_out\,
      sync_clk => sync_clk,
      tempData(5) => \scrambler_64b66b_gtx0_i/tempData020_out\,
      tempData(4) => \scrambler_64b66b_gtx0_i/tempData016_out\,
      tempData(3) => \scrambler_64b66b_gtx0_i/tempData012_out\,
      tempData(2) => \scrambler_64b66b_gtx0_i/tempData08_out\,
      tempData(1) => \scrambler_64b66b_gtx0_i/tempData04_out\,
      tempData(0) => \scrambler_64b66b_gtx0_i/tempData0\,
      tx_data_i_0(57 downto 0) => tx_data_i_0(63 downto 6),
      tx_data_i_64(57 downto 0) => tx_data_i_64(63 downto 6),
      \tx_hdr_lane1_r_reg[1]_0\(1) => tx_header_1_i_0,
      \tx_hdr_lane1_r_reg[1]_0\(0) => tx_header_0_i_0,
      tx_out_clk => tx_out_clk,
      txdatavalid_i => txdatavalid_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      txeof_txdv_coincide_r0 => \tx_ll_control_sm_i/txeof_txdv_coincide_r0\,
      txeof_txdv_coincide_r_reg => tx_ll_i_n_144,
      txn(0 to 1) => txn(0 to 1),
      txp(0 to 1) => txp(0 to 1),
      user_clk => user_clk,
      user_clk_0(63 downto 0) => \cbcc_gtx0_lane1_i/fifo_dout_i_0\(63 downto 0),
      user_clk_1(1 downto 0) => \cbcc_gtx0_lane1_i/p_0_in\(1 downto 0)
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
aurora_lane_0_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_AURORA_LANE
     port map (
      D(1) => tx_header_1_i_1,
      D(0) => tx_header_0_i_1,
      DO(63 downto 0) => \cbcc_gtx0_i/fifo_dout_i_0\(63 downto 0),
      DOP(1 downto 0) => \cbcc_gtx0_i/p_0_in\(1 downto 0),
      \HARD_ERR0__0\ => \err_detect_i/HARD_ERR0__0\,
      Q(47) => tx_pe_data_i(0),
      Q(46) => tx_pe_data_i(1),
      Q(45) => tx_pe_data_i(2),
      Q(44) => tx_pe_data_i(3),
      Q(43) => tx_pe_data_i(4),
      Q(42) => tx_pe_data_i(5),
      Q(41) => tx_pe_data_i(6),
      Q(40) => tx_pe_data_i(7),
      Q(39) => tx_pe_data_i(8),
      Q(38) => tx_pe_data_i(9),
      Q(37) => tx_pe_data_i(10),
      Q(36) => tx_pe_data_i(11),
      Q(35) => tx_pe_data_i(12),
      Q(34) => tx_pe_data_i(13),
      Q(33) => tx_pe_data_i(14),
      Q(32) => tx_pe_data_i(15),
      Q(31) => tx_pe_data_i(16),
      Q(30) => tx_pe_data_i(17),
      Q(29) => tx_pe_data_i(18),
      Q(28) => tx_pe_data_i(19),
      Q(27) => tx_pe_data_i(20),
      Q(26) => tx_pe_data_i(21),
      Q(25) => tx_pe_data_i(22),
      Q(24) => tx_pe_data_i(23),
      Q(23) => tx_pe_data_i(24),
      Q(22) => tx_pe_data_i(25),
      Q(21) => tx_pe_data_i(26),
      Q(20) => tx_pe_data_i(27),
      Q(19) => tx_pe_data_i(28),
      Q(18) => tx_pe_data_i(29),
      Q(17) => tx_pe_data_i(30),
      Q(16) => tx_pe_data_i(31),
      Q(15) => tx_pe_data_i(32),
      Q(14) => tx_pe_data_i(33),
      Q(13) => tx_pe_data_i(34),
      Q(12) => tx_pe_data_i(35),
      Q(11) => tx_pe_data_i(36),
      Q(10) => tx_pe_data_i(37),
      Q(9) => tx_pe_data_i(38),
      Q(8) => tx_pe_data_i(39),
      Q(7) => tx_pe_data_i(40),
      Q(6) => tx_pe_data_i(41),
      Q(5) => tx_pe_data_i(42),
      Q(4) => tx_pe_data_i(43),
      Q(3) => tx_pe_data_i(44),
      Q(2) => tx_pe_data_i(45),
      Q(1) => tx_pe_data_i(46),
      Q(0) => tx_pe_data_i(47),
      RXDATAVALID_IN_REG => \sym_dec_i/RXDATAVALID_IN_REG\,
      RXDATAVALID_IN_REG_reg => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_207,
      \RX_DATA_REG_reg[0]\ => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_177,
      RX_EOF_N_inv_i_4 => aurora_lane_1_i_n_154,
      RX_IDLE_reg => \^sys_reset_out\,
      \RX_PE_DATA_V1__0\ => \sym_dec_i/RX_PE_DATA_V1__0\,
      \RX_PE_DATA_reg[0]\(63) => rx_pe_data_i(0),
      \RX_PE_DATA_reg[0]\(62) => rx_pe_data_i(1),
      \RX_PE_DATA_reg[0]\(61) => rx_pe_data_i(2),
      \RX_PE_DATA_reg[0]\(60) => rx_pe_data_i(3),
      \RX_PE_DATA_reg[0]\(59) => rx_pe_data_i(4),
      \RX_PE_DATA_reg[0]\(58) => rx_pe_data_i(5),
      \RX_PE_DATA_reg[0]\(57) => rx_pe_data_i(6),
      \RX_PE_DATA_reg[0]\(56) => rx_pe_data_i(7),
      \RX_PE_DATA_reg[0]\(55) => rx_pe_data_i(8),
      \RX_PE_DATA_reg[0]\(54) => rx_pe_data_i(9),
      \RX_PE_DATA_reg[0]\(53) => rx_pe_data_i(10),
      \RX_PE_DATA_reg[0]\(52) => rx_pe_data_i(11),
      \RX_PE_DATA_reg[0]\(51) => rx_pe_data_i(12),
      \RX_PE_DATA_reg[0]\(50) => rx_pe_data_i(13),
      \RX_PE_DATA_reg[0]\(49) => rx_pe_data_i(14),
      \RX_PE_DATA_reg[0]\(48) => rx_pe_data_i(15),
      \RX_PE_DATA_reg[0]\(47) => rx_pe_data_i(16),
      \RX_PE_DATA_reg[0]\(46) => rx_pe_data_i(17),
      \RX_PE_DATA_reg[0]\(45) => rx_pe_data_i(18),
      \RX_PE_DATA_reg[0]\(44) => rx_pe_data_i(19),
      \RX_PE_DATA_reg[0]\(43) => rx_pe_data_i(20),
      \RX_PE_DATA_reg[0]\(42) => rx_pe_data_i(21),
      \RX_PE_DATA_reg[0]\(41) => rx_pe_data_i(22),
      \RX_PE_DATA_reg[0]\(40) => rx_pe_data_i(23),
      \RX_PE_DATA_reg[0]\(39) => rx_pe_data_i(24),
      \RX_PE_DATA_reg[0]\(38) => rx_pe_data_i(25),
      \RX_PE_DATA_reg[0]\(37) => rx_pe_data_i(26),
      \RX_PE_DATA_reg[0]\(36) => rx_pe_data_i(27),
      \RX_PE_DATA_reg[0]\(35) => rx_pe_data_i(28),
      \RX_PE_DATA_reg[0]\(34) => rx_pe_data_i(29),
      \RX_PE_DATA_reg[0]\(33) => rx_pe_data_i(30),
      \RX_PE_DATA_reg[0]\(32) => rx_pe_data_i(31),
      \RX_PE_DATA_reg[0]\(31) => rx_pe_data_i(32),
      \RX_PE_DATA_reg[0]\(30) => rx_pe_data_i(33),
      \RX_PE_DATA_reg[0]\(29) => rx_pe_data_i(34),
      \RX_PE_DATA_reg[0]\(28) => rx_pe_data_i(35),
      \RX_PE_DATA_reg[0]\(27) => rx_pe_data_i(36),
      \RX_PE_DATA_reg[0]\(26) => rx_pe_data_i(37),
      \RX_PE_DATA_reg[0]\(25) => rx_pe_data_i(38),
      \RX_PE_DATA_reg[0]\(24) => rx_pe_data_i(39),
      \RX_PE_DATA_reg[0]\(23) => rx_pe_data_i(40),
      \RX_PE_DATA_reg[0]\(22) => rx_pe_data_i(41),
      \RX_PE_DATA_reg[0]\(21) => rx_pe_data_i(42),
      \RX_PE_DATA_reg[0]\(20) => rx_pe_data_i(43),
      \RX_PE_DATA_reg[0]\(19) => rx_pe_data_i(44),
      \RX_PE_DATA_reg[0]\(18) => rx_pe_data_i(45),
      \RX_PE_DATA_reg[0]\(17) => rx_pe_data_i(46),
      \RX_PE_DATA_reg[0]\(16) => rx_pe_data_i(47),
      \RX_PE_DATA_reg[0]\(15) => rx_pe_data_i(48),
      \RX_PE_DATA_reg[0]\(14) => rx_pe_data_i(49),
      \RX_PE_DATA_reg[0]\(13) => rx_pe_data_i(50),
      \RX_PE_DATA_reg[0]\(12) => rx_pe_data_i(51),
      \RX_PE_DATA_reg[0]\(11) => rx_pe_data_i(52),
      \RX_PE_DATA_reg[0]\(10) => rx_pe_data_i(53),
      \RX_PE_DATA_reg[0]\(9) => rx_pe_data_i(54),
      \RX_PE_DATA_reg[0]\(8) => rx_pe_data_i(55),
      \RX_PE_DATA_reg[0]\(7) => rx_pe_data_i(56),
      \RX_PE_DATA_reg[0]\(6) => rx_pe_data_i(57),
      \RX_PE_DATA_reg[0]\(5) => rx_pe_data_i(58),
      \RX_PE_DATA_reg[0]\(4) => rx_pe_data_i(59),
      \RX_PE_DATA_reg[0]\(3) => rx_pe_data_i(60),
      \RX_PE_DATA_reg[0]\(2) => rx_pe_data_i(61),
      \RX_PE_DATA_reg[0]\(1) => rx_pe_data_i(62),
      \RX_PE_DATA_reg[0]\(0) => rx_pe_data_i(63),
      RX_SEP7_reg(0) => \rx_ll_datapath_i/p_0_in__0\(3),
      \RX_SEP_NB_reg[0]\(2) => rx_sep_nb_i(0),
      \RX_SEP_NB_reg[0]\(1) => rx_sep_nb_i(1),
      \RX_SEP_NB_reg[0]\(0) => rx_sep_nb_i(2),
      \^soft_err_reg\ => aurora_lane_0_i_n_92,
      SOFT_ERR_reg_0 => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_210,
      \TX_DATA_reg[47]\ => tx_ll_i_n_145,
      \TX_DATA_reg[63]\(57 downto 0) => tx_data_i_64(63 downto 6),
      \TX_DATA_reg[63]_0\(15) => tx_ll_i_n_7,
      \TX_DATA_reg[63]_0\(14) => tx_ll_i_n_8,
      \TX_DATA_reg[63]_0\(13) => tx_ll_i_n_9,
      \TX_DATA_reg[63]_0\(12) => tx_ll_i_n_10,
      \TX_DATA_reg[63]_0\(11) => tx_ll_i_n_11,
      \TX_DATA_reg[63]_0\(10) => tx_ll_i_n_12,
      \TX_DATA_reg[63]_0\(9) => tx_ll_i_n_13,
      \TX_DATA_reg[63]_0\(8) => tx_ll_i_n_14,
      \TX_DATA_reg[63]_0\(7) => tx_ll_i_n_15,
      \TX_DATA_reg[63]_0\(6) => tx_ll_i_n_16,
      \TX_DATA_reg[63]_0\(5) => global_logic_i_n_9,
      \TX_DATA_reg[63]_0\(4) => global_logic_i_n_10,
      \TX_DATA_reg[63]_0\(3) => tx_ll_i_n_17,
      \TX_DATA_reg[63]_0\(2) => tx_ll_i_n_18,
      \TX_DATA_reg[63]_0\(1) => tx_ll_i_n_19,
      \TX_DATA_reg[63]_0\(0) => tx_ll_i_n_20,
      TX_HEADER_0_reg => tx_ll_i_n_124,
      TX_HEADER_0_reg_0 => tx_ll_i_n_122,
      ch_empty_c1 => ch_empty_c1,
      \chan_bond_timer_reg[0]\ => \^lane_up\(1),
      channel_up_tx_if => channel_up_tx_if,
      check_polarity_r_reg => check_polarity_i_1,
      enable_err_detect_i => enable_err_detect_i,
      execute_current_cmd_r_reg => rx_ll_i_n_3,
      execute_pipelined_cmd_r_reg(0) => rx_sep7_i(1),
      execute_pipelined_cmd_r_reg_0(0) => \rx_ll_datapath_i/p_0_in__0\(2),
      execute_pipelined_cmd_r_reg_1(0) => \rx_ll_datapath_i/p_0_in\(1),
      execute_pipelined_cmd_r_reg_2(0) => rx_sep_i(1),
      execute_pipelined_cmd_r_reg_3(0) => got_idles_i(1),
      execute_pipelined_cmd_r_reg_4 => rx_ll_i_n_4,
      gen_sep_i(0) => gen_sep_i(0),
      got_idles_i(0) => got_idles_i(0),
      hard_err_i(0) => hard_err_i(0),
      illegal_btf_i => illegal_btf_i,
      lane_up_flop_i => \^lane_up\(0),
      lane_up_flop_i_0 => aurora_lane_0_i_n_81,
      pipe1_rx_pdu_in_progress_c => \rx_ll_datapath_i/pipe1_rx_pdu_in_progress_c\,
      pipelined_cmd_valid_r_reg => aurora_lane_0_i_n_86,
      pipelined_cmd_valid_r_reg_0 => aurora_lane_0_i_n_89,
      pipelined_cmd_valid_r_reg_1 => aurora_lane_0_i_n_90,
      pipelined_cmd_valid_r_reg_2 => aurora_lane_0_i_n_91,
      pma_init_sync => pma_init_sync,
      raw_data_c(1 downto 0) => \rx_ll_datapath_i/raw_data_c\(1 downto 0),
      raw_data_r_0 => \rx_ll_datapath_i/raw_data_r_0\,
      raw_data_r_1 => \rx_ll_datapath_i/raw_data_r_1\,
      remote_rdy_cntr(0 to 2) => remote_rdy_cntr(0 to 2),
      \remote_rdy_cntr_reg[2]\ => aurora_lane_0_i_n_93,
      reset_count_r0 => \lane_init_sm_i/reset_count_r0_3\,
      reset_lanes_i => reset_lanes_i,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      rx_lossofsync_i_1 => rx_lossofsync_i_1,
      \rx_pe_data_v_c__0\ => \rx_ll_datapath_i/rx_pe_data_v_c__0\,
      rx_polarity_r_reg => rx_polarity_i_1,
      rx_reset_i_0 => rx_reset_i_0,
      rx_reset_i_1 => rx_reset_i_1,
      rx_sep7_i(0) => rx_sep7_i(0),
      \rx_sep_comb__1\(0) => \rx_ll_datapath_i/rx_sep_comb__1\(0),
      rx_sep_i(0) => rx_sep_i(0),
      rx_src_rdy_n_r_reg => \^channel_up\,
      rxdatavalid_to_ll_i(0) => rxdatavalid_to_ll_i(1),
      rxreset_for_lanes => rxreset_for_lanes,
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg => rx_neg_i_1,
      scrambler(11) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_179,
      scrambler(10) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_180,
      scrambler(9) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_181,
      scrambler(8) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_182,
      scrambler(7) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_183,
      scrambler(6) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_184,
      scrambler(5) => \scrambler_64b66b_gtx0_i/p_173_in\,
      scrambler(4) => \scrambler_64b66b_gtx0_i/p_169_in\,
      scrambler(3) => \scrambler_64b66b_gtx0_i/p_165_in\,
      scrambler(2) => \scrambler_64b66b_gtx0_i/p_161_in\,
      scrambler(1) => \scrambler_64b66b_gtx0_i/p_157_in\,
      scrambler(0) => \scrambler_64b66b_gtx0_i/p_153_in\,
      soft_err_reg(0) => soft_err_i(1),
      stg5_reg => aurora_lane_0_i_n_15,
      tempData(5) => \scrambler_64b66b_gtx0_i/tempData020_out\,
      tempData(4) => \scrambler_64b66b_gtx0_i/tempData016_out\,
      tempData(3) => \scrambler_64b66b_gtx0_i/tempData012_out\,
      tempData(2) => \scrambler_64b66b_gtx0_i/tempData08_out\,
      tempData(1) => \scrambler_64b66b_gtx0_i/tempData04_out\,
      tempData(0) => \scrambler_64b66b_gtx0_i/tempData0\,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      user_clk => user_clk
    );
aurora_lane_1_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_AURORA_LANE_0
     port map (
      CHANNEL_HARD_ERR_reg(0) => hard_err_i(0),
      CHANNEL_UP_RX_IF_reg(0) => \rx_ll_datapath_i/p_0_in__0\(2),
      D(15) => tx_ll_i_n_125,
      D(14) => tx_ll_i_n_126,
      D(13) => tx_ll_i_n_127,
      D(12) => tx_ll_i_n_128,
      D(11) => tx_ll_i_n_129,
      D(10) => tx_ll_i_n_130,
      D(9) => tx_ll_i_n_131,
      D(8) => tx_ll_i_n_132,
      D(7) => tx_ll_i_n_133,
      D(6) => tx_ll_i_n_134,
      D(5) => global_logic_i_n_13,
      D(4) => global_logic_i_n_14,
      D(3) => tx_ll_i_n_135,
      D(2) => tx_ll_i_n_136,
      D(1) => tx_ll_i_n_137,
      D(0) => tx_ll_i_n_138,
      \HARD_ERR0__0\ => \err_detect_i/HARD_ERR0__0\,
      ILLEGAL_BTF_reg => \^sys_reset_out\,
      Q(11) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_191,
      Q(10) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_192,
      Q(9) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_193,
      Q(8) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_194,
      Q(7) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_195,
      Q(6) => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_196,
      Q(5) => \scrambler_64b66b_gtx0_lane1_i/p_173_in\,
      Q(4) => \scrambler_64b66b_gtx0_lane1_i/p_169_in\,
      Q(3) => \scrambler_64b66b_gtx0_lane1_i/p_165_in\,
      Q(2) => \scrambler_64b66b_gtx0_lane1_i/p_161_in\,
      Q(1) => \scrambler_64b66b_gtx0_lane1_i/p_157_in\,
      Q(0) => \scrambler_64b66b_gtx0_lane1_i/p_153_in\,
      RXDATAVALID_IN_REG => \sym_dec_i/RXDATAVALID_IN_REG\,
      \RX_DATA_REG_reg[0]\ => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_178,
      \RX_DATA_REG_reg[63]\(63 downto 0) => \cbcc_gtx0_lane1_i/fifo_dout_i_0\(63 downto 0),
      RX_EOF_N_reg_inv => \^channel_up\,
      RX_HEADER_1_REG_reg(1 downto 0) => \cbcc_gtx0_lane1_i/p_0_in\(1 downto 0),
      RX_IDLE_reg(0) => got_idles_i(1),
      RX_IDLE_reg_0 => aurora_lane_1_i_n_82,
      \RX_PE_DATA_V1__0\ => \sym_dec_i/RX_PE_DATA_V1__0\,
      \RX_PE_DATA_reg[0]\(63) => rx_pe_data_i(64),
      \RX_PE_DATA_reg[0]\(62) => rx_pe_data_i(65),
      \RX_PE_DATA_reg[0]\(61) => rx_pe_data_i(66),
      \RX_PE_DATA_reg[0]\(60) => rx_pe_data_i(67),
      \RX_PE_DATA_reg[0]\(59) => rx_pe_data_i(68),
      \RX_PE_DATA_reg[0]\(58) => rx_pe_data_i(69),
      \RX_PE_DATA_reg[0]\(57) => rx_pe_data_i(70),
      \RX_PE_DATA_reg[0]\(56) => rx_pe_data_i(71),
      \RX_PE_DATA_reg[0]\(55) => rx_pe_data_i(72),
      \RX_PE_DATA_reg[0]\(54) => rx_pe_data_i(73),
      \RX_PE_DATA_reg[0]\(53) => rx_pe_data_i(74),
      \RX_PE_DATA_reg[0]\(52) => rx_pe_data_i(75),
      \RX_PE_DATA_reg[0]\(51) => rx_pe_data_i(76),
      \RX_PE_DATA_reg[0]\(50) => rx_pe_data_i(77),
      \RX_PE_DATA_reg[0]\(49) => rx_pe_data_i(78),
      \RX_PE_DATA_reg[0]\(48) => rx_pe_data_i(79),
      \RX_PE_DATA_reg[0]\(47) => rx_pe_data_i(80),
      \RX_PE_DATA_reg[0]\(46) => rx_pe_data_i(81),
      \RX_PE_DATA_reg[0]\(45) => rx_pe_data_i(82),
      \RX_PE_DATA_reg[0]\(44) => rx_pe_data_i(83),
      \RX_PE_DATA_reg[0]\(43) => rx_pe_data_i(84),
      \RX_PE_DATA_reg[0]\(42) => rx_pe_data_i(85),
      \RX_PE_DATA_reg[0]\(41) => rx_pe_data_i(86),
      \RX_PE_DATA_reg[0]\(40) => rx_pe_data_i(87),
      \RX_PE_DATA_reg[0]\(39) => rx_pe_data_i(88),
      \RX_PE_DATA_reg[0]\(38) => rx_pe_data_i(89),
      \RX_PE_DATA_reg[0]\(37) => rx_pe_data_i(90),
      \RX_PE_DATA_reg[0]\(36) => rx_pe_data_i(91),
      \RX_PE_DATA_reg[0]\(35) => rx_pe_data_i(92),
      \RX_PE_DATA_reg[0]\(34) => rx_pe_data_i(93),
      \RX_PE_DATA_reg[0]\(33) => rx_pe_data_i(94),
      \RX_PE_DATA_reg[0]\(32) => rx_pe_data_i(95),
      \RX_PE_DATA_reg[0]\(31) => rx_pe_data_i(96),
      \RX_PE_DATA_reg[0]\(30) => rx_pe_data_i(97),
      \RX_PE_DATA_reg[0]\(29) => rx_pe_data_i(98),
      \RX_PE_DATA_reg[0]\(28) => rx_pe_data_i(99),
      \RX_PE_DATA_reg[0]\(27) => rx_pe_data_i(100),
      \RX_PE_DATA_reg[0]\(26) => rx_pe_data_i(101),
      \RX_PE_DATA_reg[0]\(25) => rx_pe_data_i(102),
      \RX_PE_DATA_reg[0]\(24) => rx_pe_data_i(103),
      \RX_PE_DATA_reg[0]\(23) => rx_pe_data_i(104),
      \RX_PE_DATA_reg[0]\(22) => rx_pe_data_i(105),
      \RX_PE_DATA_reg[0]\(21) => rx_pe_data_i(106),
      \RX_PE_DATA_reg[0]\(20) => rx_pe_data_i(107),
      \RX_PE_DATA_reg[0]\(19) => rx_pe_data_i(108),
      \RX_PE_DATA_reg[0]\(18) => rx_pe_data_i(109),
      \RX_PE_DATA_reg[0]\(17) => rx_pe_data_i(110),
      \RX_PE_DATA_reg[0]\(16) => rx_pe_data_i(111),
      \RX_PE_DATA_reg[0]\(15) => rx_pe_data_i(112),
      \RX_PE_DATA_reg[0]\(14) => rx_pe_data_i(113),
      \RX_PE_DATA_reg[0]\(13) => rx_pe_data_i(114),
      \RX_PE_DATA_reg[0]\(12) => rx_pe_data_i(115),
      \RX_PE_DATA_reg[0]\(11) => rx_pe_data_i(116),
      \RX_PE_DATA_reg[0]\(10) => rx_pe_data_i(117),
      \RX_PE_DATA_reg[0]\(9) => rx_pe_data_i(118),
      \RX_PE_DATA_reg[0]\(8) => rx_pe_data_i(119),
      \RX_PE_DATA_reg[0]\(7) => rx_pe_data_i(120),
      \RX_PE_DATA_reg[0]\(6) => rx_pe_data_i(121),
      \RX_PE_DATA_reg[0]\(5) => rx_pe_data_i(122),
      \RX_PE_DATA_reg[0]\(4) => rx_pe_data_i(123),
      \RX_PE_DATA_reg[0]\(3) => rx_pe_data_i(124),
      \RX_PE_DATA_reg[0]\(2) => rx_pe_data_i(125),
      \RX_PE_DATA_reg[0]\(1) => rx_pe_data_i(126),
      \RX_PE_DATA_reg[0]\(0) => rx_pe_data_i(127),
      RX_SEP7_reg(0) => rx_sep7_i(1),
      RX_SEP7_reg_0 => aurora_lane_1_i_n_154,
      RX_SEP_reg(0) => rx_sep_i(1),
      SOFT_ERR_reg(0) => soft_err_i(1),
      SOFT_ERR_reg_0 => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_211,
      \TX_DATA_reg[44]\(5) => \scrambler_64b66b_gtx0_lane1_i/tempData020_out\,
      \TX_DATA_reg[44]\(4) => \scrambler_64b66b_gtx0_lane1_i/tempData016_out\,
      \TX_DATA_reg[44]\(3) => \scrambler_64b66b_gtx0_lane1_i/tempData012_out\,
      \TX_DATA_reg[44]\(2) => \scrambler_64b66b_gtx0_lane1_i/tempData08_out\,
      \TX_DATA_reg[44]\(1) => \scrambler_64b66b_gtx0_lane1_i/tempData04_out\,
      \TX_DATA_reg[44]\(0) => \scrambler_64b66b_gtx0_lane1_i/tempData0\,
      \TX_DATA_reg[47]\ => tx_ll_i_n_146,
      \TX_DATA_reg[63]\(57 downto 0) => tx_data_i_0(63 downto 6),
      \TX_DATA_reg[7]\(47) => tx_pe_data_i(64),
      \TX_DATA_reg[7]\(46) => tx_pe_data_i(65),
      \TX_DATA_reg[7]\(45) => tx_pe_data_i(66),
      \TX_DATA_reg[7]\(44) => tx_pe_data_i(67),
      \TX_DATA_reg[7]\(43) => tx_pe_data_i(68),
      \TX_DATA_reg[7]\(42) => tx_pe_data_i(69),
      \TX_DATA_reg[7]\(41) => tx_pe_data_i(70),
      \TX_DATA_reg[7]\(40) => tx_pe_data_i(71),
      \TX_DATA_reg[7]\(39) => tx_pe_data_i(72),
      \TX_DATA_reg[7]\(38) => tx_pe_data_i(73),
      \TX_DATA_reg[7]\(37) => tx_pe_data_i(74),
      \TX_DATA_reg[7]\(36) => tx_pe_data_i(75),
      \TX_DATA_reg[7]\(35) => tx_pe_data_i(76),
      \TX_DATA_reg[7]\(34) => tx_pe_data_i(77),
      \TX_DATA_reg[7]\(33) => tx_pe_data_i(78),
      \TX_DATA_reg[7]\(32) => tx_pe_data_i(79),
      \TX_DATA_reg[7]\(31) => tx_pe_data_i(80),
      \TX_DATA_reg[7]\(30) => tx_pe_data_i(81),
      \TX_DATA_reg[7]\(29) => tx_pe_data_i(82),
      \TX_DATA_reg[7]\(28) => tx_pe_data_i(83),
      \TX_DATA_reg[7]\(27) => tx_pe_data_i(84),
      \TX_DATA_reg[7]\(26) => tx_pe_data_i(85),
      \TX_DATA_reg[7]\(25) => tx_pe_data_i(86),
      \TX_DATA_reg[7]\(24) => tx_pe_data_i(87),
      \TX_DATA_reg[7]\(23) => tx_pe_data_i(88),
      \TX_DATA_reg[7]\(22) => tx_pe_data_i(89),
      \TX_DATA_reg[7]\(21) => tx_pe_data_i(90),
      \TX_DATA_reg[7]\(20) => tx_pe_data_i(91),
      \TX_DATA_reg[7]\(19) => tx_pe_data_i(92),
      \TX_DATA_reg[7]\(18) => tx_pe_data_i(93),
      \TX_DATA_reg[7]\(17) => tx_pe_data_i(94),
      \TX_DATA_reg[7]\(16) => tx_pe_data_i(95),
      \TX_DATA_reg[7]\(15) => tx_pe_data_i(96),
      \TX_DATA_reg[7]\(14) => tx_pe_data_i(97),
      \TX_DATA_reg[7]\(13) => tx_pe_data_i(98),
      \TX_DATA_reg[7]\(12) => tx_pe_data_i(99),
      \TX_DATA_reg[7]\(11) => tx_pe_data_i(100),
      \TX_DATA_reg[7]\(10) => tx_pe_data_i(101),
      \TX_DATA_reg[7]\(9) => tx_pe_data_i(102),
      \TX_DATA_reg[7]\(8) => tx_pe_data_i(103),
      \TX_DATA_reg[7]\(7) => tx_pe_data_i(104),
      \TX_DATA_reg[7]\(6) => tx_pe_data_i(105),
      \TX_DATA_reg[7]\(5) => tx_pe_data_i(106),
      \TX_DATA_reg[7]\(4) => tx_pe_data_i(107),
      \TX_DATA_reg[7]\(3) => tx_pe_data_i(108),
      \TX_DATA_reg[7]\(2) => tx_pe_data_i(109),
      \TX_DATA_reg[7]\(1) => tx_pe_data_i(110),
      \TX_DATA_reg[7]\(0) => tx_pe_data_i(111),
      TX_HEADER_0_reg => tx_ll_i_n_142,
      TX_HEADER_0_reg_0 => tx_ll_i_n_140,
      TX_HEADER_1_reg(1) => tx_header_1_i_0,
      TX_HEADER_1_reg(0) => tx_header_0_i_0,
      ch_empty_c1 => ch_empty_c1,
      channel_hard_err_c => channel_hard_err_c,
      channel_up_tx_if => channel_up_tx_if,
      check_polarity_r_reg => check_polarity_i_0,
      enable_err_detect_i => enable_err_detect_i_2,
      gen_sep_i(0) => gen_sep_i(1),
      got_idles_i(0) => got_idles_i(0),
      hard_err_i(0) => hard_err_i(1),
      illegal_btf_i => illegal_btf_i_0,
      lane_up_flop_i => \^lane_up\(1),
      pma_init_sync => pma_init_sync,
      raw_data_c(3 downto 0) => \rx_ll_datapath_i/raw_data_c\(5 downto 2),
      ready_r_reg0 => \lane_init_sm_i/ready_r_reg0\,
      remote_rdy_cntr(0 to 2) => remote_rdy_cntr(0 to 2),
      reset_count_r0 => \lane_init_sm_i/reset_count_r0\,
      reset_lanes_i => reset_lanes_i,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk_1\,
      rx_lossofsync_i_0 => rx_lossofsync_i_0,
      \rx_pe_data_v_c__0\ => \rx_ll_datapath_i/rx_pe_data_v_c__0\,
      rx_polarity_r_reg => rx_polarity_i_0,
      rx_reset_i_0 => rx_reset_i_0,
      rx_sep7_i(0) => rx_sep7_i(0),
      \rx_sep_comb__1\(0) => \rx_ll_datapath_i/rx_sep_comb__1\(0),
      rx_sep_i(0) => rx_sep_i(0),
      rxdatavalid_to_ll_i(0) => rxdatavalid_to_ll_i(1),
      s_level_out_d1_Aurora_64B_Framing_lane2_Y0Y1_cdc_to_reg => rx_neg_i_0,
      \srlc32e0[4].SRLC32E_inst\(2) => rx_sep_nb_i(0),
      \srlc32e0[4].SRLC32E_inst\(1) => rx_sep_nb_i(1),
      \srlc32e0[4].SRLC32E_inst\(0) => rx_sep_nb_i(2),
      stg5_reg => aurora_lane_1_i_n_17,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      user_clk => user_clk
    );
axi_to_ll_data_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_AXI_TO_LL
     port map (
      new_pkt_r => new_pkt_r,
      new_pkt_r_reg_0 => global_logic_i_n_19,
      user_clk => user_clk
    );
core_reset_logic_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_RESET_LOGIC
     port map (
      SYSTEM_RESET_reg_0 => \^sys_reset_out\,
      fsm_resetdone => fsm_resetdone,
      hard_err_i(0) => hard_err_i(1),
      link_reset_out => \^link_reset_out\,
      power_down => power_down,
      ready_r_reg0 => \lane_init_sm_i/ready_r_reg0\,
      reset_count_r0 => \lane_init_sm_i/reset_count_r0_3\,
      reset_count_r0_0 => \lane_init_sm_i/reset_count_r0\,
      rx_reset_i_0 => rx_reset_i_0,
      rx_reset_i_1 => rx_reset_i_1,
      sysreset_to_core_sync => sysreset_to_core_sync,
      user_clk => user_clk
    );
global_logic_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_GLOBAL_LOGIC
     port map (
      CHANNEL_UP_RX_IF_reg => \^channel_up\,
      CHANNEL_UP_TX_IF_reg => global_logic_i_n_19,
      CHANNEL_UP_TX_IF_reg_0 => \^sys_reset_out\,
      D(1) => global_logic_i_n_13,
      D(0) => global_logic_i_n_14,
      Q(3) => tx_pe_data_i(50),
      Q(2) => tx_pe_data_i(51),
      Q(1) => tx_pe_data_i(114),
      Q(0) => tx_pe_data_i(115),
      R0 => \tx_ll_control_sm_i/R0\,
      \TX_DATA_reg[52]\ => aurora_lane_0_i_n_15,
      \TX_DATA_reg[52]_0\ => tx_ll_i_n_123,
      \TX_DATA_reg[52]_1\ => aurora_lane_1_i_n_17,
      \TX_DATA_reg[52]_2\ => tx_ll_i_n_141,
      \TX_DATA_reg[53]\ => tx_ll_i_n_121,
      \TX_DATA_reg[53]_0\ => tx_ll_i_n_139,
      all_ch_bond_done_c => all_ch_bond_done_c,
      any_idles_r_reg => aurora_lane_1_i_n_82,
      \chan_bond_timer_reg[0]\ => aurora_lane_0_i_n_81,
      channel_bond_r => \channel_init_sm_i/channel_bond_r\,
      channel_bond_r_reg => global_logic_i_n_18,
      channel_hard_err_c => channel_hard_err_c,
      channel_up_tx_if => channel_up_tx_if,
      datavalid_in_r => \tx_ll_control_sm_i/datavalid_in_r\,
      en_chan_sync_i => en_chan_sync_i,
      gen_cc_i(0 to 1) => gen_cc_i(0 to 1),
      gen_ch_bond_i(0) => gen_ch_bond_i(0),
      gen_na_idles_i => gen_na_idles_i,
      hard_err => hard_err,
      in0 => chan_bond_reset_i,
      lane_up(0) => \^lane_up\(0),
      new_pkt_r => new_pkt_r,
      p_0_in => p_0_in,
      remote_ready_r_reg => aurora_lane_0_i_n_93,
      reset_lanes_i => reset_lanes_i,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      rst_pma_init_usrclk_0 => \sym_gen_i/rst_pma_init_usrclk_1\,
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      stg5_reg(1) => global_logic_i_n_9,
      stg5_reg(0) => global_logic_i_n_10,
      stg5_reg_0 => global_logic_i_n_12,
      stg5_reg_1 => global_logic_i_n_15,
      tx_dst_rdy_n_i => tx_dst_rdy_n_i,
      user_clk => user_clk,
      wait_for_lane_up_r => \channel_init_sm_i/wait_for_lane_up_r\,
      wait_for_lane_up_r_reg => \^lane_up\(1)
    );
gt_reset_sync: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync
     port map (
      init_clk => init_clk,
      pma_init => pma_init,
      pma_init_sync => pma_init_sync
    );
reset_pb_sync: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_rst_sync_1
     port map (
      sysreset_to_core => sysreset_to_core,
      sysreset_to_core_sync => sysreset_to_core_sync,
      user_clk => user_clk
    );
rx_ll_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_RX_LL
     port map (
      execute_current_cmd_r_reg => rx_ll_i_n_3,
      execute_current_cmd_r_reg_0 => aurora_lane_0_i_n_90,
      execute_pipelined_cmd_r_reg => rx_ll_i_n_4,
      execute_pipelined_cmd_r_reg_0 => aurora_lane_0_i_n_91,
      m_axi_rx_tdata(0 to 127) => m_axi_rx_tdata(0 to 127),
      m_axi_rx_tkeep(14) => \^m_axi_rx_tkeep\(1),
      m_axi_rx_tkeep(13) => \^m_axi_rx_tkeep\(2),
      m_axi_rx_tkeep(12) => \^m_axi_rx_tkeep\(3),
      m_axi_rx_tkeep(11) => \^m_axi_rx_tkeep\(4),
      m_axi_rx_tkeep(10) => \^m_axi_rx_tkeep\(5),
      m_axi_rx_tkeep(9) => \^m_axi_rx_tkeep\(6),
      m_axi_rx_tkeep(8) => \^m_axi_rx_tkeep\(7),
      m_axi_rx_tkeep(7) => \^m_axi_rx_tkeep\(8),
      m_axi_rx_tkeep(6) => \^m_axi_rx_tkeep\(9),
      m_axi_rx_tkeep(5) => \^m_axi_rx_tkeep\(10),
      m_axi_rx_tkeep(4) => \^m_axi_rx_tkeep\(11),
      m_axi_rx_tkeep(3) => \^m_axi_rx_tkeep\(12),
      m_axi_rx_tkeep(2) => \^m_axi_rx_tkeep\(13),
      m_axi_rx_tkeep(1) => \^m_axi_rx_tkeep\(14),
      m_axi_rx_tkeep(0) => \^m_axi_rx_tkeep\(15),
      m_axi_rx_tlast => m_axi_rx_tlast,
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      p_0_in => p_0_in,
      p_0_in_0(1 downto 0) => \rx_ll_datapath_i/p_0_in__0\(3 downto 2),
      pipe1_rx_pdu_in_progress_c => \rx_ll_datapath_i/pipe1_rx_pdu_in_progress_c\,
      pipelined_cmd_valid_r_reg(0) => \rx_ll_datapath_i/p_0_in\(1),
      pipelined_cmd_valid_r_reg_0 => aurora_lane_0_i_n_89,
      raw_data_c(5 downto 0) => \rx_ll_datapath_i/raw_data_c\(5 downto 0),
      raw_data_r_0 => \rx_ll_datapath_i/raw_data_r_0\,
      raw_data_r_1 => \rx_ll_datapath_i/raw_data_r_1\,
      rx_pe_data_i(0 to 127) => rx_pe_data_i(0 to 127),
      rx_src_rdy_n_r_reg => aurora_lane_0_i_n_86,
      user_clk => user_clk
    );
soft_err_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => aurora_lane_0_i_n_92,
      Q => soft_err,
      R => \^sys_reset_out\
    );
standard_cc_module_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_STANDARD_CC_MODULE
     port map (
      DO_CC => do_cc_i,
      SR => p_0_in,
      \count_24d_srl_r_reg[22]_0\ => \^channel_up\,
      do_cc_r_reg0 => \tx_ll_control_sm_i/do_cc_r_reg0\,
      extend_cc_r => \tx_ll_control_sm_i/extend_cc_r\,
      user_clk => user_clk
    );
tx_ll_i: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_TX_LL
     port map (
      D(13) => tx_ll_i_n_125,
      D(12) => tx_ll_i_n_126,
      D(11) => tx_ll_i_n_127,
      D(10) => tx_ll_i_n_128,
      D(9) => tx_ll_i_n_129,
      D(8) => tx_ll_i_n_130,
      D(7) => tx_ll_i_n_131,
      D(6) => tx_ll_i_n_132,
      D(5) => tx_ll_i_n_133,
      D(4) => tx_ll_i_n_134,
      D(3) => tx_ll_i_n_135,
      D(2) => tx_ll_i_n_136,
      D(1) => tx_ll_i_n_137,
      D(0) => tx_ll_i_n_138,
      DO_CC => do_cc_i,
      \GEN_SEP7_reg[0]\(13) => tx_ll_i_n_7,
      \GEN_SEP7_reg[0]\(12) => tx_ll_i_n_8,
      \GEN_SEP7_reg[0]\(11) => tx_ll_i_n_9,
      \GEN_SEP7_reg[0]\(10) => tx_ll_i_n_10,
      \GEN_SEP7_reg[0]\(9) => tx_ll_i_n_11,
      \GEN_SEP7_reg[0]\(8) => tx_ll_i_n_12,
      \GEN_SEP7_reg[0]\(7) => tx_ll_i_n_13,
      \GEN_SEP7_reg[0]\(6) => tx_ll_i_n_14,
      \GEN_SEP7_reg[0]\(5) => tx_ll_i_n_15,
      \GEN_SEP7_reg[0]\(4) => tx_ll_i_n_16,
      \GEN_SEP7_reg[0]\(3) => tx_ll_i_n_17,
      \GEN_SEP7_reg[0]\(2) => tx_ll_i_n_18,
      \GEN_SEP7_reg[0]\(1) => tx_ll_i_n_19,
      \GEN_SEP7_reg[0]\(0) => tx_ll_i_n_20,
      \GEN_SEP7_reg[0]_0\ => tx_ll_i_n_121,
      \GEN_SEP7_reg[0]_1\ => tx_ll_i_n_124,
      \GEN_SEP7_reg[1]\ => tx_ll_i_n_139,
      \GEN_SEP7_reg[1]_0\ => tx_ll_i_n_142,
      Q(99) => tx_pe_data_i(0),
      Q(98) => tx_pe_data_i(1),
      Q(97) => tx_pe_data_i(2),
      Q(96) => tx_pe_data_i(3),
      Q(95) => tx_pe_data_i(4),
      Q(94) => tx_pe_data_i(5),
      Q(93) => tx_pe_data_i(6),
      Q(92) => tx_pe_data_i(7),
      Q(91) => tx_pe_data_i(8),
      Q(90) => tx_pe_data_i(9),
      Q(89) => tx_pe_data_i(10),
      Q(88) => tx_pe_data_i(11),
      Q(87) => tx_pe_data_i(12),
      Q(86) => tx_pe_data_i(13),
      Q(85) => tx_pe_data_i(14),
      Q(84) => tx_pe_data_i(15),
      Q(83) => tx_pe_data_i(16),
      Q(82) => tx_pe_data_i(17),
      Q(81) => tx_pe_data_i(18),
      Q(80) => tx_pe_data_i(19),
      Q(79) => tx_pe_data_i(20),
      Q(78) => tx_pe_data_i(21),
      Q(77) => tx_pe_data_i(22),
      Q(76) => tx_pe_data_i(23),
      Q(75) => tx_pe_data_i(24),
      Q(74) => tx_pe_data_i(25),
      Q(73) => tx_pe_data_i(26),
      Q(72) => tx_pe_data_i(27),
      Q(71) => tx_pe_data_i(28),
      Q(70) => tx_pe_data_i(29),
      Q(69) => tx_pe_data_i(30),
      Q(68) => tx_pe_data_i(31),
      Q(67) => tx_pe_data_i(32),
      Q(66) => tx_pe_data_i(33),
      Q(65) => tx_pe_data_i(34),
      Q(64) => tx_pe_data_i(35),
      Q(63) => tx_pe_data_i(36),
      Q(62) => tx_pe_data_i(37),
      Q(61) => tx_pe_data_i(38),
      Q(60) => tx_pe_data_i(39),
      Q(59) => tx_pe_data_i(40),
      Q(58) => tx_pe_data_i(41),
      Q(57) => tx_pe_data_i(42),
      Q(56) => tx_pe_data_i(43),
      Q(55) => tx_pe_data_i(44),
      Q(54) => tx_pe_data_i(45),
      Q(53) => tx_pe_data_i(46),
      Q(52) => tx_pe_data_i(47),
      Q(51) => tx_pe_data_i(50),
      Q(50) => tx_pe_data_i(51),
      Q(49) => tx_pe_data_i(64),
      Q(48) => tx_pe_data_i(65),
      Q(47) => tx_pe_data_i(66),
      Q(46) => tx_pe_data_i(67),
      Q(45) => tx_pe_data_i(68),
      Q(44) => tx_pe_data_i(69),
      Q(43) => tx_pe_data_i(70),
      Q(42) => tx_pe_data_i(71),
      Q(41) => tx_pe_data_i(72),
      Q(40) => tx_pe_data_i(73),
      Q(39) => tx_pe_data_i(74),
      Q(38) => tx_pe_data_i(75),
      Q(37) => tx_pe_data_i(76),
      Q(36) => tx_pe_data_i(77),
      Q(35) => tx_pe_data_i(78),
      Q(34) => tx_pe_data_i(79),
      Q(33) => tx_pe_data_i(80),
      Q(32) => tx_pe_data_i(81),
      Q(31) => tx_pe_data_i(82),
      Q(30) => tx_pe_data_i(83),
      Q(29) => tx_pe_data_i(84),
      Q(28) => tx_pe_data_i(85),
      Q(27) => tx_pe_data_i(86),
      Q(26) => tx_pe_data_i(87),
      Q(25) => tx_pe_data_i(88),
      Q(24) => tx_pe_data_i(89),
      Q(23) => tx_pe_data_i(90),
      Q(22) => tx_pe_data_i(91),
      Q(21) => tx_pe_data_i(92),
      Q(20) => tx_pe_data_i(93),
      Q(19) => tx_pe_data_i(94),
      Q(18) => tx_pe_data_i(95),
      Q(17) => tx_pe_data_i(96),
      Q(16) => tx_pe_data_i(97),
      Q(15) => tx_pe_data_i(98),
      Q(14) => tx_pe_data_i(99),
      Q(13) => tx_pe_data_i(100),
      Q(12) => tx_pe_data_i(101),
      Q(11) => tx_pe_data_i(102),
      Q(10) => tx_pe_data_i(103),
      Q(9) => tx_pe_data_i(104),
      Q(8) => tx_pe_data_i(105),
      Q(7) => tx_pe_data_i(106),
      Q(6) => tx_pe_data_i(107),
      Q(5) => tx_pe_data_i(108),
      Q(4) => tx_pe_data_i(109),
      Q(3) => tx_pe_data_i(110),
      Q(2) => tx_pe_data_i(111),
      Q(1) => tx_pe_data_i(114),
      Q(0) => tx_pe_data_i(115),
      R0 => \tx_ll_control_sm_i/R0\,
      \TX_DATA_reg[47]\ => global_logic_i_n_12,
      \TX_DATA_reg[47]_0\ => global_logic_i_n_15,
      \TX_DATA_reg[55]\ => aurora_lane_0_i_n_15,
      \TX_DATA_reg[55]_0\ => global_logic_i_n_18,
      \TX_DATA_reg[55]_1\ => aurora_lane_1_i_n_17,
      \TX_PE_DATA_V_reg[0]\ => tx_ll_i_n_123,
      \TX_PE_DATA_V_reg[1]\ => tx_ll_i_n_141,
      channel_bond_r => \channel_init_sm_i/channel_bond_r\,
      channel_up_tx_if => channel_up_tx_if,
      datavalid_in_r => \tx_ll_control_sm_i/datavalid_in_r\,
      do_cc_r_reg0 => \tx_ll_control_sm_i/do_cc_r_reg0\,
      extend_cc_r => \tx_ll_control_sm_i/extend_cc_r\,
      extend_cc_r_reg => Aurora_64B_Framing_lane2_Y0Y1_wrapper_i_n_206,
      gen_cc_i(0 to 1) => gen_cc_i(0 to 1),
      gen_ch_bond_i(0) => gen_ch_bond_i(0),
      gen_ch_bond_int_reg => tx_ll_i_n_122,
      gen_ch_bond_int_reg_0 => tx_ll_i_n_140,
      gen_na_idles_i => gen_na_idles_i,
      gen_sep_i(0 to 1) => gen_sep_i(0 to 1),
      new_pkt_r => new_pkt_r,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      rst_pma_init_usrclk_0 => \sym_gen_i/rst_pma_init_usrclk_1\,
      s_axi_tx_tdata(0 to 127) => s_axi_tx_tdata(0 to 127),
      s_axi_tx_tkeep(0 to 15) => s_axi_tx_tkeep(0 to 15),
      s_axi_tx_tkeep_1_sp_1 => tx_ll_i_n_144,
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      stg5_reg => tx_ll_i_n_145,
      stg5_reg_0 => tx_ll_i_n_146,
      tx_dst_rdy_n_i => tx_dst_rdy_n_i,
      txdatavalid_i => txdatavalid_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      txeof_txdv_coincide_r0 => \tx_ll_control_sm_i/txeof_txdv_coincide_r0\,
      user_clk => user_clk,
      wait_for_lane_up_r => \channel_init_sm_i/wait_for_lane_up_r\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Aurora_64B_Framing_lane2_Y0Y1 is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 127 );
    s_axi_tx_tlast : in STD_LOGIC;
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 15 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 127 );
    m_axi_rx_tlast : out STD_LOGIC;
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 0 to 15 );
    m_axi_rx_tvalid : out STD_LOGIC;
    rxp : in STD_LOGIC_VECTOR ( 0 to 1 );
    rxn : in STD_LOGIC_VECTOR ( 0 to 1 );
    txp : out STD_LOGIC_VECTOR ( 0 to 1 );
    txn : out STD_LOGIC_VECTOR ( 0 to 1 );
    refclk1_in : in STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    lane_up : out STD_LOGIC_VECTOR ( 0 to 1 );
    mmcm_not_locked : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    reset_pb : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pma_init : in STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    drp_clk_in : in STD_LOGIC;
    gt_qpllclk_quad1_in : in STD_LOGIC;
    gt_qpllrefclk_quad1_in : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC;
    drpen_in : in STD_LOGIC;
    drpwe_in : in STD_LOGIC;
    drpaddr_in_lane1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpdi_in_lane1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out_lane1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out_lane1 : out STD_LOGIC;
    drpen_in_lane1 : in STD_LOGIC;
    drpwe_in_lane1 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of Aurora_64B_Framing_lane2_Y0Y1 : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of Aurora_64B_Framing_lane2_Y0Y1 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of Aurora_64B_Framing_lane2_Y0Y1 : entity is "aurora_64b66b_v11_2_6, Coregen v14.3_ip3, Number of lanes = 2, Line rate is double6.25Gbps, Reference Clock is double156.25MHz, Interface is Framing, Flow Control is None and is operating in DUPLEX configuration";
end Aurora_64B_Framing_lane2_Y0Y1;

architecture STRUCTURE of Aurora_64B_Framing_lane2_Y0Y1 is
  attribute BACKWARD_COMP_MODE1 : string;
  attribute BACKWARD_COMP_MODE1 of inst : label is "1'b0";
  attribute BACKWARD_COMP_MODE2 : string;
  attribute BACKWARD_COMP_MODE2 of inst : label is "1'b0";
  attribute BACKWARD_COMP_MODE3 : string;
  attribute BACKWARD_COMP_MODE3 of inst : label is "1'b0";
  attribute CC_FREQ_FACTOR : string;
  attribute CC_FREQ_FACTOR of inst : label is "5'b11000";
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of inst : label is 0;
  attribute INTER_CB_GAP : string;
  attribute INTER_CB_GAP of inst : label is "5'b01001";
  attribute SIM_GTXRESET_SPEEDUP : string;
  attribute SIM_GTXRESET_SPEEDUP of inst : label is "TRUE";
  attribute STABLE_CLOCK_PERIOD : integer;
  attribute STABLE_CLOCK_PERIOD of inst : label is 10;
begin
inst: entity work.Aurora_64B_Framing_lane2_Y0Y1_Aurora_64B_Framing_lane2_Y0Y1_core
     port map (
      channel_up => channel_up,
      drp_clk_in => drp_clk_in,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpaddr_in_lane1(8 downto 0) => drpaddr_in_lane1(8 downto 0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdi_in_lane1(15 downto 0) => drpdi_in_lane1(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpdo_out_lane1(15 downto 0) => drpdo_out_lane1(15 downto 0),
      drpen_in => drpen_in,
      drpen_in_lane1 => drpen_in_lane1,
      drprdy_out => drprdy_out,
      drprdy_out_lane1 => drprdy_out_lane1,
      drpwe_in => drpwe_in,
      drpwe_in_lane1 => drpwe_in_lane1,
      gt_pll_lock => gt_pll_lock,
      gt_qpllclk_quad1_in => gt_qpllclk_quad1_in,
      gt_qpllrefclk_quad1_in => gt_qpllrefclk_quad1_in,
      gt_refclk1 => refclk1_in,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      hard_err => hard_err,
      init_clk => init_clk,
      lane_up(0 to 1) => lane_up(0 to 1),
      link_reset_out => link_reset_out,
      loopback(2 downto 0) => loopback(2 downto 0),
      m_axi_rx_tdata(0 to 127) => m_axi_rx_tdata(0 to 127),
      m_axi_rx_tkeep(0 to 15) => m_axi_rx_tkeep(0 to 15),
      m_axi_rx_tlast => m_axi_rx_tlast,
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      mmcm_not_locked => mmcm_not_locked,
      pma_init => pma_init,
      power_down => power_down,
      rxn(0 to 1) => rxn(0 to 1),
      rxp(0 to 1) => rxp(0 to 1),
      s_axi_tx_tdata(0 to 127) => s_axi_tx_tdata(0 to 127),
      s_axi_tx_tkeep(0 to 15) => s_axi_tx_tkeep(0 to 15),
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      soft_err => soft_err,
      sync_clk => sync_clk,
      sys_reset_out => sys_reset_out,
      sysreset_to_core => reset_pb,
      tx_out_clk => tx_out_clk,
      txn(0 to 1) => txn(0 to 1),
      txp(0 to 1) => txp(0 to 1),
      user_clk => user_clk
    );
end STRUCTURE;
