Xilinx ASCII Bitstream
Created by Bitstream P.20131013
Design name: 	lx200_clk0.ncd
Architecture:	virtex4
Part:        	4vlx200ff1513
Date:        	Sun Jul 08 08:55:22 2018
Bits:        	51367808
11111111111111111111111111111111
10101010100110010101010101100110
00100000000000000000000000000000
00110000000000001000000000000001
00000000000000000000000000000111
00100000000000000000000000000000
00100000000000000000000000000000
00110000000000010010000000000001
00000000000001000011111111100101
00110000000000011000000000000001