
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Fri Nov  7 15:28:52 2025
| Design       : HDMI_IN_DDR3_bin_ero_dil_top
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                            
*******************************************************************************************************************************************************************************************************************************************
                                                                                                             Clock   Non-clock                                                                                                             
 Clock                                           Period       Waveform            Type                       Loads       Loads  Sources                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                         37.0000      {0.0000 18.5000}    Declared                      99          28  {sys_clk}                                                                                                  
   sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred  99.9000      {0.0000 49.9500}    Generated (sys_clk)          149          24  {cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0}                                                                    
   sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred   39.6820      {0.0000 19.8410}    Generated (sys_clk)          362          73  {pll_gen_clk/u_gpll/gpll_inst/CLKOUT0}                                                                     
 ref_clk                                         8.0000       {0.0000 4.0000}     Declared                       0           4  {clk_p}                                                                                                    
   rst_clk                                       8.0000       {0.0000 4.0000}     Generated (ref_clk)           98          19  {u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0}                                         
   ddrphy_sysclk                                 8.0000       {0.0000 4.0000}     Generated (ref_clk)         3743         277  {u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0}                                          
   phy_dq_clk_0                                  1.0000       {0.0000 0.5000}     Generated (ref_clk)           35           1  {u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY}         
     phy_dq_sysclk_0                             8.0000       {2.0000 6.0000}     Generated (phy_dq_clk_0)      35           0  {u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT} 
   phy_dq_clk_1                                  1.0000       {0.0000 0.5000}     Generated (ref_clk)           84           1  {u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY}         
     phy_dq_sysclk_1                             8.0000       {2.0000 6.0000}     Generated (phy_dq_clk_1)      84           0  {u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT} 
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in          1000.0000    {0.0000 500.0000}   Declared                    1987         509  {pixclk_in}                                                                                                
===========================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ref_clk                       asynchronous               ref_clk                                   
 rst_clk                       asynchronous               rst_clk                                   
 phy_dq_clk_0                  asynchronous               phy_dq_clk_0                              
 phy_dq_clk_1                  asynchronous               phy_dq_clk_1                              
 ddrphy_sysclk                 asynchronous               ddrphy_sysclk                             
 Inferred_clock_group_0        asynchronous               HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in    
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    27.0270 MHz    251.4458 MHz        37.0000         3.9770         33.023
 rst_clk                   125.0000 MHz    326.7974 MHz         8.0000         3.0600          4.940
 ddrphy_sysclk             125.0000 MHz    202.0610 MHz         8.0000         4.9490          3.051
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                            10.0100 MHz    195.5034 MHz        99.9000         5.1150         94.785
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                            25.2003 MHz     78.0762 MHz        39.6820        12.8080         26.874
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                             1.0000 MHz     29.2372 MHz      1000.0000        34.2030        965.797
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     33.023       0.000              0            484
 rst_clk                rst_clk                      4.940       0.000              0            412
 ddrphy_sysclk          ddrphy_sysclk                3.051       0.000              0          16003
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                        sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                                                    94.785       0.000              0            818
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                        sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                                                    26.874       0.000              0           1129
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                        HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                                                   965.797       0.000              0           7655
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.176       0.000              0            484
 rst_clk                rst_clk                      0.222       0.000              0            412
 ddrphy_sysclk          ddrphy_sysclk                0.139       0.000              0          16003
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                        sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                                                     0.234       0.000              0            818
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                        sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                                                     0.347       0.000              0           1129
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                        HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                                                     0.153       0.000              0           7655
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 rst_clk                rst_clk                      5.005       0.000              0             96
 ddrphy_sysclk          ddrphy_sysclk                4.578       0.000              0           3346
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                        sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                                                    95.727       0.000              0              1
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                        sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                                                    37.273       0.000              0              8
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                        HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                                                   998.252       0.000              0              4
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 rst_clk                rst_clk                      0.349       0.000              0             96
 ddrphy_sysclk          ddrphy_sysclk                0.434       0.000              0           3346
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                        sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                                                     2.120       0.000              0              1
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                        sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                                                     0.629       0.000              0              8
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                        HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                                                     0.729       0.000              0              4
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                            18.300       0.000              0             99
 rst_clk                                             3.800       0.000              0             97
 ddrphy_sysclk                                       3.040       0.000              0           3742
 phy_dq_clk_0                                        0.035       0.000              0             35
 phy_dq_sysclk_0                                     1.850       0.000              0             35
 phy_dq_clk_1                                        0.035       0.000              0             84
 phy_dq_sysclk_1                                     2.400       0.000              0             84
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred       48.990       0.000              0            149
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred        18.881       0.000              0            362
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in            499.040       0.000              0           1987
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     34.641       0.000              0            484
 rst_clk                rst_clk                      6.170       0.000              0            412
 ddrphy_sysclk          ddrphy_sysclk                4.923       0.000              0          16003
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                        sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                                                    96.793       0.000              0            818
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                        sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                                                    32.007       0.000              0           1129
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                        HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                                                   978.751       0.000              0           7655
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.117       0.000              0            484
 rst_clk                rst_clk                      0.147       0.000              0            412
 ddrphy_sysclk          ddrphy_sysclk                0.104       0.000              0          16003
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                        sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                                                     0.160       0.000              0            818
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                        sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                                                     0.250       0.000              0           1129
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                        HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                                                     0.109       0.000              0           7655
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 rst_clk                rst_clk                      6.137       0.000              0             96
 ddrphy_sysclk          ddrphy_sysclk                5.759       0.000              0           3346
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                        sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                                                    97.364       0.000              0              1
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                        sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                                                    38.225       0.000              0              8
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                        HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                                                   998.946       0.000              0              4
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 rst_clk                rst_clk                      0.240       0.000              0             96
 ddrphy_sysclk          ddrphy_sysclk                0.306       0.000              0           3346
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                        sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                                                     1.316       0.000              0              1
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                        sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                                                     0.384       0.000              0              8
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                        HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                                                     0.443       0.000              0              4
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                            18.300       0.000              0             99
 rst_clk                                             3.800       0.000              0             97
 ddrphy_sysclk                                       3.430       0.000              0           3742
 phy_dq_clk_0                                        0.035       0.000              0             35
 phy_dq_sysclk_0                                     1.850       0.000              0             35
 phy_dq_clk_1                                        0.035       0.000              0             84
 phy_dq_sysclk_1                                     2.400       0.000              0             84
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred       49.380       0.000              0            149
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred        19.271       0.000              0            362
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in            499.430       0.000              0           1987
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : y_max_sys[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : y_max_sys[10]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.267
  Launch Clock Delay      :  3.815
  Clock Pessimism Removal :  0.517

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.235       2.299         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       3.069         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=61)       0.459       3.815         ntR3472          
 CLMA_171_618/CLK                                                          r       y_max_sys[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_171_618/Q1                   tco                   0.203       4.018 r       y_max_sys[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=8)        0.701       4.719         y_max_sys[0]     
 CLMA_165_643/Y0                   td                    0.108       4.827 r       N131_mux5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.269       5.096         _N754            
 CLMA_165_637/Y3                   td                    0.108       5.204 r       N136_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.556       5.760         _N74790          
 CLMA_165_619/Y1                   td                    0.108       5.868 r       N135.lt_5/gateop_perm/Y
                                   net (fanout=11)       0.535       6.403         N136             
 CLMA_177_636/Y2                   td                    0.096       6.499 r       u_char_proc/mode_full_name_reg[34]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=5)        0.714       7.213         N759             
 CLMA_165_625/CECO                 td                    0.136       7.349 r       y_max_sys[4]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.349         ntR3             
 CLMA_165_631/CECO                 td                    0.136       7.485 r       y_max_sys[8]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=2)        0.000       7.485         ntR2             
 CLMA_165_637/CECI                                                         r       y_max_sys[10]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   7.485         Logic Levels: 6  
                                                                                   Logic: 0.895ns(24.387%), Route: 2.775ns(75.613%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            37.000      37.000 r                        
 D18                                                     0.000      37.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104      37.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730      37.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      37.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091      37.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.052      38.977         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.143      39.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515      39.635         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245      39.880 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=61)       0.387      40.267         ntR3472          
 CLMA_165_637/CLK                                                          r       y_max_sys[10]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.517      40.784                          
 clock uncertainty                                      -0.050      40.734                          

 Setup time                                             -0.226      40.508                          

 Data required time                                                 40.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 40.508                          
 Data arrival time                                                   7.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.023                          
====================================================================================================

====================================================================================================

Startpoint  : y_max_sys[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : y_max_sys[8]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.268
  Launch Clock Delay      :  3.815
  Clock Pessimism Removal :  0.517

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.235       2.299         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       3.069         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=61)       0.459       3.815         ntR3472          
 CLMA_171_618/CLK                                                          r       y_max_sys[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_171_618/Q1                   tco                   0.203       4.018 r       y_max_sys[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=8)        0.701       4.719         y_max_sys[0]     
 CLMA_165_643/Y0                   td                    0.108       4.827 r       N131_mux5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.269       5.096         _N754            
 CLMA_165_637/Y3                   td                    0.108       5.204 r       N136_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.556       5.760         _N74790          
 CLMA_165_619/Y1                   td                    0.108       5.868 r       N135.lt_5/gateop_perm/Y
                                   net (fanout=11)       0.535       6.403         N136             
 CLMA_177_636/Y2                   td                    0.096       6.499 r       u_char_proc/mode_full_name_reg[34]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=5)        0.714       7.213         N759             
 CLMA_165_625/CECO                 td                    0.136       7.349 r       y_max_sys[4]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.349         ntR3             
 CLMA_165_631/CECI                                                         r       y_max_sys[8]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   7.349         Logic Levels: 5  
                                                                                   Logic: 0.759ns(21.477%), Route: 2.775ns(78.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            37.000      37.000 r                        
 D18                                                     0.000      37.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104      37.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730      37.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      37.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091      37.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.052      38.977         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.143      39.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515      39.635         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245      39.880 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=61)       0.388      40.268         ntR3472          
 CLMA_165_631/CLK                                                          r       y_max_sys[8]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.517      40.785                          
 clock uncertainty                                      -0.050      40.735                          

 Setup time                                             -0.226      40.509                          

 Data required time                                                 40.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 40.509                          
 Data arrival time                                                   7.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.160                          
====================================================================================================

====================================================================================================

Startpoint  : y_max_sys[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : y_min_sys[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.265
  Launch Clock Delay      :  3.815
  Clock Pessimism Removal :  0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.235       2.299         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       3.069         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=61)       0.459       3.815         ntR3472          
 CLMA_165_625/CLK                                                          r       y_max_sys[4]/opit_0_inv_AQ_perm/CLK

 CLMA_165_625/Q2                   tco                   0.203       4.018 r       y_max_sys[3]/opit_0_inv_AQ_perm/Q
                                   net (fanout=8)        0.579       4.597         y_max_sys[3]     
 CLMS_171_613/COUT                 td                    0.281       4.878 f       N112_0.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.878         N112_0.co [4]    
 CLMS_171_619/Y1                   td                    0.135       5.013 r       N112_0.fsub_6/gateop_perm/Y
                                   net (fanout=1)        0.575       5.588         N112[7]          
 CLMS_171_601/COUT                 td                    0.143       5.731 f       N113.lt_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.731         N113.co [6]      
 CLMS_171_607/Y1                   td                    0.135       5.866 r       N113.lt_5/gateop_perm/Y
                                   net (fanout=11)       0.421       6.287         N114             
 CLMA_183_612/Y0                   td                    0.096       6.383 r       N742/gateop_perm/L6
                                   net (fanout=5)        0.666       7.049         N742             
 CLMA_201_594/CE                                                           r       y_min_sys[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CE

 Data arrival time                                                   7.049         Logic Levels: 5  
                                                                                   Logic: 0.993ns(30.705%), Route: 2.241ns(69.295%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            37.000      37.000 r                        
 D18                                                     0.000      37.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104      37.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730      37.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      37.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091      37.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.052      38.977         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.143      39.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515      39.635         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245      39.880 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=58)       0.385      40.265         ntR3473          
 CLMA_201_594/CLK                                                          r       y_min_sys[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.347      40.612                          
 clock uncertainty                                      -0.050      40.562                          

 Setup time                                             -0.226      40.336                          

 Data required time                                                 40.336                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 40.336                          
 Data arrival time                                                   7.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.287                          
====================================================================================================

====================================================================================================

Startpoint  : y_min_sys[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : y_min_sys[9]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.815
  Launch Clock Delay      :  3.271
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.052       1.977         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.143       2.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       2.635         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=58)       0.391       3.271         ntR3473          
 CLMA_177_606/CLK                                                          r       y_min_sys[8]/opit_0_inv_AQ_perm/CLK

 CLMA_177_606/Q3                   tco                   0.158       3.429 f       y_min_sys[8]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.146       3.575         y_min_sys[8]     
 CLMA_177_606/COUT                 td                    0.063       3.638 f       y_min_sys[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.638         _N21215          
 CLMA_177_612/CIN                                                          f       y_min_sys[9]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   3.638         Logic Levels: 1  
                                                                                   Logic: 0.221ns(60.218%), Route: 0.146ns(39.782%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.235       2.299         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       3.069         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=61)       0.459       3.815         ntR3472          
 CLMA_177_612/CLK                                                          r       y_min_sys[10]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.347       3.468                          
 clock uncertainty                                       0.000       3.468                          

 Hold time                                              -0.006       3.462                          

 Data required time                                                  3.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.462                          
 Data arrival time                                                   3.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.176                          
====================================================================================================

====================================================================================================

Startpoint  : angle_th_sys[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : angle_th_sys[6]/opit_0_inv_L6Q_perm/I2
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.813
  Launch Clock Delay      :  3.269
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.052       1.977         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.143       2.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       2.635         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=58)       0.389       3.269         ntR3473          
 CLMA_189_606/CLK                                                          r       angle_th_sys[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_189_606/Q2                   tco                   0.158       3.427 f       angle_th_sys[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=8)        0.158       3.585         angle_th_sys[4]  
 CLMA_189_612/A2                                                           f       angle_th_sys[6]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   3.585         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.000%), Route: 0.158ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.235       2.299         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       3.069         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=61)       0.457       3.813         ntR3472          
 CLMA_189_612/CLK                                                          r       angle_th_sys[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.347       3.466                          
 clock uncertainty                                       0.000       3.466                          

 Hold time                                              -0.093       3.373                          

 Data required time                                                  3.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.373                          
 Data arrival time                                                   3.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : angle_th_sys[5]/opit_0_inv_L6Q_perm/CLK
Endpoint    : angle_th_sys[7]/opit_0_inv_L6Q_perm/I4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.813
  Launch Clock Delay      :  3.269
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.052       1.977         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.143       2.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       2.635         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=58)       0.389       3.269         ntR3473          
 CLMA_189_606/CLK                                                          r       angle_th_sys[5]/opit_0_inv_L6Q_perm/CLK

 CLMA_189_606/Q3                   tco                   0.158       3.427 f       angle_th_sys[5]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.236       3.663         angle_th_sys[5]  
 CLMA_189_612/B4                                                           f       angle_th_sys[7]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.663         Logic Levels: 0  
                                                                                   Logic: 0.158ns(40.102%), Route: 0.236ns(59.898%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.235       2.299         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       3.069         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=61)       0.457       3.813         ntR3472          
 CLMA_189_612/CLK                                                          r       angle_th_sys[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.347       3.466                          
 clock uncertainty                                       0.000       3.466                          

 Hold time                                              -0.036       3.430                          

 Data required time                                                  3.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.430                          
 Data arrival time                                                   3.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.407
  Launch Clock Delay      :  6.360
  Clock Pessimism Removal :  0.952

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.454       6.360         ntR3475          
 CLMA_339_480/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_339_480/Q1                   tco                   0.203       6.563 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=2)        0.393       6.956         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [4]
 CLMA_345_480/Y1                   td                    0.229       7.185 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_4/gateop_perm/L6
                                   net (fanout=1)        0.396       7.581         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N71705
 CLMA_339_486/Y0                   td                    0.096       7.677 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_19/LUT6_inst_perm/L6
                                   net (fanout=11)       0.560       8.237         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39
 CLMS_351_499/Y3                   td                    0.096       8.333 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=10)       0.710       9.043         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_339_480/CE                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   9.043         Logic Levels: 3  
                                                                                   Logic: 0.624ns(23.258%), Route: 2.059ns(76.742%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       9.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       9.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530      10.449         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.245      10.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447      11.141         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.031      11.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948      12.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      12.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      12.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.245      13.023 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.384      13.407         ntR3475          
 CLMA_339_480/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.952      14.359                          
 clock uncertainty                                      -0.150      14.209                          

 Setup time                                             -0.226      13.983                          

 Data required time                                                 13.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.983                          
 Data arrival time                                                   9.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.407
  Launch Clock Delay      :  6.360
  Clock Pessimism Removal :  0.952

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.454       6.360         ntR3475          
 CLMA_339_480/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_339_480/Q1                   tco                   0.203       6.563 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=2)        0.393       6.956         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [4]
 CLMA_345_480/Y1                   td                    0.229       7.185 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_4/gateop_perm/L6
                                   net (fanout=1)        0.396       7.581         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N71705
 CLMA_339_486/Y0                   td                    0.096       7.677 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_19/LUT6_inst_perm/L6
                                   net (fanout=11)       0.560       8.237         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39
 CLMS_351_499/Y3                   td                    0.096       8.333 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=10)       0.710       9.043         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_339_480/CE                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   9.043         Logic Levels: 3  
                                                                                   Logic: 0.624ns(23.258%), Route: 2.059ns(76.742%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       9.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       9.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530      10.449         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.245      10.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447      11.141         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.031      11.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948      12.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      12.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      12.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.245      13.023 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.384      13.407         ntR3475          
 CLMA_339_480/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.952      14.359                          
 clock uncertainty                                      -0.150      14.209                          

 Setup time                                             -0.226      13.983                          

 Data required time                                                 13.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.983                          
 Data arrival time                                                   9.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.407
  Launch Clock Delay      :  6.360
  Clock Pessimism Removal :  0.952

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.454       6.360         ntR3475          
 CLMA_339_480/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_339_480/Q1                   tco                   0.203       6.563 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=2)        0.393       6.956         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [4]
 CLMA_345_480/Y1                   td                    0.229       7.185 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_4/gateop_perm/L6
                                   net (fanout=1)        0.396       7.581         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N71705
 CLMA_339_486/Y0                   td                    0.096       7.677 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_19/LUT6_inst_perm/L6
                                   net (fanout=11)       0.560       8.237         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39
 CLMS_351_499/Y3                   td                    0.096       8.333 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=10)       0.710       9.043         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_339_480/CE                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   9.043         Logic Levels: 3  
                                                                                   Logic: 0.624ns(23.258%), Route: 2.059ns(76.742%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       9.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       9.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530      10.449         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.245      10.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447      11.141         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.031      11.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948      12.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      12.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      12.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.245      13.023 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.384      13.407         ntR3475          
 CLMA_339_480/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.952      14.359                          
 clock uncertainty                                      -0.150      14.209                          

 Setup time                                             -0.226      13.983                          

 Data required time                                                 13.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.983                          
 Data arrival time                                                   9.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/D
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.365
  Launch Clock Delay      :  5.413
  Clock Pessimism Removal :  -0.883

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       1.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       1.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530       2.449         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.245       2.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447       3.141         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.031       3.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       4.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143       4.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       4.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.245       5.023 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.390       5.413         ntR3475          
 CLMA_357_498/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_357_498/CR1                  tco                   0.174       5.587 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=5)        0.160       5.747         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMS_351_499/M3                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/D

 Data arrival time                                                   5.747         Logic Levels: 0  
                                                                                   Logic: 0.174ns(52.096%), Route: 0.160ns(47.904%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.459       6.365         ntR3475          
 CLMS_351_499/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                        -0.883       5.482                          
 clock uncertainty                                       0.000       5.482                          

 Hold time                                               0.043       5.525                          

 Data required time                                                  5.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.525                          
 Data arrival time                                                   5.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8]/opit_0_inv_L6QQ_perm/I5
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.368
  Launch Clock Delay      :  5.415
  Clock Pessimism Removal :  -0.924

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       1.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       1.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530       2.449         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.245       2.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447       3.141         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.031       3.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       4.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143       4.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       4.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.245       5.023 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.392       5.415         ntR3475          
 CLMA_357_511/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[8]/opit_0_inv_AQ_perm/CLK

 CLMA_357_511/Q1                   tco                   0.158       5.573 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.089       5.662         u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [6]
 CLMA_357_510/A5                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8]/opit_0_inv_L6QQ_perm/I5

 Data arrival time                                                   5.662         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.968%), Route: 0.089ns(36.032%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.462       6.368         ntR3475          
 CLMA_357_510/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8]/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                        -0.924       5.444                          
 clock uncertainty                                       0.000       5.444                          

 Hold time                                              -0.020       5.424                          

 Data required time                                                  5.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.424                          
 Data arrival time                                                   5.662                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.238                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/DPS_DIR
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.366
  Launch Clock Delay      :  5.416
  Clock Pessimism Removal :  -0.924

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       1.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       1.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530       2.449         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.245       2.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447       3.141         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.031       3.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       4.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143       4.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       4.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.245       5.023 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.393       5.416         ntR3475          
 CLMA_357_516/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/opit_0_inv_L6Q_perm/CLK

 CLMA_357_516/Q1                   tco                   0.158       5.574 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.169       5.743         u_ddr3_test_h/u_ddrphy_top/gpll_dps_dir
 GPLL_367_463/DPS_DIR                                                      f       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/DPS_DIR

 Data arrival time                                                   5.743         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.318%), Route: 0.169ns(51.682%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.460       6.366         ntR3475          
 GPLL_367_463/DPS_CLK                                                      r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/DPS_CLK
 clock pessimism                                        -0.924       5.442                          
 clock uncertainty                                       0.000       5.442                          

 Hold time                                               0.063       5.505                          

 Data required time                                                  5.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.505                          
 Data arrival time                                                   5.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.238                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q/I5
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.167
  Launch Clock Delay      :  5.561
  Clock Pessimism Removal :  1.195

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_490/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.474       5.561         ntR3491          
 CLMA_357_583/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv_srl/CLK

 CLMA_357_583/Q0                   tco                   0.203       5.764 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv_srl/Q0
                                   net (fanout=26)       0.899       6.663         u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r
 CLMS_327_649/Y0                   td                    0.096       6.759 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r[1]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=1)        0.250       7.009         u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMS_327_661/Y2                   td                    0.096       7.105 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=3)        0.271       7.376         u_ddr3_test_h/u_ddrphy_top/_N72970
 CLMA_333_660/Y0                   td                    0.074       7.450 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[0]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=12)       0.631       8.081         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_351_618/CR2                  td                    0.220       8.301 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_13[0]/LUT6_inst_LUT6DL5_perm/L5
                                   net (fanout=1)        0.421       8.722         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N24576
 CLMS_351_625/Y3                   td                    0.074       8.796 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]/LUT6_inst_perm/L6
                                   net (fanout=5)        0.398       9.194         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_357_618/Y2                   td                    0.074       9.268 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[3]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=1)        0.270       9.538         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [3]
 CLMA_357_624/Y3                   td                    0.108       9.646 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[15]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.397      10.043         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N26725
 CLMS_351_619/C5                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q/I5

 Data arrival time                                                  10.043         Logic Levels: 7  
                                                                                   Logic: 0.945ns(21.084%), Route: 3.537ns(78.916%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       9.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       9.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       9.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       9.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383      10.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026      10.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000      10.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101      10.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000      10.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211      10.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      10.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      11.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515      11.518         core_clk         
 HCKB_213_532/CLKOUT               td                    0.245      11.763 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=3198)     0.404      12.167         ntR3489          
 CLMS_351_619/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q/CLK
 clock pessimism                                         1.195      13.362                          
 clock uncertainty                                      -0.150      13.212                          

 Setup time                                             -0.118      13.094                          

 Data required time                                                 13.094                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.094                          
 Data arrival time                                                  10.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.051                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I4
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.166
  Launch Clock Delay      :  5.561
  Clock Pessimism Removal :  1.195

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_490/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.474       5.561         ntR3491          
 CLMA_357_583/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv_srl/CLK

 CLMA_357_583/Q0                   tco                   0.203       5.764 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv_srl/Q0
                                   net (fanout=26)       0.899       6.663         u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r
 CLMS_327_649/Y0                   td                    0.096       6.759 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r[1]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=1)        0.250       7.009         u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMS_327_661/Y2                   td                    0.096       7.105 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=3)        0.409       7.514         u_ddr3_test_h/u_ddrphy_top/_N72970
 CLMA_333_648/Y0                   td                    0.096       7.610 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N230_1/gateop_perm/L6
                                   net (fanout=4)        0.592       8.202         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N230
 CLMS_339_619/Y1                   td                    0.074       8.276 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_12[2]_1/gateop_perm/L6
                                   net (fanout=1)        0.422       8.698         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N26381
 CLMA_333_625/Y2                   td                    0.074       8.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]/LUT6_inst_perm/L6
                                   net (fanout=5)        0.282       9.054         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_339_618/Y2                   td                    0.108       9.162 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=2)        0.390       9.552         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMS_339_625/Y0                   td                    0.074       9.626 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[10]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.398      10.024         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N26720
 CLMA_345_618/D4                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  10.024         Logic Levels: 7  
                                                                                   Logic: 0.821ns(18.396%), Route: 3.642ns(81.604%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       9.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       9.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       9.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       9.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383      10.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026      10.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000      10.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101      10.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000      10.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211      10.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      10.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      11.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515      11.518         core_clk         
 HCKB_213_532/CLKOUT               td                    0.245      11.763 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=3198)     0.403      12.166         ntR3489          
 CLMA_345_618/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         1.195      13.361                          
 clock uncertainty                                      -0.150      13.211                          

 Setup time                                             -0.133      13.078                          

 Data required time                                                 13.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.078                          
 Data arrival time                                                  10.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.054                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I5
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.168
  Launch Clock Delay      :  5.561
  Clock Pessimism Removal :  1.195

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_490/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.474       5.561         ntR3491          
 CLMA_357_583/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv_srl/CLK

 CLMA_357_583/Q0                   tco                   0.203       5.764 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv_srl/Q0
                                   net (fanout=26)       0.899       6.663         u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r
 CLMS_327_649/Y0                   td                    0.096       6.759 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r[1]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=1)        0.250       7.009         u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMS_327_661/Y2                   td                    0.096       7.105 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=3)        0.271       7.376         u_ddr3_test_h/u_ddrphy_top/_N72970
 CLMA_333_660/Y0                   td                    0.074       7.450 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[0]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=12)       0.631       8.081         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_351_618/CR2                  td                    0.220       8.301 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_13[0]/LUT6_inst_LUT6DL5_perm/L5
                                   net (fanout=1)        0.421       8.722         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N24576
 CLMS_351_625/Y3                   td                    0.074       8.796 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]/LUT6_inst_perm/L6
                                   net (fanout=5)        0.281       9.077         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_357_618/Y0                   td                    0.096       9.173 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=2)        0.269       9.442         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMA_357_625/Y0                   td                    0.096       9.538 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[14]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.269       9.807         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N26724
 CLMA_357_618/B5                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   9.807         Logic Levels: 7  
                                                                                   Logic: 0.955ns(22.492%), Route: 3.291ns(77.508%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       9.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       9.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       9.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       9.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383      10.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026      10.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000      10.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101      10.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000      10.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211      10.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      10.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      11.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515      11.518         core_clk         
 HCKB_213_532/CLKOUT               td                    0.245      11.763 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=3198)     0.405      12.168         ntR3489          
 CLMA_357_618/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         1.195      13.363                          
 clock uncertainty                                      -0.150      13.213                          

 Setup time                                             -0.113      13.100                          

 Data required time                                                 13.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.100                          
 Data arrival time                                                   9.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.293                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[22]/opit_0_inv/CLK
Endpoint    : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[27]/opit_0_inv_32X2DL6QL5Q/DIH
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.553
  Launch Clock Delay      :  4.159
  Clock Pessimism Removal :  -1.365

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       1.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       1.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       1.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       1.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383       2.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       2.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101       2.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211       2.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143       3.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515       3.518         core_clk         
 HCKB_213_490/CLKOUT               td                    0.245       3.763 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.396       4.159         ntR3491          
 CLMA_285_606/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[22]/opit_0_inv/CLK

 CLMA_285_606/Q1                   tco                   0.158       4.317 f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[22]/opit_0_inv/Q
                                   net (fanout=2)        0.238       4.555         u_ddr3_test_h/u_ips_ddrc_top/dcd_wr_addr [22]
 CLMS_291_601/AD                                                           f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[27]/opit_0_inv_32X2DL6QL5Q/DIH

 Data arrival time                                                   4.555         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.899%), Route: 0.238ns(60.101%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_490/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.466       5.553         ntR3491          
 CLMS_291_601/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[27]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -1.365       4.188                          
 clock uncertainty                                       0.000       4.188                          

 Hold time                                               0.228       4.416                          

 Data required time                                                  4.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.416                          
 Data arrival time                                                   4.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[13]/opit_0_inv/CLK
Endpoint    : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[19]/opit_0_inv_32X2DL6QL5Q/DIL
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.552
  Launch Clock Delay      :  4.158
  Clock Pessimism Removal :  -1.365

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       1.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       1.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       1.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       1.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383       2.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       2.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101       2.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211       2.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143       3.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515       3.518         core_clk         
 HCKB_213_490/CLKOUT               td                    0.245       3.763 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.395       4.158         ntR3491          
 CLMS_291_595/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[13]/opit_0_inv/CLK

 CLMS_291_595/Q2                   tco                   0.158       4.316 f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[13]/opit_0_inv/Q
                                   net (fanout=2)        0.240       4.556         u_ddr3_test_h/u_ips_ddrc_top/dcd_wr_addr [13]
 CLMS_285_601/M2                                                           f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[19]/opit_0_inv_32X2DL6QL5Q/DIL

 Data arrival time                                                   4.556         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.698%), Route: 0.240ns(60.302%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_490/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.465       5.552         ntR3491          
 CLMS_285_601/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[19]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -1.365       4.187                          
 clock uncertainty                                       0.000       4.187                          

 Hold time                                               0.228       4.415                          

 Data required time                                                  4.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.415                          
 Data arrival time                                                   4.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.141                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv/CLK
Endpoint    : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[21]/opit_0_inv_32X2DL6QL5Q/DIL
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.552
  Launch Clock Delay      :  4.158
  Clock Pessimism Removal :  -1.365

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       1.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       1.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       1.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       1.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383       2.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       2.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101       2.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211       2.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143       3.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515       3.518         core_clk         
 HCKB_213_490/CLKOUT               td                    0.245       3.763 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.395       4.158         ntR3491          
 CLMS_291_595/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv/CLK

 CLMS_291_595/Q1                   tco                   0.158       4.316 f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv/Q
                                   net (fanout=2)        0.240       4.556         u_ddr3_test_h/u_ips_ddrc_top/dcd_wr_addr [15]
 CLMS_285_601/M1                                                           f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[21]/opit_0_inv_32X2DL6QL5Q/DIL

 Data arrival time                                                   4.556         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.698%), Route: 0.240ns(60.302%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_490/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.465       5.552         ntR3491          
 CLMS_285_601/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[21]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -1.365       4.187                          
 clock uncertainty                                       0.000       4.187                          

 Hold time                                               0.228       4.415                          

 Data required time                                                  4.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.415                          
 Data arrival time                                                   4.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.141                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/U1_ms7200_ctl/freq_ensure/opit_0_L6Q_perm/I4
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.715
  Launch Clock Delay      :  4.367
  Clock Pessimism Removal :  0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.573       1.637         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.064       1.701 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       2.813         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       2.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.601         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.287       3.888 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.479       4.367         ntR3481          
 CLMS_27_949/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK

 CLMS_27_949/Q0                    tco                   0.203       4.570 r       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/Q
                                   net (fanout=31)       0.725       5.295         nt_init_over_rx  
 CLMA_27_984/Y2                    td                    0.108       5.403 r       ms72xx_ctl/U2_ms7210_ctl/state_reg[0]/opit_0_L5Q_perm/L6
                                   net (fanout=28)       0.617       6.020         ms72xx_ctl/N14   
 CLMA_45_984/CR2                   td                    0.296       6.316 r       ms72xx_ctl/U2_ms7210_ctl/N2/LUT6D_inst_perm/L5
                                   net (fanout=16)       0.633       6.949         ms72xx_ctl/U1_ms7200_ctl/busy_falling
 CLMA_33_954/CR3                   td                    0.215       7.164 r       ms72xx_ctl/U1_ms7200_ctl/N2082_1/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.455       7.619         ms72xx_ctl/U1_ms7200_ctl/N37
 CLMA_45_954/Y1                    td                    0.096       7.715 r       ms72xx_ctl/U1_ms7200_ctl/state_reg[1]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=2)        0.587       8.302         ms72xx_ctl/U1_ms7200_ctl/state_n [1]
 CLMA_27_948/Y0                    td                    0.108       8.410 r       ms72xx_ctl/U1_ms7200_ctl/N8_7/LUT6_inst_perm/L6
                                   net (fanout=3)        0.243       8.653         ms72xx_ctl/U1_ms7200_ctl/N8
 CLMS_27_949/Y2                    td                    0.074       8.727 r       ms72xx_ctl/U1_ms7200_ctl/freq_ensure_ce_mux/LUT6_inst_perm/L6
                                   net (fanout=1)        0.439       9.166         ms72xx_ctl/U1_ms7200_ctl/_N71220
 CLMA_33_960/B4                                                            r       ms72xx_ctl/U1_ms7200_ctl/freq_ensure/opit_0_L6Q_perm/I4

 Data arrival time                                                   9.166         Logic Levels: 6  
                                                                                   Logic: 1.100ns(22.921%), Route: 3.699ns(77.079%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        99.900      99.900 r                        
 D18                                                     0.000      99.900 r       sys_clk (port)   
                                   net (fanout=1)        0.104     100.004         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730     100.734 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.734         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091     100.825 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.487     101.312         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.031     101.343 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948     102.291         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143     102.434 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530     102.964         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.245     103.209 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.406     103.615         ntR3481          
 CLMA_33_960/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/freq_ensure/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.620     104.235                          
 clock uncertainty                                      -0.150     104.085                          

 Setup time                                             -0.134     103.951                          

 Data required time                                                103.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.951                          
 Data arrival time                                                   9.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.785                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.718
  Launch Clock Delay      :  4.367
  Clock Pessimism Removal :  0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.573       1.637         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.064       1.701 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       2.813         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       2.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.601         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.287       3.888 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.479       4.367         ntR3481          
 CLMS_27_949/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK

 CLMS_27_949/Q0                    tco                   0.203       4.570 r       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/Q
                                   net (fanout=31)       0.725       5.295         nt_init_over_rx  
 CLMA_27_984/Y2                    td                    0.108       5.403 r       ms72xx_ctl/U2_ms7210_ctl/state_reg[0]/opit_0_L5Q_perm/L6
                                   net (fanout=28)       0.617       6.020         ms72xx_ctl/N14   
 CLMA_45_984/CR2                   td                    0.296       6.316 r       ms72xx_ctl/U2_ms7210_ctl/N2/LUT6D_inst_perm/L5
                                   net (fanout=16)       0.633       6.949         ms72xx_ctl/U1_ms7200_ctl/busy_falling
 CLMA_33_954/CR3                   td                    0.215       7.164 r       ms72xx_ctl/U1_ms7200_ctl/N2082_1/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.455       7.619         ms72xx_ctl/U1_ms7200_ctl/N37
 CLMA_45_954/Y1                    td                    0.096       7.715 r       ms72xx_ctl/U1_ms7200_ctl/state_reg[1]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=2)        0.587       8.302         ms72xx_ctl/U1_ms7200_ctl/state_n [1]
 CLMA_27_948/Y0                    td                    0.108       8.410 r       ms72xx_ctl/U1_ms7200_ctl/N8_7/LUT6_inst_perm/L6
                                   net (fanout=3)        0.239       8.649         ms72xx_ctl/U1_ms7200_ctl/N8
 CLMA_27_948/CE                                                            r       ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   8.649         Logic Levels: 5  
                                                                                   Logic: 1.026ns(23.961%), Route: 3.256ns(76.039%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        99.900      99.900 r                        
 D18                                                     0.000      99.900 r       sys_clk (port)   
                                   net (fanout=1)        0.104     100.004         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730     100.734 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.734         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091     100.825 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.487     101.312         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.031     101.343 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948     102.291         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143     102.434 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530     102.964         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.245     103.209 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.409     103.618         ntR3481          
 CLMA_27_948/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.620     104.238                          
 clock uncertainty                                      -0.150     104.088                          

 Setup time                                             -0.226     103.862                          

 Data required time                                                103.862                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.862                          
 Data arrival time                                                   8.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.213                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.718
  Launch Clock Delay      :  4.367
  Clock Pessimism Removal :  0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.573       1.637         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.064       1.701 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       2.813         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       2.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.601         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.287       3.888 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.479       4.367         ntR3481          
 CLMS_27_949/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK

 CLMS_27_949/Q0                    tco                   0.203       4.570 r       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/Q
                                   net (fanout=31)       0.725       5.295         nt_init_over_rx  
 CLMA_27_984/Y2                    td                    0.108       5.403 r       ms72xx_ctl/U2_ms7210_ctl/state_reg[0]/opit_0_L5Q_perm/L6
                                   net (fanout=28)       0.617       6.020         ms72xx_ctl/N14   
 CLMA_45_984/CR2                   td                    0.296       6.316 r       ms72xx_ctl/U2_ms7210_ctl/N2/LUT6D_inst_perm/L5
                                   net (fanout=16)       0.633       6.949         ms72xx_ctl/U1_ms7200_ctl/busy_falling
 CLMA_33_954/CR3                   td                    0.215       7.164 r       ms72xx_ctl/U1_ms7200_ctl/N2082_1/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.455       7.619         ms72xx_ctl/U1_ms7200_ctl/N37
 CLMA_45_954/Y1                    td                    0.096       7.715 r       ms72xx_ctl/U1_ms7200_ctl/state_reg[1]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=2)        0.587       8.302         ms72xx_ctl/U1_ms7200_ctl/state_n [1]
 CLMA_27_948/Y0                    td                    0.108       8.410 r       ms72xx_ctl/U1_ms7200_ctl/N8_7/LUT6_inst_perm/L6
                                   net (fanout=3)        0.239       8.649         ms72xx_ctl/U1_ms7200_ctl/N8
 CLMA_27_948/CE                                                            r       ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   8.649         Logic Levels: 5  
                                                                                   Logic: 1.026ns(23.961%), Route: 3.256ns(76.039%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        99.900      99.900 r                        
 D18                                                     0.000      99.900 r       sys_clk (port)   
                                   net (fanout=1)        0.104     100.004         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730     100.734 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.734         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091     100.825 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.487     101.312         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.031     101.343 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948     102.291         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143     102.434 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530     102.964         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.245     103.209 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.409     103.618         ntR3481          
 CLMA_27_948/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.620     104.238                          
 clock uncertainty                                      -0.150     104.088                          

 Setup time                                             -0.226     103.862                          

 Data required time                                                103.862                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.862                          
 Data arrival time                                                   8.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.213                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/U2_ms7210_ctl/dri_cnt[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms72xx_ctl/U2_ms7210_ctl/dri_cnt[1]/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.355
  Launch Clock Delay      :  3.706
  Clock Pessimism Removal :  -0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.487       1.412         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.031       1.443 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       2.391         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143       2.534 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530       3.064         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.245       3.309 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.397       3.706         ntR3481          
 CLMS_45_1003/CLK                                                          r       ms72xx_ctl/U2_ms7210_ctl/dri_cnt[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_45_1003/Q0                   tco                   0.158       3.864 f       ms72xx_ctl/U2_ms7210_ctl/dri_cnt[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=10)       0.090       3.954         ms72xx_ctl/U2_ms7210_ctl/dri_cnt [0]
 CLMA_45_1002/D5                                                           f       ms72xx_ctl/U2_ms7210_ctl/dri_cnt[1]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.954         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.710%), Route: 0.090ns(36.290%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.573       1.637         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.064       1.701 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       2.813         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       2.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.601         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.287       3.888 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.467       4.355         ntR3481          
 CLMA_45_1002/CLK                                                          r       ms72xx_ctl/U2_ms7210_ctl/dri_cnt[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.620       3.735                          
 clock uncertainty                                       0.000       3.735                          

 Hold time                                              -0.015       3.720                          

 Data required time                                                  3.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.720                          
 Data arrival time                                                   3.954                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/U2_ms7210_ctl/cmd_index[3]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms72xx_ctl/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/ADA[8]
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.360
  Launch Clock Delay      :  3.710
  Clock Pessimism Removal :  -0.579

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.487       1.412         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.031       1.443 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       2.391         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143       2.534 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530       3.064         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.245       3.309 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.401       3.710         ntR3481          
 CLMS_33_991/CLK                                                           r       ms72xx_ctl/U2_ms7210_ctl/cmd_index[3]/opit_0_inv_L6Q_perm/CLK

 CLMS_33_991/Q2                    tco                   0.158       3.868 f       ms72xx_ctl/U2_ms7210_ctl/cmd_index[3]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=4)        0.243       4.111         ms72xx_ctl/U2_ms7210_ctl/cmd_index [3]
 DRM_40_978/ADA0[8]                                                        f       ms72xx_ctl/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/ADA[8]

 Data arrival time                                                   4.111         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.401%), Route: 0.243ns(60.599%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.573       1.637         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.064       1.701 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       2.813         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       2.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.601         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.287       3.888 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.472       4.360         ntR3481          
 DRM_40_978/CLKA[0]                                                        r       ms72xx_ctl/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 clock pessimism                                        -0.579       3.781                          
 clock uncertainty                                       0.000       3.781                          

 Hold time                                               0.087       3.868                          

 Data required time                                                  3.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.868                          
 Data arrival time                                                   4.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/U1_ms7200_ctl/cmd_index[5]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ms72xx_ctl/U1_ms7200_ctl/N1219_3_concat_3/gopdrm_18k/ADB[9]
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.364
  Launch Clock Delay      :  3.713
  Clock Pessimism Removal :  -0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.487       1.412         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.031       1.443 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       2.391         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143       2.534 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530       3.064         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.245       3.309 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.404       3.713         ntR3481          
 CLMA_45_960/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/cmd_index[5]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_45_960/Q2                    tco                   0.158       3.871 f       ms72xx_ctl/U1_ms7200_ctl/cmd_index[5]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=5)        0.193       4.064         ms72xx_ctl/U1_ms7200_ctl/cmd_index [4]
 DRM_40_948/ADB0[9]                                                        f       ms72xx_ctl/U1_ms7200_ctl/N1219_3_concat_3/gopdrm_18k/ADB[9]

 Data arrival time                                                   4.064         Logic Levels: 0  
                                                                                   Logic: 0.158ns(45.014%), Route: 0.193ns(54.986%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.573       1.637         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.064       1.701 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       2.813         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       2.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.601         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.287       3.888 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.476       4.364         ntR3481          
 DRM_40_948/CLKB[0]                                                        r       ms72xx_ctl/U1_ms7200_ctl/N1219_3_concat_3/gopdrm_18k/CLKB
 clock pessimism                                        -0.620       3.744                          
 clock uncertainty                                       0.000       3.744                          

 Hold time                                               0.071       3.815                          

 Data required time                                                  3.815                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.815                          
 Data arrival time                                                   4.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : area_th_pix1[12]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/area_th_thou[0]/opit_0_inv_L6Q_perm/I4
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.768
  Launch Clock Delay      :  4.439
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_515/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=201)      0.441       4.439         ntR3478          
 CLMA_189_702/CLK                                                          r       area_th_pix1[12]/opit_0_inv_srl/CLK

 CLMA_189_702/CR2                  tco                   0.249       4.688 r       area_th_pix1[12]/opit_0_inv_srl/CR0
                                   net (fanout=23)       0.416       5.104         area_th_pix2[12] 
 CLMA_177_715/Y1                   td                    0.224       5.328 r       u_char_proc/N1523_lt8_mux1/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.268       5.596         u_char_proc/_N4879
 CLMA_177_721/Y0                   td                    0.108       5.704 r       u_char_proc/N1523_lt8_mux6_9/LUT6_inst_perm/L6
                                   net (fanout=12)       0.423       6.127         u_char_proc/_N6609
 CLMA_177_715/CR1                  td                    0.211       6.338 r       u_char_proc/N1523_lt8_mux1/LUT6D_inst_perm/L5
                                   net (fanout=3)        0.421       6.759         u_char_proc/_N14244
 CLMS_171_715/Y1                   td                    0.108       6.867 r       u_char_proc/N1523_sub7_ac5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.120       6.987         u_char_proc/_N14252
 CLMA_171_714/Y0                   td                    0.108       7.095 r       u_char_proc/N1523_lt7_mux7/LUT6_inst_perm/L6
                                   net (fanout=10)       0.272       7.367         u_char_proc/_N6624
 CLMA_177_714/Y1                   td                    0.096       7.463 r       u_char_proc/N1523_sel7[5]_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.544       8.007         u_char_proc/_N6637
 CLMA_183_714/Y2                   td                    0.108       8.115 r       u_char_proc/N1523_lt6_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.268       8.383         u_char_proc/_N75009
 CLMA_177_715/Y2                   td                    0.074       8.457 r       u_char_proc/N1523_lt6_mux7/LUT6_inst_perm/L6
                                   net (fanout=14)       0.403       8.860         u_char_proc/_N6639
 CLMA_183_720/Y2                   td                    0.096       8.956 r       u_char_proc/N1523_sub5_ac4/LUT6_inst_perm/L6
                                   net (fanout=4)        0.270       9.226         u_char_proc/_N14881
 CLMA_183_714/Y1                   td                    0.108       9.334 r       u_char_proc/N1523_lt5_mux7/LUT6_inst_perm/L6
                                   net (fanout=13)       0.399       9.733         u_char_proc/_N6654
 CLMS_183_721/Y0                   td                    0.108       9.841 r       u_char_proc/N1523_lt4_mux6_3/gateop_perm/L6
                                   net (fanout=1)        0.574      10.415         u_char_proc/_N75012
 CLMA_189_720/Y3                   td                    0.108      10.523 r       u_char_proc/N1523_lt4_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.549      11.072         u_char_proc/_N75014
 CLMA_189_720/CR0                  td                    0.329      11.401 r       u_char_proc/N1523_sub4_ac5/LUT6D_inst_perm/L5
                                   net (fanout=7)        0.395      11.796         u_char_proc/_N6669
 CLMS_183_721/Y1                   td                    0.108      11.904 r       u_char_proc/N1523_sel4[3]_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.268      12.172         u_char_proc/_N70426_2
 CLMA_189_720/Y2                   td                    0.096      12.268 r       u_char_proc/N1523_sel4[3]_1/LUT6_inst_perm/L6
                                   net (fanout=3)        0.243      12.511         u_char_proc/_N6680
 CLMS_189_721/Y0                   td                    0.224      12.735 r       u_char_proc/N1523_lt3_mux6_4/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.405      13.140         u_char_proc/_N75018
 CLMS_189_721/Y2                   td                    0.108      13.248 r       u_char_proc/N1523_lt3_mux6_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.271      13.519         u_char_proc/_N15580
 CLMS_183_721/Y2                   td                    0.074      13.593 r       u_char_proc/N1523_lt3_mux7/LUT6_inst_perm/L6
                                   net (fanout=12)       0.404      13.997         u_char_proc/_N6684
 CLMS_189_721/CR0                  td                    0.224      14.221 r       u_char_proc/N1523_lt3_mux6_4/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.545      14.766         u_char_proc/_N6697
 CLMA_195_721/Y2                   td                    0.096      14.862 r       u_char_proc/N1523_lt2_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119      14.981         u_char_proc/_N75024
 CLMA_195_721/Y1                   td                    0.108      15.089 r       u_char_proc/N1523_lt2_mux7/LUT6_inst_perm/L6
                                   net (fanout=8)        0.392      15.481         u_char_proc/_N6699
 CLMA_201_720/Y3                   td                    0.108      15.589 r       u_char_proc/N1523_lt0_mux7_6/LUT6_inst_perm/L6
                                   net (fanout=2)        0.421      16.010         u_char_proc/_N70516_6
 CLMA_195_715/Y1                   td                    0.229      16.239 r       u_char_proc/N1523_lt1_mux7/LUT6_inst_perm/L6
                                   net (fanout=4)        0.279      16.518         u_char_proc/_N6714
 CLMA_201_708/Y2                   td                    0.096      16.614 r       u_char_proc/N1523_lt0_mux7_7/LUT6_inst_perm/L6
                                   net (fanout=1)        0.270      16.884         u_char_proc/_N70516_7
 CLMA_201_714/A4                                                           r       u_char_proc/area_th_thou[0]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  16.884         Logic Levels: 24 
                                                                                   Logic: 3.506ns(28.172%), Route: 8.939ns(71.828%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730      40.516 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.516         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091      40.607 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900      41.507         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031      41.538 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642      42.180         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143      42.323 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      42.838         ntclkbufg_1      
 HCKB_213_515/CLKOUT               td                    0.245      43.083 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=201)      0.367      43.450         ntR3478          
 CLMA_201_714/CLK                                                          r       u_char_proc/area_th_thou[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.597      44.047                          
 clock uncertainty                                      -0.150      43.897                          

 Setup time                                             -0.139      43.758                          

 Data required time                                                 43.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.758                          
 Data arrival time                                                  16.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        26.874                          
====================================================================================================

====================================================================================================

Startpoint  : area_th_pix1[12]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/area_th_thou[1]/opit_0_inv_L6Q_perm/I3
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.768
  Launch Clock Delay      :  4.439
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_515/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=201)      0.441       4.439         ntR3478          
 CLMA_189_702/CLK                                                          r       area_th_pix1[12]/opit_0_inv_srl/CLK

 CLMA_189_702/CR2                  tco                   0.249       4.688 r       area_th_pix1[12]/opit_0_inv_srl/CR0
                                   net (fanout=23)       0.416       5.104         area_th_pix2[12] 
 CLMA_177_715/Y1                   td                    0.224       5.328 r       u_char_proc/N1523_lt8_mux1/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.268       5.596         u_char_proc/_N4879
 CLMA_177_721/Y0                   td                    0.108       5.704 r       u_char_proc/N1523_lt8_mux6_9/LUT6_inst_perm/L6
                                   net (fanout=12)       0.423       6.127         u_char_proc/_N6609
 CLMA_177_715/CR1                  td                    0.211       6.338 r       u_char_proc/N1523_lt8_mux1/LUT6D_inst_perm/L5
                                   net (fanout=3)        0.421       6.759         u_char_proc/_N14244
 CLMS_171_715/Y1                   td                    0.108       6.867 r       u_char_proc/N1523_sub7_ac5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.120       6.987         u_char_proc/_N14252
 CLMA_171_714/Y0                   td                    0.108       7.095 r       u_char_proc/N1523_lt7_mux7/LUT6_inst_perm/L6
                                   net (fanout=10)       0.272       7.367         u_char_proc/_N6624
 CLMA_177_714/Y1                   td                    0.096       7.463 r       u_char_proc/N1523_sel7[5]_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.544       8.007         u_char_proc/_N6637
 CLMA_183_714/Y2                   td                    0.108       8.115 r       u_char_proc/N1523_lt6_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.268       8.383         u_char_proc/_N75009
 CLMA_177_715/Y2                   td                    0.074       8.457 r       u_char_proc/N1523_lt6_mux7/LUT6_inst_perm/L6
                                   net (fanout=14)       0.403       8.860         u_char_proc/_N6639
 CLMA_183_720/Y2                   td                    0.096       8.956 r       u_char_proc/N1523_sub5_ac4/LUT6_inst_perm/L6
                                   net (fanout=4)        0.270       9.226         u_char_proc/_N14881
 CLMA_183_714/Y1                   td                    0.108       9.334 r       u_char_proc/N1523_lt5_mux7/LUT6_inst_perm/L6
                                   net (fanout=13)       0.399       9.733         u_char_proc/_N6654
 CLMS_183_721/Y0                   td                    0.108       9.841 r       u_char_proc/N1523_lt4_mux6_3/gateop_perm/L6
                                   net (fanout=1)        0.574      10.415         u_char_proc/_N75012
 CLMA_189_720/Y3                   td                    0.108      10.523 r       u_char_proc/N1523_lt4_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.549      11.072         u_char_proc/_N75014
 CLMA_189_720/CR0                  td                    0.329      11.401 r       u_char_proc/N1523_sub4_ac5/LUT6D_inst_perm/L5
                                   net (fanout=7)        0.395      11.796         u_char_proc/_N6669
 CLMS_183_721/Y1                   td                    0.108      11.904 r       u_char_proc/N1523_sel4[3]_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.268      12.172         u_char_proc/_N70426_2
 CLMA_189_720/Y2                   td                    0.096      12.268 r       u_char_proc/N1523_sel4[3]_1/LUT6_inst_perm/L6
                                   net (fanout=3)        0.243      12.511         u_char_proc/_N6680
 CLMS_189_721/Y0                   td                    0.224      12.735 r       u_char_proc/N1523_lt3_mux6_4/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.405      13.140         u_char_proc/_N75018
 CLMS_189_721/Y2                   td                    0.108      13.248 r       u_char_proc/N1523_lt3_mux6_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.271      13.519         u_char_proc/_N15580
 CLMS_183_721/Y2                   td                    0.074      13.593 r       u_char_proc/N1523_lt3_mux7/LUT6_inst_perm/L6
                                   net (fanout=12)       0.404      13.997         u_char_proc/_N6684
 CLMS_189_721/CR0                  td                    0.224      14.221 r       u_char_proc/N1523_lt3_mux6_4/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.545      14.766         u_char_proc/_N6697
 CLMA_195_721/Y2                   td                    0.096      14.862 r       u_char_proc/N1523_lt2_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119      14.981         u_char_proc/_N75024
 CLMA_195_721/Y1                   td                    0.108      15.089 r       u_char_proc/N1523_lt2_mux7/LUT6_inst_perm/L6
                                   net (fanout=8)        0.392      15.481         u_char_proc/_N6699
 CLMA_201_720/Y3                   td                    0.108      15.589 r       u_char_proc/N1523_lt0_mux7_6/LUT6_inst_perm/L6
                                   net (fanout=2)        0.421      16.010         u_char_proc/_N70516_6
 CLMA_195_715/Y1                   td                    0.229      16.239 r       u_char_proc/N1523_lt1_mux7/LUT6_inst_perm/L6
                                   net (fanout=4)        0.285      16.524         u_char_proc/_N6714
 CLMA_201_714/CR1                  td                    0.227      16.751 r       CLKROUTE_72/CR   
                                   net (fanout=2)        0.119      16.870         ntR3358          
 CLMA_201_714/B3                                                           r       u_char_proc/area_th_thou[1]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  16.870         Logic Levels: 24 
                                                                                   Logic: 3.637ns(29.258%), Route: 8.794ns(70.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730      40.516 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.516         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091      40.607 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900      41.507         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031      41.538 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642      42.180         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143      42.323 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      42.838         ntclkbufg_1      
 HCKB_213_515/CLKOUT               td                    0.245      43.083 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=201)      0.367      43.450         ntR3478          
 CLMA_201_714/CLK                                                          r       u_char_proc/area_th_thou[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.597      44.047                          
 clock uncertainty                                      -0.150      43.897                          

 Setup time                                             -0.146      43.751                          

 Data required time                                                 43.751                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.751                          
 Data arrival time                                                  16.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        26.881                          
====================================================================================================

====================================================================================================

Startpoint  : area_th_pix1[12]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/area_th_thou[2]/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.768
  Launch Clock Delay      :  4.439
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_515/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=201)      0.441       4.439         ntR3478          
 CLMA_189_702/CLK                                                          r       area_th_pix1[12]/opit_0_inv_srl/CLK

 CLMA_189_702/CR2                  tco                   0.249       4.688 r       area_th_pix1[12]/opit_0_inv_srl/CR0
                                   net (fanout=23)       0.416       5.104         area_th_pix2[12] 
 CLMA_177_715/Y1                   td                    0.224       5.328 r       u_char_proc/N1523_lt8_mux1/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.268       5.596         u_char_proc/_N4879
 CLMA_177_721/Y0                   td                    0.108       5.704 r       u_char_proc/N1523_lt8_mux6_9/LUT6_inst_perm/L6
                                   net (fanout=12)       0.423       6.127         u_char_proc/_N6609
 CLMA_177_715/CR1                  td                    0.211       6.338 r       u_char_proc/N1523_lt8_mux1/LUT6D_inst_perm/L5
                                   net (fanout=3)        0.421       6.759         u_char_proc/_N14244
 CLMS_171_715/Y1                   td                    0.108       6.867 r       u_char_proc/N1523_sub7_ac5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.120       6.987         u_char_proc/_N14252
 CLMA_171_714/Y0                   td                    0.108       7.095 r       u_char_proc/N1523_lt7_mux7/LUT6_inst_perm/L6
                                   net (fanout=10)       0.272       7.367         u_char_proc/_N6624
 CLMA_177_714/Y1                   td                    0.096       7.463 r       u_char_proc/N1523_sel7[5]_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.544       8.007         u_char_proc/_N6637
 CLMA_183_714/Y2                   td                    0.108       8.115 r       u_char_proc/N1523_lt6_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.268       8.383         u_char_proc/_N75009
 CLMA_177_715/Y2                   td                    0.074       8.457 r       u_char_proc/N1523_lt6_mux7/LUT6_inst_perm/L6
                                   net (fanout=14)       0.403       8.860         u_char_proc/_N6639
 CLMA_183_720/Y2                   td                    0.096       8.956 r       u_char_proc/N1523_sub5_ac4/LUT6_inst_perm/L6
                                   net (fanout=4)        0.270       9.226         u_char_proc/_N14881
 CLMA_183_714/Y1                   td                    0.108       9.334 r       u_char_proc/N1523_lt5_mux7/LUT6_inst_perm/L6
                                   net (fanout=13)       0.399       9.733         u_char_proc/_N6654
 CLMS_183_721/Y0                   td                    0.108       9.841 r       u_char_proc/N1523_lt4_mux6_3/gateop_perm/L6
                                   net (fanout=1)        0.574      10.415         u_char_proc/_N75012
 CLMA_189_720/Y3                   td                    0.108      10.523 r       u_char_proc/N1523_lt4_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.549      11.072         u_char_proc/_N75014
 CLMA_189_720/CR0                  td                    0.329      11.401 r       u_char_proc/N1523_sub4_ac5/LUT6D_inst_perm/L5
                                   net (fanout=7)        0.395      11.796         u_char_proc/_N6669
 CLMS_183_721/Y1                   td                    0.108      11.904 r       u_char_proc/N1523_sel4[3]_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.268      12.172         u_char_proc/_N70426_2
 CLMA_189_720/Y2                   td                    0.096      12.268 r       u_char_proc/N1523_sel4[3]_1/LUT6_inst_perm/L6
                                   net (fanout=3)        0.243      12.511         u_char_proc/_N6680
 CLMS_189_721/Y0                   td                    0.224      12.735 r       u_char_proc/N1523_lt3_mux6_4/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.405      13.140         u_char_proc/_N75018
 CLMS_189_721/Y2                   td                    0.108      13.248 r       u_char_proc/N1523_lt3_mux6_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.271      13.519         u_char_proc/_N15580
 CLMS_183_721/Y2                   td                    0.074      13.593 r       u_char_proc/N1523_lt3_mux7/LUT6_inst_perm/L6
                                   net (fanout=12)       0.404      13.997         u_char_proc/_N6684
 CLMS_189_721/CR0                  td                    0.224      14.221 r       u_char_proc/N1523_lt3_mux6_4/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.545      14.766         u_char_proc/_N6697
 CLMA_195_721/Y2                   td                    0.096      14.862 r       u_char_proc/N1523_lt2_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119      14.981         u_char_proc/_N75024
 CLMA_195_721/Y1                   td                    0.108      15.089 r       u_char_proc/N1523_lt2_mux7/LUT6_inst_perm/L6
                                   net (fanout=8)        0.392      15.481         u_char_proc/_N6699
 CLMA_201_720/Y3                   td                    0.108      15.589 r       u_char_proc/N1523_lt0_mux7_6/LUT6_inst_perm/L6
                                   net (fanout=2)        0.421      16.010         u_char_proc/_N70516_6
 CLMA_195_715/Y1                   td                    0.229      16.239 r       u_char_proc/N1523_lt1_mux7/LUT6_inst_perm/L6
                                   net (fanout=4)        0.285      16.524         u_char_proc/_N6714
 CLMA_201_714/CR1                  td                    0.227      16.751 r       CLKROUTE_72/CR   
                                   net (fanout=2)        0.119      16.870         ntR3358          
 CLMA_201_714/D5                                                           r       u_char_proc/area_th_thou[2]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  16.870         Logic Levels: 24 
                                                                                   Logic: 3.637ns(29.258%), Route: 8.794ns(70.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730      40.516 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.516         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091      40.607 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900      41.507         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031      41.538 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642      42.180         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143      42.323 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      42.838         ntclkbufg_1      
 HCKB_213_515/CLKOUT               td                    0.245      43.083 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=201)      0.367      43.450         ntR3478          
 CLMA_201_714/CLK                                                          r       u_char_proc/area_th_thou[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.597      44.047                          
 clock uncertainty                                      -0.150      43.897                          

 Setup time                                             -0.112      43.785                          

 Data required time                                                 43.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.785                          
 Data arrival time                                                  16.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        26.915                          
====================================================================================================

====================================================================================================

Startpoint  : y_min_pix1[4]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/y_min_ten[2]/opit_0_inv_L6Q_perm/I3
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.457
  Launch Clock Delay      :  3.791
  Clock Pessimism Removal :  -0.638

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900       1.825         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031       1.856 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642       2.498         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143       2.641 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       3.156         ntclkbufg_1      
 HCKB_213_476/CLKOUT               td                    0.245       3.401 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=61)       0.390       3.791         ntR3477          
 CLMA_177_601/CLK                                                          r       y_min_pix1[4]/opit_0_inv_srl/CLK

 CLMA_177_601/CR0                  tco                   0.173       3.964 f       y_min_pix1[4]/opit_0_inv_srl/CR0
                                   net (fanout=6)        0.159       4.123         y_min_pix2[4]    
 CLMA_183_600/B3                                                           f       u_char_proc/y_min_ten[2]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   4.123         Logic Levels: 0  
                                                                                   Logic: 0.173ns(52.108%), Route: 0.159ns(47.892%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_476/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=61)       0.459       4.457         ntR3477          
 CLMA_183_600/CLK                                                          r       u_char_proc/y_min_ten[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.638       3.819                          
 clock uncertainty                                       0.000       3.819                          

 Hold time                                              -0.043       3.776                          

 Data required time                                                  3.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.776                          
 Data arrival time                                                   4.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : y_min_pix1[2]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/y_min_unit[1]/opit_0_inv_L6Q_perm/I4
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.456
  Launch Clock Delay      :  3.791
  Clock Pessimism Removal :  -0.638

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900       1.825         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031       1.856 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642       2.498         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143       2.641 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       3.156         ntclkbufg_1      
 HCKB_213_476/CLKOUT               td                    0.245       3.401 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=61)       0.390       3.791         ntR3477          
 CLMA_177_601/CLK                                                          r       y_min_pix1[2]/opit_0_inv_srl/CLK

 CLMA_177_601/CR1                  tco                   0.174       3.965 f       y_min_pix1[2]/opit_0_inv_srl/CR0
                                   net (fanout=8)        0.167       4.132         y_min_pix2[2]    
 CLMA_183_594/D4                                                           f       u_char_proc/y_min_unit[1]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   4.132         Logic Levels: 0  
                                                                                   Logic: 0.174ns(51.026%), Route: 0.167ns(48.974%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_476/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=61)       0.458       4.456         ntR3477          
 CLMA_183_594/CLK                                                          r       u_char_proc/y_min_unit[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.638       3.818                          
 clock uncertainty                                       0.000       3.818                          

 Hold time                                              -0.036       3.782                          

 Data required time                                                  3.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.782                          
 Data arrival time                                                   4.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.350                          
====================================================================================================

====================================================================================================

Startpoint  : y_min_pix1[2]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/y_min_hund[0]/opit_0_inv_L6Q_perm/I3
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.457
  Launch Clock Delay      :  3.791
  Clock Pessimism Removal :  -0.638

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900       1.825         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031       1.856 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642       2.498         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143       2.641 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       3.156         ntclkbufg_1      
 HCKB_213_476/CLKOUT               td                    0.245       3.401 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=61)       0.390       3.791         ntR3477          
 CLMA_177_601/CLK                                                          r       y_min_pix1[2]/opit_0_inv_srl/CLK

 CLMA_177_601/CR1                  tco                   0.174       3.965 f       y_min_pix1[2]/opit_0_inv_srl/CR0
                                   net (fanout=8)        0.158       4.123         y_min_pix2[2]    
 CLMA_183_600/C3                                                           f       u_char_proc/y_min_hund[0]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   4.123         Logic Levels: 0  
                                                                                   Logic: 0.174ns(52.410%), Route: 0.158ns(47.590%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_476/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=61)       0.459       4.457         ntR3477          
 CLMA_183_600/CLK                                                          r       u_char_proc/y_min_hund[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.638       3.819                          
 clock uncertainty                                       0.000       3.819                          

 Hold time                                              -0.047       3.772                          

 Data required time                                                  3.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.772                          
 Data arrival time                                                   4.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : u_defect_coord/y_min_x_min_reg[0]/opit_0/CLK
Endpoint    : u_defect_coord/N366_sub0.faddsub_9/gateop_perm/CIN
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.940
  Launch Clock Delay      :  3.432
  Clock Pessimism Removal :  0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_491/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=1136)     0.445       3.432         ntR3485          
 CLMA_219_552/CLK                                                          r       u_defect_coord/y_min_x_min_reg[0]/opit_0/CLK

 CLMA_219_552/Q0                   tco                   0.203       3.635 r       u_defect_coord/y_min_x_min_reg[0]/opit_0/Q
                                   net (fanout=6)        0.716       4.351         u_defect_coord/y_min_x_min_reg [0]
 CLMS_201_541/COUT                 td                    0.282       4.633 f       u_defect_coord/N244.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.633         u_defect_coord/N244.co [4]
 CLMS_201_547/COUT                 td                    0.085       4.718 f       u_defect_coord/N244.fsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.718         u_defect_coord/N244.co [8]
 CLMS_201_553/Y2                   td                    0.149       4.867 r       u_defect_coord/N244.fsub_11/gateop/Y
                                   net (fanout=10)       0.593       5.460         u_defect_coord/dx_1 [10]
 CLMS_207_529/COUT                 td                    0.299       5.759 f       u_defect_coord/N250_1.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.759         u_defect_coord/N250_1.co [4]
 CLMS_207_535/Y3                   td                    0.214       5.973 r       u_defect_coord/N250_1.fsub_8/gateop_perm/Y
                                   net (fanout=22)       0.857       6.830         u_defect_coord/abs_dx_1 [8]
 CLMA_207_510/CR1                  td                    0.329       7.159 r       u_defect_coord/N258.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=21)       0.528       7.687         _N8              
 CLMA_207_492/Y0                   td                    0.108       7.795 r       u_defect_coord/N269[4]/LUT6D_inst_perm/L6
                                   net (fanout=4)        0.423       8.218         u_defect_coord/min_v_1 [4]
 CLMA_201_498/Y2                   td                    0.108       8.326 r       u_defect_coord/N1153_maj2_3/LUT6_inst_perm/L6
                                   net (fanout=2)        0.369       8.695         u_defect_coord/_N8136
 CLMA_201_498/Y1                   td                    0.074       8.769 r       u_defect_coord/N1153_maj3_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.281       9.050         u_defect_coord/_N8140
 CLMA_195_504/Y1                   td                    0.074       9.124 r       u_defect_coord/N1153_maj4_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.119       9.243         u_defect_coord/_N8144
 CLMA_195_504/Y0                   td                    0.179       9.422 r       u_defect_coord/N1153_maj5_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.279       9.701         u_defect_coord/_N8148
 CLMS_189_511/Y0                   td                    0.108       9.809 r       u_defect_coord/N1153_maj6_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.269      10.078         u_defect_coord/_N8152
 CLMS_189_517/Y0                   td                    0.096      10.174 r       u_defect_coord/N1153_maj7_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.536      10.710         u_defect_coord/_N8156
 CLMS_201_505/Y2                   td                    0.229      10.939 r       u_defect_coord/distance_approx_1_10/gateop_perm/Y
                                   net (fanout=2)        0.269      11.208         u_defect_coord/distance_approx_1 [9]
 CLMS_207_505/CR1                  td                    0.434      11.642 r       u_defect_coord/N312.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=189)      0.494      12.136         _N10             
 CLMA_225_516/Y2                   td                    0.108      12.244 r       u_defect_coord/divisor_reg[9]/opit_0_L6QL5Q_perm/L6
                                   net (fanout=2)        0.581      12.825         u_defect_coord/delta_x_current [8]
 CLMA_219_493/COUT                 td                    0.299      13.124 f       u_defect_coord/N366_sub20.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.124         u_defect_coord/N366_sub20.co [4]
 CLMA_219_499/COUT                 td                    0.085      13.209 f       u_defect_coord/N366_sub20.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.209         u_defect_coord/N366_sub20.co [8]
 CLMA_219_505/Y3                   td                    0.214      13.423 r       u_defect_coord/N366_sub20.faddsub_12/gateop/Y
                                   net (fanout=12)       0.677      14.100         u_defect_coord/_N203
 CLMA_219_480/COUT                 td                    0.288      14.388 f       u_defect_coord/N366_sub19.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      14.388         u_defect_coord/N366_sub19.co [4]
 CLMA_219_486/COUT                 td                    0.085      14.473 f       u_defect_coord/N366_sub19.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      14.473         u_defect_coord/N366_sub19.co [8]
 CLMA_219_492/Y3                   td                    0.214      14.687 r       u_defect_coord/N366_sub19.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.404      15.091         u_defect_coord/_N215
 CLMS_225_487/COUT                 td                    0.285      15.376 f       u_defect_coord/N366_sub18.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.376         u_defect_coord/N366_sub18.co [4]
 CLMS_225_493/COUT                 td                    0.085      15.461 f       u_defect_coord/N366_sub18.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.461         u_defect_coord/N366_sub18.co [8]
 CLMS_225_499/Y3                   td                    0.214      15.675 r       u_defect_coord/N366_sub18.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.427      16.102         u_defect_coord/_N227
 CLMA_225_486/COUT                 td                    0.299      16.401 f       u_defect_coord/N366_sub17.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.401         u_defect_coord/N366_sub17.co [4]
 CLMA_225_492/COUT                 td                    0.085      16.486 f       u_defect_coord/N366_sub17.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.486         u_defect_coord/N366_sub17.co [8]
 CLMA_225_498/Y3                   td                    0.214      16.700 r       u_defect_coord/N366_sub17.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.545      17.245         u_defect_coord/_N239
 CLMS_225_505/COUT                 td                    0.299      17.544 f       u_defect_coord/N366_sub16.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.544         u_defect_coord/N366_sub16.co [4]
 CLMS_225_511/COUT                 td                    0.085      17.629 f       u_defect_coord/N366_sub16.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.629         u_defect_coord/N366_sub16.co [8]
 CLMS_225_517/Y3                   td                    0.214      17.843 r       u_defect_coord/N366_sub16.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.456      18.299         u_defect_coord/_N251
 CLMA_231_480/CR1                  td                    0.227      18.526 r       CLKROUTE_149/CR  
                                   net (fanout=1)        0.120      18.646         ntR3435          
 CLMA_231_481/COUT                 td                    0.288      18.934 f       u_defect_coord/N366_sub15.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.934         u_defect_coord/N366_sub15.co [8]
 CLMA_231_487/Y3                   td                    0.214      19.148 r       u_defect_coord/N366_sub15.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.435      19.583         u_defect_coord/_N263
 CLMA_231_498/CR1                  td                    0.227      19.810 r       CLKROUTE_118/CR  
                                   net (fanout=1)        0.120      19.930         ntR3404          
 CLMA_231_498/COUT                 td                    0.288      20.218 f       u_defect_coord/N366_sub14.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      20.218         u_defect_coord/N366_sub14.co [8]
 CLMA_231_504/Y3                   td                    0.214      20.432 r       u_defect_coord/N366_sub14.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.496      20.928         u_defect_coord/_N275
 CLMA_231_493/COUT                 td                    0.288      21.216 f       u_defect_coord/N366_sub13.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.216         u_defect_coord/N366_sub13.co [4]
 CLMA_231_499/COUT                 td                    0.085      21.301 f       u_defect_coord/N366_sub13.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.301         u_defect_coord/N366_sub13.co [8]
 CLMA_231_505/Y3                   td                    0.214      21.515 r       u_defect_coord/N366_sub13.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.757      22.272         u_defect_coord/_N287
 CLMA_231_474/CR0                  td                    0.220      22.492 r       CLKROUTE_137/CR  
                                   net (fanout=1)        0.245      22.737         ntR3423          
 CLMA_231_474/COUT                 td                    0.285      23.022 f       u_defect_coord/N366_sub12.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      23.022         u_defect_coord/N366_sub12.co [4]
 CLMA_231_480/COUT                 td                    0.085      23.107 f       u_defect_coord/N366_sub12.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      23.107         u_defect_coord/N366_sub12.co [8]
 CLMA_231_486/Y3                   td                    0.214      23.321 r       u_defect_coord/N366_sub12.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.613      23.934         u_defect_coord/_N299
 CLMA_261_493/COUT                 td                    0.302      24.236 f       u_defect_coord/N366_sub11.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      24.236         u_defect_coord/N366_sub11.co [4]
 CLMA_261_499/COUT                 td                    0.085      24.321 f       u_defect_coord/N366_sub11.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      24.321         u_defect_coord/N366_sub11.co [8]
 CLMA_261_505/Y3                   td                    0.214      24.535 r       u_defect_coord/N366_sub11.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.700      25.235         u_defect_coord/_N311
 CLMA_261_481/COUT                 td                    0.285      25.520 f       u_defect_coord/N366_sub10.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      25.520         u_defect_coord/N366_sub10.co [8]
 CLMA_261_487/Y3                   td                    0.214      25.734 r       u_defect_coord/N366_sub10.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.524      26.258         u_defect_coord/_N323
 CLMA_267_498/COUT                 td                    0.302      26.560 f       u_defect_coord/N366_sub9.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      26.560         u_defect_coord/N366_sub9.co [4]
 CLMA_267_504/COUT                 td                    0.085      26.645 f       u_defect_coord/N366_sub9.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      26.645         u_defect_coord/N366_sub9.co [8]
 CLMA_267_510/Y3                   td                    0.214      26.859 r       u_defect_coord/N366_sub9.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.678      27.537         u_defect_coord/_N335
 CLMS_267_505/COUT                 td                    0.153      27.690 r       u_defect_coord/N366_sub8.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      27.690         u_defect_coord/N366_sub8.co [8]
 CLMS_267_511/Y3                   td                    0.214      27.904 r       u_defect_coord/N366_sub8.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.754      28.658         u_defect_coord/_N347
 CLMA_261_480/COUT                 td                    0.302      28.960 f       u_defect_coord/N366_sub7.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      28.960         u_defect_coord/N366_sub7.co [4]
 CLMA_261_486/COUT                 td                    0.085      29.045 f       u_defect_coord/N366_sub7.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      29.045         u_defect_coord/N366_sub7.co [8]
 CLMA_261_492/Y3                   td                    0.214      29.259 r       u_defect_coord/N366_sub7.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.454      29.713         u_defect_coord/_N359
 CLMA_273_498/CR1                  td                    0.227      29.940 r       CLKROUTE_131/CR  
                                   net (fanout=1)        0.242      30.182         ntR3417          
 CLMA_273_499/COUT                 td                    0.288      30.470 f       u_defect_coord/N366_sub6.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      30.470         u_defect_coord/N366_sub6.co [8]
 CLMA_273_505/Y3                   td                    0.214      30.684 r       u_defect_coord/N366_sub6.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.574      31.258         u_defect_coord/_N371
 CLMA_267_480/COUT                 td                    0.302      31.560 f       u_defect_coord/N366_sub5.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      31.560         u_defect_coord/N366_sub5.co [4]
 CLMA_267_486/COUT                 td                    0.085      31.645 f       u_defect_coord/N366_sub5.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      31.645         u_defect_coord/N366_sub5.co [8]
 CLMA_267_492/Y3                   td                    0.214      31.859 r       u_defect_coord/N366_sub5.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.550      32.409         u_defect_coord/_N383
 CLMS_267_481/COUT                 td                    0.282      32.691 f       u_defect_coord/N366_sub4.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      32.691         u_defect_coord/N366_sub4.co [4]
 CLMS_267_487/COUT                 td                    0.085      32.776 f       u_defect_coord/N366_sub4.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      32.776         u_defect_coord/N366_sub4.co [8]
 CLMS_267_493/Y3                   td                    0.214      32.990 r       u_defect_coord/N366_sub4.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.712      33.702         u_defect_coord/_N395
 CLMS_285_475/COUT                 td                    0.299      34.001 f       u_defect_coord/N366_sub3.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      34.001         u_defect_coord/N366_sub3.co [4]
 CLMS_285_481/COUT                 td                    0.085      34.086 f       u_defect_coord/N366_sub3.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      34.086         u_defect_coord/N366_sub3.co [8]
 CLMS_285_487/Y3                   td                    0.214      34.300 r       u_defect_coord/N366_sub3.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.397      34.697         u_defect_coord/_N407
 CLMA_285_492/COUT                 td                    0.348      35.045 f       u_defect_coord/N366_sub2.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      35.045         u_defect_coord/N366_sub2.co [8]
 CLMA_285_498/Y3                   td                    0.214      35.259 r       u_defect_coord/N366_sub2.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.581      35.840         u_defect_coord/_N419
 CLMA_273_475/COUT                 td                    0.288      36.128 f       u_defect_coord/N366_sub1.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      36.128         u_defect_coord/N366_sub1.co [4]
 CLMA_273_481/COUT                 td                    0.085      36.213 f       u_defect_coord/N366_sub1.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      36.213         u_defect_coord/N366_sub1.co [8]
 CLMA_273_487/Y3                   td                    0.214      36.427 r       u_defect_coord/N366_sub1.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.543      36.970         u_defect_coord/_N431
 CLMA_273_492/COUT                 td                    0.299      37.269 f       u_defect_coord/N366_sub0.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      37.269         u_defect_coord/N366_sub0.co [8]
 CLMA_273_498/CIN                                                          f       u_defect_coord/N366_sub0.faddsub_9/gateop_perm/CIN

 Data arrival time                                                  37.269         Logic Levels: 75 
                                                                                   Logic: 15.519ns(45.864%), Route: 18.318ns(54.136%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730    1000.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091    1000.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746    1001.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143    1001.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515    1002.319         ntclkbufg_0      
 HCKB_213_491/CLKOUT               td                    0.245    1002.564 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=1136)     0.376    1002.940         ntR3485          
 CLMA_273_498/CLK                                                          r       u_defect_coord/z_cos_thita_reg[0]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.423    1003.363                          
 clock uncertainty                                      -0.050    1003.313                          

 Setup time                                             -0.247    1003.066                          

 Data required time                                               1003.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.066                          
 Data arrival time                                                  37.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       965.797                          
====================================================================================================

====================================================================================================

Startpoint  : u_defect_coord/y_min_x_min_reg[0]/opit_0/CLK
Endpoint    : u_defect_coord/z_cos_thita_reg[1]/opit_0_L6Q_LUT6DQL5_perm/I0
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.939
  Launch Clock Delay      :  3.432
  Clock Pessimism Removal :  0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_491/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=1136)     0.445       3.432         ntR3485          
 CLMA_219_552/CLK                                                          r       u_defect_coord/y_min_x_min_reg[0]/opit_0/CLK

 CLMA_219_552/Q0                   tco                   0.203       3.635 r       u_defect_coord/y_min_x_min_reg[0]/opit_0/Q
                                   net (fanout=6)        0.716       4.351         u_defect_coord/y_min_x_min_reg [0]
 CLMS_201_541/COUT                 td                    0.282       4.633 f       u_defect_coord/N244.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.633         u_defect_coord/N244.co [4]
 CLMS_201_547/COUT                 td                    0.085       4.718 f       u_defect_coord/N244.fsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.718         u_defect_coord/N244.co [8]
 CLMS_201_553/Y2                   td                    0.149       4.867 r       u_defect_coord/N244.fsub_11/gateop/Y
                                   net (fanout=10)       0.593       5.460         u_defect_coord/dx_1 [10]
 CLMS_207_529/COUT                 td                    0.299       5.759 f       u_defect_coord/N250_1.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.759         u_defect_coord/N250_1.co [4]
 CLMS_207_535/Y3                   td                    0.214       5.973 r       u_defect_coord/N250_1.fsub_8/gateop_perm/Y
                                   net (fanout=22)       0.857       6.830         u_defect_coord/abs_dx_1 [8]
 CLMA_207_510/CR1                  td                    0.329       7.159 r       u_defect_coord/N258.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=21)       0.528       7.687         _N8              
 CLMA_207_492/Y0                   td                    0.108       7.795 r       u_defect_coord/N269[4]/LUT6D_inst_perm/L6
                                   net (fanout=4)        0.423       8.218         u_defect_coord/min_v_1 [4]
 CLMA_201_498/Y2                   td                    0.108       8.326 r       u_defect_coord/N1153_maj2_3/LUT6_inst_perm/L6
                                   net (fanout=2)        0.369       8.695         u_defect_coord/_N8136
 CLMA_201_498/Y1                   td                    0.074       8.769 r       u_defect_coord/N1153_maj3_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.281       9.050         u_defect_coord/_N8140
 CLMA_195_504/Y1                   td                    0.074       9.124 r       u_defect_coord/N1153_maj4_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.119       9.243         u_defect_coord/_N8144
 CLMA_195_504/Y0                   td                    0.179       9.422 r       u_defect_coord/N1153_maj5_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.279       9.701         u_defect_coord/_N8148
 CLMS_189_511/Y0                   td                    0.108       9.809 r       u_defect_coord/N1153_maj6_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.269      10.078         u_defect_coord/_N8152
 CLMS_189_517/Y0                   td                    0.096      10.174 r       u_defect_coord/N1153_maj7_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.536      10.710         u_defect_coord/_N8156
 CLMS_201_505/Y2                   td                    0.229      10.939 r       u_defect_coord/distance_approx_1_10/gateop_perm/Y
                                   net (fanout=2)        0.269      11.208         u_defect_coord/distance_approx_1 [9]
 CLMS_207_505/CR1                  td                    0.434      11.642 r       u_defect_coord/N312.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=189)      0.494      12.136         _N10             
 CLMA_225_516/Y2                   td                    0.108      12.244 r       u_defect_coord/divisor_reg[9]/opit_0_L6QL5Q_perm/L6
                                   net (fanout=2)        0.581      12.825         u_defect_coord/delta_x_current [8]
 CLMA_219_493/COUT                 td                    0.299      13.124 f       u_defect_coord/N366_sub20.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.124         u_defect_coord/N366_sub20.co [4]
 CLMA_219_499/COUT                 td                    0.085      13.209 f       u_defect_coord/N366_sub20.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.209         u_defect_coord/N366_sub20.co [8]
 CLMA_219_505/Y3                   td                    0.214      13.423 r       u_defect_coord/N366_sub20.faddsub_12/gateop/Y
                                   net (fanout=12)       0.677      14.100         u_defect_coord/_N203
 CLMA_219_480/COUT                 td                    0.288      14.388 f       u_defect_coord/N366_sub19.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      14.388         u_defect_coord/N366_sub19.co [4]
 CLMA_219_486/COUT                 td                    0.085      14.473 f       u_defect_coord/N366_sub19.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      14.473         u_defect_coord/N366_sub19.co [8]
 CLMA_219_492/Y3                   td                    0.214      14.687 r       u_defect_coord/N366_sub19.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.404      15.091         u_defect_coord/_N215
 CLMS_225_487/COUT                 td                    0.285      15.376 f       u_defect_coord/N366_sub18.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.376         u_defect_coord/N366_sub18.co [4]
 CLMS_225_493/COUT                 td                    0.085      15.461 f       u_defect_coord/N366_sub18.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.461         u_defect_coord/N366_sub18.co [8]
 CLMS_225_499/Y3                   td                    0.214      15.675 r       u_defect_coord/N366_sub18.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.427      16.102         u_defect_coord/_N227
 CLMA_225_486/COUT                 td                    0.299      16.401 f       u_defect_coord/N366_sub17.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.401         u_defect_coord/N366_sub17.co [4]
 CLMA_225_492/COUT                 td                    0.085      16.486 f       u_defect_coord/N366_sub17.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.486         u_defect_coord/N366_sub17.co [8]
 CLMA_225_498/Y3                   td                    0.214      16.700 r       u_defect_coord/N366_sub17.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.545      17.245         u_defect_coord/_N239
 CLMS_225_505/COUT                 td                    0.299      17.544 f       u_defect_coord/N366_sub16.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.544         u_defect_coord/N366_sub16.co [4]
 CLMS_225_511/COUT                 td                    0.085      17.629 f       u_defect_coord/N366_sub16.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.629         u_defect_coord/N366_sub16.co [8]
 CLMS_225_517/Y3                   td                    0.214      17.843 r       u_defect_coord/N366_sub16.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.456      18.299         u_defect_coord/_N251
 CLMA_231_480/CR1                  td                    0.227      18.526 r       CLKROUTE_149/CR  
                                   net (fanout=1)        0.120      18.646         ntR3435          
 CLMA_231_481/COUT                 td                    0.288      18.934 f       u_defect_coord/N366_sub15.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.934         u_defect_coord/N366_sub15.co [8]
 CLMA_231_487/Y3                   td                    0.214      19.148 r       u_defect_coord/N366_sub15.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.435      19.583         u_defect_coord/_N263
 CLMA_231_498/CR1                  td                    0.227      19.810 r       CLKROUTE_118/CR  
                                   net (fanout=1)        0.120      19.930         ntR3404          
 CLMA_231_498/COUT                 td                    0.288      20.218 f       u_defect_coord/N366_sub14.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      20.218         u_defect_coord/N366_sub14.co [8]
 CLMA_231_504/Y3                   td                    0.214      20.432 r       u_defect_coord/N366_sub14.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.496      20.928         u_defect_coord/_N275
 CLMA_231_493/COUT                 td                    0.288      21.216 f       u_defect_coord/N366_sub13.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.216         u_defect_coord/N366_sub13.co [4]
 CLMA_231_499/COUT                 td                    0.085      21.301 f       u_defect_coord/N366_sub13.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.301         u_defect_coord/N366_sub13.co [8]
 CLMA_231_505/Y3                   td                    0.214      21.515 r       u_defect_coord/N366_sub13.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.757      22.272         u_defect_coord/_N287
 CLMA_231_474/CR0                  td                    0.220      22.492 r       CLKROUTE_137/CR  
                                   net (fanout=1)        0.245      22.737         ntR3423          
 CLMA_231_474/COUT                 td                    0.285      23.022 f       u_defect_coord/N366_sub12.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      23.022         u_defect_coord/N366_sub12.co [4]
 CLMA_231_480/COUT                 td                    0.085      23.107 f       u_defect_coord/N366_sub12.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      23.107         u_defect_coord/N366_sub12.co [8]
 CLMA_231_486/Y3                   td                    0.214      23.321 r       u_defect_coord/N366_sub12.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.613      23.934         u_defect_coord/_N299
 CLMA_261_493/COUT                 td                    0.302      24.236 f       u_defect_coord/N366_sub11.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      24.236         u_defect_coord/N366_sub11.co [4]
 CLMA_261_499/COUT                 td                    0.085      24.321 f       u_defect_coord/N366_sub11.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      24.321         u_defect_coord/N366_sub11.co [8]
 CLMA_261_505/Y3                   td                    0.214      24.535 r       u_defect_coord/N366_sub11.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.700      25.235         u_defect_coord/_N311
 CLMA_261_481/COUT                 td                    0.285      25.520 f       u_defect_coord/N366_sub10.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      25.520         u_defect_coord/N366_sub10.co [8]
 CLMA_261_487/Y3                   td                    0.214      25.734 r       u_defect_coord/N366_sub10.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.524      26.258         u_defect_coord/_N323
 CLMA_267_498/COUT                 td                    0.302      26.560 f       u_defect_coord/N366_sub9.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      26.560         u_defect_coord/N366_sub9.co [4]
 CLMA_267_504/COUT                 td                    0.085      26.645 f       u_defect_coord/N366_sub9.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      26.645         u_defect_coord/N366_sub9.co [8]
 CLMA_267_510/Y3                   td                    0.214      26.859 r       u_defect_coord/N366_sub9.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.678      27.537         u_defect_coord/_N335
 CLMS_267_505/COUT                 td                    0.153      27.690 r       u_defect_coord/N366_sub8.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      27.690         u_defect_coord/N366_sub8.co [8]
 CLMS_267_511/Y3                   td                    0.214      27.904 r       u_defect_coord/N366_sub8.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.754      28.658         u_defect_coord/_N347
 CLMA_261_480/COUT                 td                    0.302      28.960 f       u_defect_coord/N366_sub7.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      28.960         u_defect_coord/N366_sub7.co [4]
 CLMA_261_486/COUT                 td                    0.085      29.045 f       u_defect_coord/N366_sub7.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      29.045         u_defect_coord/N366_sub7.co [8]
 CLMA_261_492/Y3                   td                    0.214      29.259 r       u_defect_coord/N366_sub7.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.454      29.713         u_defect_coord/_N359
 CLMA_273_498/CR1                  td                    0.227      29.940 r       CLKROUTE_131/CR  
                                   net (fanout=1)        0.242      30.182         ntR3417          
 CLMA_273_499/COUT                 td                    0.288      30.470 f       u_defect_coord/N366_sub6.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      30.470         u_defect_coord/N366_sub6.co [8]
 CLMA_273_505/Y3                   td                    0.214      30.684 r       u_defect_coord/N366_sub6.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.574      31.258         u_defect_coord/_N371
 CLMA_267_480/COUT                 td                    0.302      31.560 f       u_defect_coord/N366_sub5.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      31.560         u_defect_coord/N366_sub5.co [4]
 CLMA_267_486/COUT                 td                    0.085      31.645 f       u_defect_coord/N366_sub5.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      31.645         u_defect_coord/N366_sub5.co [8]
 CLMA_267_492/Y3                   td                    0.214      31.859 r       u_defect_coord/N366_sub5.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.550      32.409         u_defect_coord/_N383
 CLMS_267_481/COUT                 td                    0.282      32.691 f       u_defect_coord/N366_sub4.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      32.691         u_defect_coord/N366_sub4.co [4]
 CLMS_267_487/COUT                 td                    0.085      32.776 f       u_defect_coord/N366_sub4.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      32.776         u_defect_coord/N366_sub4.co [8]
 CLMS_267_493/Y3                   td                    0.214      32.990 r       u_defect_coord/N366_sub4.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.712      33.702         u_defect_coord/_N395
 CLMS_285_475/COUT                 td                    0.299      34.001 f       u_defect_coord/N366_sub3.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      34.001         u_defect_coord/N366_sub3.co [4]
 CLMS_285_481/COUT                 td                    0.085      34.086 f       u_defect_coord/N366_sub3.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      34.086         u_defect_coord/N366_sub3.co [8]
 CLMS_285_487/Y3                   td                    0.214      34.300 r       u_defect_coord/N366_sub3.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.397      34.697         u_defect_coord/_N407
 CLMA_285_492/COUT                 td                    0.348      35.045 f       u_defect_coord/N366_sub2.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      35.045         u_defect_coord/N366_sub2.co [8]
 CLMA_285_498/Y3                   td                    0.214      35.259 r       u_defect_coord/N366_sub2.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.581      35.840         u_defect_coord/_N419
 CLMA_273_475/COUT                 td                    0.288      36.128 f       u_defect_coord/N366_sub1.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      36.128         u_defect_coord/N366_sub1.co [4]
 CLMA_273_481/COUT                 td                    0.085      36.213 f       u_defect_coord/N366_sub1.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      36.213         u_defect_coord/N366_sub1.co [8]
 CLMA_273_487/Y3                   td                    0.214      36.427 r       u_defect_coord/N366_sub1.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.566      36.993         u_defect_coord/_N431
 CLMA_285_480/C0                                                           r       u_defect_coord/z_cos_thita_reg[1]/opit_0_L6Q_LUT6DQL5_perm/I0

 Data arrival time                                                  36.993         Logic Levels: 74 
                                                                                   Logic: 15.220ns(45.350%), Route: 18.341ns(54.650%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730    1000.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091    1000.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746    1001.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143    1001.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515    1002.319         ntclkbufg_0      
 HCKB_213_491/CLKOUT               td                    0.245    1002.564 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=1136)     0.375    1002.939         ntR3485          
 CLMA_285_480/CLK                                                          r       u_defect_coord/z_cos_thita_reg[1]/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.423    1003.362                          
 clock uncertainty                                      -0.050    1003.312                          

 Setup time                                             -0.272    1003.040                          

 Data required time                                               1003.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.040                          
 Data arrival time                                                  36.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       966.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_defect_coord/y_min_x_min_reg[0]/opit_0/CLK
Endpoint    : u_defect_coord/N366_sub0.faddsub_10/gateop_perm/I3
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.940
  Launch Clock Delay      :  3.432
  Clock Pessimism Removal :  0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_491/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=1136)     0.445       3.432         ntR3485          
 CLMA_219_552/CLK                                                          r       u_defect_coord/y_min_x_min_reg[0]/opit_0/CLK

 CLMA_219_552/Q0                   tco                   0.203       3.635 r       u_defect_coord/y_min_x_min_reg[0]/opit_0/Q
                                   net (fanout=6)        0.716       4.351         u_defect_coord/y_min_x_min_reg [0]
 CLMS_201_541/COUT                 td                    0.282       4.633 f       u_defect_coord/N244.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.633         u_defect_coord/N244.co [4]
 CLMS_201_547/COUT                 td                    0.085       4.718 f       u_defect_coord/N244.fsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.718         u_defect_coord/N244.co [8]
 CLMS_201_553/Y2                   td                    0.149       4.867 r       u_defect_coord/N244.fsub_11/gateop/Y
                                   net (fanout=10)       0.593       5.460         u_defect_coord/dx_1 [10]
 CLMS_207_529/COUT                 td                    0.299       5.759 f       u_defect_coord/N250_1.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.759         u_defect_coord/N250_1.co [4]
 CLMS_207_535/Y3                   td                    0.214       5.973 r       u_defect_coord/N250_1.fsub_8/gateop_perm/Y
                                   net (fanout=22)       0.857       6.830         u_defect_coord/abs_dx_1 [8]
 CLMA_207_510/CR1                  td                    0.329       7.159 r       u_defect_coord/N258.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=21)       0.528       7.687         _N8              
 CLMA_207_492/Y0                   td                    0.108       7.795 r       u_defect_coord/N269[4]/LUT6D_inst_perm/L6
                                   net (fanout=4)        0.423       8.218         u_defect_coord/min_v_1 [4]
 CLMA_201_498/Y2                   td                    0.108       8.326 r       u_defect_coord/N1153_maj2_3/LUT6_inst_perm/L6
                                   net (fanout=2)        0.369       8.695         u_defect_coord/_N8136
 CLMA_201_498/Y1                   td                    0.074       8.769 r       u_defect_coord/N1153_maj3_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.281       9.050         u_defect_coord/_N8140
 CLMA_195_504/Y1                   td                    0.074       9.124 r       u_defect_coord/N1153_maj4_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.119       9.243         u_defect_coord/_N8144
 CLMA_195_504/Y0                   td                    0.179       9.422 r       u_defect_coord/N1153_maj5_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.279       9.701         u_defect_coord/_N8148
 CLMS_189_511/Y0                   td                    0.108       9.809 r       u_defect_coord/N1153_maj6_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.269      10.078         u_defect_coord/_N8152
 CLMS_189_517/Y0                   td                    0.096      10.174 r       u_defect_coord/N1153_maj7_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.536      10.710         u_defect_coord/_N8156
 CLMS_201_505/Y2                   td                    0.229      10.939 r       u_defect_coord/distance_approx_1_10/gateop_perm/Y
                                   net (fanout=2)        0.269      11.208         u_defect_coord/distance_approx_1 [9]
 CLMS_207_505/CR1                  td                    0.434      11.642 r       u_defect_coord/N312.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=189)      0.494      12.136         _N10             
 CLMA_225_516/Y2                   td                    0.108      12.244 r       u_defect_coord/divisor_reg[9]/opit_0_L6QL5Q_perm/L6
                                   net (fanout=2)        0.581      12.825         u_defect_coord/delta_x_current [8]
 CLMA_219_493/COUT                 td                    0.299      13.124 f       u_defect_coord/N366_sub20.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.124         u_defect_coord/N366_sub20.co [4]
 CLMA_219_499/COUT                 td                    0.085      13.209 f       u_defect_coord/N366_sub20.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.209         u_defect_coord/N366_sub20.co [8]
 CLMA_219_505/Y3                   td                    0.214      13.423 r       u_defect_coord/N366_sub20.faddsub_12/gateop/Y
                                   net (fanout=12)       0.677      14.100         u_defect_coord/_N203
 CLMA_219_480/COUT                 td                    0.288      14.388 f       u_defect_coord/N366_sub19.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      14.388         u_defect_coord/N366_sub19.co [4]
 CLMA_219_486/COUT                 td                    0.085      14.473 f       u_defect_coord/N366_sub19.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      14.473         u_defect_coord/N366_sub19.co [8]
 CLMA_219_492/Y3                   td                    0.214      14.687 r       u_defect_coord/N366_sub19.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.404      15.091         u_defect_coord/_N215
 CLMS_225_487/COUT                 td                    0.285      15.376 f       u_defect_coord/N366_sub18.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.376         u_defect_coord/N366_sub18.co [4]
 CLMS_225_493/COUT                 td                    0.085      15.461 f       u_defect_coord/N366_sub18.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.461         u_defect_coord/N366_sub18.co [8]
 CLMS_225_499/Y3                   td                    0.214      15.675 r       u_defect_coord/N366_sub18.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.427      16.102         u_defect_coord/_N227
 CLMA_225_486/COUT                 td                    0.299      16.401 f       u_defect_coord/N366_sub17.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.401         u_defect_coord/N366_sub17.co [4]
 CLMA_225_492/COUT                 td                    0.085      16.486 f       u_defect_coord/N366_sub17.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.486         u_defect_coord/N366_sub17.co [8]
 CLMA_225_498/Y3                   td                    0.214      16.700 r       u_defect_coord/N366_sub17.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.545      17.245         u_defect_coord/_N239
 CLMS_225_505/COUT                 td                    0.299      17.544 f       u_defect_coord/N366_sub16.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.544         u_defect_coord/N366_sub16.co [4]
 CLMS_225_511/COUT                 td                    0.085      17.629 f       u_defect_coord/N366_sub16.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.629         u_defect_coord/N366_sub16.co [8]
 CLMS_225_517/Y3                   td                    0.214      17.843 r       u_defect_coord/N366_sub16.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.456      18.299         u_defect_coord/_N251
 CLMA_231_480/CR1                  td                    0.227      18.526 r       CLKROUTE_149/CR  
                                   net (fanout=1)        0.120      18.646         ntR3435          
 CLMA_231_481/COUT                 td                    0.288      18.934 f       u_defect_coord/N366_sub15.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.934         u_defect_coord/N366_sub15.co [8]
 CLMA_231_487/Y3                   td                    0.214      19.148 r       u_defect_coord/N366_sub15.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.435      19.583         u_defect_coord/_N263
 CLMA_231_498/CR1                  td                    0.227      19.810 r       CLKROUTE_118/CR  
                                   net (fanout=1)        0.120      19.930         ntR3404          
 CLMA_231_498/COUT                 td                    0.288      20.218 f       u_defect_coord/N366_sub14.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      20.218         u_defect_coord/N366_sub14.co [8]
 CLMA_231_504/Y3                   td                    0.214      20.432 r       u_defect_coord/N366_sub14.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.496      20.928         u_defect_coord/_N275
 CLMA_231_493/COUT                 td                    0.288      21.216 f       u_defect_coord/N366_sub13.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.216         u_defect_coord/N366_sub13.co [4]
 CLMA_231_499/COUT                 td                    0.085      21.301 f       u_defect_coord/N366_sub13.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.301         u_defect_coord/N366_sub13.co [8]
 CLMA_231_505/Y3                   td                    0.214      21.515 r       u_defect_coord/N366_sub13.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.757      22.272         u_defect_coord/_N287
 CLMA_231_474/CR0                  td                    0.220      22.492 r       CLKROUTE_137/CR  
                                   net (fanout=1)        0.245      22.737         ntR3423          
 CLMA_231_474/COUT                 td                    0.285      23.022 f       u_defect_coord/N366_sub12.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      23.022         u_defect_coord/N366_sub12.co [4]
 CLMA_231_480/COUT                 td                    0.085      23.107 f       u_defect_coord/N366_sub12.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      23.107         u_defect_coord/N366_sub12.co [8]
 CLMA_231_486/Y3                   td                    0.214      23.321 r       u_defect_coord/N366_sub12.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.613      23.934         u_defect_coord/_N299
 CLMA_261_493/COUT                 td                    0.302      24.236 f       u_defect_coord/N366_sub11.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      24.236         u_defect_coord/N366_sub11.co [4]
 CLMA_261_499/COUT                 td                    0.085      24.321 f       u_defect_coord/N366_sub11.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      24.321         u_defect_coord/N366_sub11.co [8]
 CLMA_261_505/Y3                   td                    0.214      24.535 r       u_defect_coord/N366_sub11.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.700      25.235         u_defect_coord/_N311
 CLMA_261_481/COUT                 td                    0.285      25.520 f       u_defect_coord/N366_sub10.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      25.520         u_defect_coord/N366_sub10.co [8]
 CLMA_261_487/Y3                   td                    0.214      25.734 r       u_defect_coord/N366_sub10.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.524      26.258         u_defect_coord/_N323
 CLMA_267_498/COUT                 td                    0.302      26.560 f       u_defect_coord/N366_sub9.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      26.560         u_defect_coord/N366_sub9.co [4]
 CLMA_267_504/COUT                 td                    0.085      26.645 f       u_defect_coord/N366_sub9.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      26.645         u_defect_coord/N366_sub9.co [8]
 CLMA_267_510/Y3                   td                    0.214      26.859 r       u_defect_coord/N366_sub9.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.678      27.537         u_defect_coord/_N335
 CLMS_267_505/COUT                 td                    0.153      27.690 r       u_defect_coord/N366_sub8.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      27.690         u_defect_coord/N366_sub8.co [8]
 CLMS_267_511/Y3                   td                    0.214      27.904 r       u_defect_coord/N366_sub8.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.754      28.658         u_defect_coord/_N347
 CLMA_261_480/COUT                 td                    0.302      28.960 f       u_defect_coord/N366_sub7.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      28.960         u_defect_coord/N366_sub7.co [4]
 CLMA_261_486/COUT                 td                    0.085      29.045 f       u_defect_coord/N366_sub7.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      29.045         u_defect_coord/N366_sub7.co [8]
 CLMA_261_492/Y3                   td                    0.214      29.259 r       u_defect_coord/N366_sub7.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.454      29.713         u_defect_coord/_N359
 CLMA_273_498/CR1                  td                    0.227      29.940 r       CLKROUTE_131/CR  
                                   net (fanout=1)        0.242      30.182         ntR3417          
 CLMA_273_499/COUT                 td                    0.288      30.470 f       u_defect_coord/N366_sub6.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      30.470         u_defect_coord/N366_sub6.co [8]
 CLMA_273_505/Y3                   td                    0.214      30.684 r       u_defect_coord/N366_sub6.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.574      31.258         u_defect_coord/_N371
 CLMA_267_480/COUT                 td                    0.302      31.560 f       u_defect_coord/N366_sub5.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      31.560         u_defect_coord/N366_sub5.co [4]
 CLMA_267_486/COUT                 td                    0.085      31.645 f       u_defect_coord/N366_sub5.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      31.645         u_defect_coord/N366_sub5.co [8]
 CLMA_267_492/Y3                   td                    0.214      31.859 r       u_defect_coord/N366_sub5.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.550      32.409         u_defect_coord/_N383
 CLMS_267_481/COUT                 td                    0.282      32.691 f       u_defect_coord/N366_sub4.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      32.691         u_defect_coord/N366_sub4.co [4]
 CLMS_267_487/COUT                 td                    0.085      32.776 f       u_defect_coord/N366_sub4.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      32.776         u_defect_coord/N366_sub4.co [8]
 CLMS_267_493/Y3                   td                    0.214      32.990 r       u_defect_coord/N366_sub4.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.712      33.702         u_defect_coord/_N395
 CLMS_285_475/COUT                 td                    0.299      34.001 f       u_defect_coord/N366_sub3.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      34.001         u_defect_coord/N366_sub3.co [4]
 CLMS_285_481/COUT                 td                    0.085      34.086 f       u_defect_coord/N366_sub3.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      34.086         u_defect_coord/N366_sub3.co [8]
 CLMS_285_487/Y3                   td                    0.214      34.300 r       u_defect_coord/N366_sub3.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.397      34.697         u_defect_coord/_N407
 CLMA_285_492/COUT                 td                    0.348      35.045 f       u_defect_coord/N366_sub2.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      35.045         u_defect_coord/N366_sub2.co [8]
 CLMA_285_498/Y3                   td                    0.214      35.259 r       u_defect_coord/N366_sub2.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.581      35.840         u_defect_coord/_N419
 CLMA_273_475/COUT                 td                    0.288      36.128 f       u_defect_coord/N366_sub1.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      36.128         u_defect_coord/N366_sub1.co [4]
 CLMA_273_481/COUT                 td                    0.085      36.213 f       u_defect_coord/N366_sub1.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      36.213         u_defect_coord/N366_sub1.co [8]
 CLMA_273_487/Y3                   td                    0.214      36.427 r       u_defect_coord/N366_sub1.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.427      36.854         u_defect_coord/_N431
 CLMA_273_498/B3                                                           r       u_defect_coord/N366_sub0.faddsub_10/gateop_perm/I3

 Data arrival time                                                  36.854         Logic Levels: 74 
                                                                                   Logic: 15.220ns(45.539%), Route: 18.202ns(54.461%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730    1000.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091    1000.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746    1001.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143    1001.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515    1002.319         ntclkbufg_0      
 HCKB_213_491/CLKOUT               td                    0.245    1002.564 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=1136)     0.376    1002.940         ntR3485          
 CLMA_273_498/CLK                                                          r       u_defect_coord/z_cos_thita_reg[0]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.423    1003.363                          
 clock uncertainty                                      -0.050    1003.313                          

 Setup time                                             -0.344    1002.969                          

 Data required time                                               1002.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.969                          
 Data arrival time                                                  36.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       966.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_erosion_4/erosion_de_d1/opit_0_srl/CLK
Endpoint    : u_matrix_3x3_erosion_5/video_de_d1/opit_0_srl/D
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.465
  Launch Clock Delay      :  2.950
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730       0.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091       0.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143       1.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515       2.319         ntclkbufg_0      
 HCKB_213_491/CLKOUT               td                    0.245       2.564 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=1136)     0.386       2.950         ntR3485          
 CLMS_243_313/CLK                                                          r       u_erosion_4/erosion_de_d1/opit_0_srl/CLK

 CLMS_243_313/CR1                  tco                   0.174       3.124 f       u_erosion_4/erosion_de_d1/opit_0_srl/CR0
                                   net (fanout=6)        0.243       3.367         u_matrix_3x3_erosion_5/video_de_d0
 CLMA_249_300/M3                                                           f       u_matrix_3x3_erosion_5/video_de_d1/opit_0_srl/D

 Data arrival time                                                   3.367         Logic Levels: 0  
                                                                                   Logic: 0.174ns(41.727%), Route: 0.243ns(58.273%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.620       2.718         ntclkbufg_0      
 HCKB_213_183/CLKOUT               td                    0.287       3.005 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=443)      0.460       3.465         ntR3488          
 CLMA_249_300/CLK                                                          r       u_matrix_3x3_erosion_5/video_de_d1/opit_0_srl/CLK
 clock pessimism                                        -0.294       3.171                          
 clock uncertainty                                       0.000       3.171                          

 Hold time                                               0.043       3.214                          

 Data required time                                                  3.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.214                          
 Data arrival time                                                   3.367                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.153                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_3x3_erosion_1/matrix33/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_erosion_1/erosion_line2/opit_0_L6Q_perm/I5
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.439
  Launch Clock Delay      :  2.945
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730       0.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091       0.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143       1.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515       2.319         ntclkbufg_0      
 HCKB_213_491/CLKOUT               td                    0.245       2.564 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=1136)     0.381       2.945         ntR3485          
 CLMA_219_582/CLK                                                          r       u_matrix_3x3_erosion_1/matrix33/opit_0_L6QL5Q1_perm/CLK

 CLMA_219_582/Q1                   tco                   0.158       3.103 f       u_matrix_3x3_erosion_1/matrix33/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.188       3.291         matrix33_1bit_1  
 CLMS_207_583/A5                                                           f       u_erosion_1/erosion_line2/opit_0_L6Q_perm/I5

 Data arrival time                                                   3.291         Logic Levels: 0  
                                                                                   Logic: 0.158ns(45.665%), Route: 0.188ns(54.335%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=132)      0.452       3.439         ntR3486          
 CLMS_207_583/CLK                                                          r       u_erosion_1/erosion_line2/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.294       3.145                          
 clock uncertainty                                       0.000       3.145                          

 Hold time                                              -0.020       3.125                          

 Data required time                                                  3.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.125                          
 Data arrival time                                                   3.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.166                          
====================================================================================================

====================================================================================================

Startpoint  : u_defect_coord/rom_addr_reg_zcos[8]/opit_0/CLK
Endpoint    : u_defect_coord/z_angle_rom_inst/U_ipm2l_rom_z_angle_rom/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/ADB0[11]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.431
  Launch Clock Delay      :  2.938
  Clock Pessimism Removal :  -0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730       0.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091       0.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143       1.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515       2.319         ntclkbufg_0      
 HCKB_213_491/CLKOUT               td                    0.245       2.564 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=1136)     0.374       2.938         ntR3485          
 CLMA_291_468/CLK                                                          r       u_defect_coord/rom_addr_reg_zcos[8]/opit_0/CLK

 CLMA_291_468/Q1                   tco                   0.158       3.096 f       u_defect_coord/rom_addr_reg_zcos[8]/opit_0/Q
                                   net (fanout=2)        0.157       3.253         u_defect_coord/cos_rom_addr [8]
 DRM_298_462/ADB0[11]                                                      f       u_defect_coord/z_angle_rom_inst/U_ipm2l_rom_z_angle_rom/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/ADB0[11]

 Data arrival time                                                   3.253         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.159%), Route: 0.157ns(49.841%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_491/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=1136)     0.444       3.431         ntR3485          
 DRM_298_462/CLKB[0]                                                       r       u_defect_coord/z_angle_rom_inst/U_ipm2l_rom_z_angle_rom/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.423       3.008                          
 clock uncertainty                                       0.000       3.008                          

 Hold time                                               0.071       3.079                          

 Data required time                                                  3.079                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.079                          
 Data arrival time                                                   3.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.174                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv/RS
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.421
  Launch Clock Delay      :  6.376
  Clock Pessimism Removal :  0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.470       6.376         ntR3475          
 CLMA_333_319/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_333_319/CR0                  tco                   0.249       6.625 r       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=31)       2.169       8.794         u_ddr3_test_h/u_ddrphy_top/rst_seq_rstn
 CLMA_357_660/RS                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv/RS

 Data arrival time                                                   8.794         Logic Levels: 0  
                                                                                   Logic: 0.249ns(10.298%), Route: 2.169ns(89.702%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       9.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       9.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530      10.449         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.245      10.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447      11.141         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.031      11.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948      12.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      12.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      12.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_533/CLKOUT               td                    0.245      13.023 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=2)        0.398      13.421         ntR3476          
 CLMA_357_660/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv/CLK
 clock pessimism                                         0.754      14.175                          
 clock uncertainty                                      -0.150      14.025                          

 Recovery time                                          -0.226      13.799                          

 Data required time                                                 13.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.799                          
 Data arrival time                                                   8.794                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm/RS
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.191  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.420
  Launch Clock Delay      :  6.365
  Clock Pessimism Removal :  0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.459       6.365         ntR3475          
 CLMS_351_499/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_351_499/CR2                  tco                   0.249       6.614 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=33)       1.380       7.994         u_ddr3_test_h/u_ddrphy_top/logic_rstn
 CLMA_357_667/RS                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm/RS

 Data arrival time                                                   7.994         Logic Levels: 0  
                                                                                   Logic: 0.249ns(15.285%), Route: 1.380ns(84.715%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       9.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       9.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530      10.449         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.245      10.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447      11.141         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.031      11.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948      12.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      12.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      12.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_533/CLKOUT               td                    0.245      13.023 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=2)        0.397      13.420         ntR3476          
 CLMA_357_667/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                         0.754      14.174                          
 clock uncertainty                                      -0.150      14.024                          

 Recovery time                                          -0.226      13.798                          

 Data required time                                                 13.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.798                          
 Data arrival time                                                   7.994                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.804                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.408
  Launch Clock Delay      :  6.376
  Clock Pessimism Removal :  0.883

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.470       6.376         ntR3475          
 CLMA_333_319/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_333_319/CR0                  tco                   0.249       6.625 r       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=31)       1.479       8.104         u_ddr3_test_h/u_ddrphy_top/rst_seq_rstn
 CLMA_345_480/RS                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   8.104         Logic Levels: 0  
                                                                                   Logic: 0.249ns(14.410%), Route: 1.479ns(85.590%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       9.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       9.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530      10.449         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.245      10.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447      11.141         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.031      11.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948      12.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      12.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      12.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.245      13.023 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.385      13.408         ntR3475          
 CLMA_345_480/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.883      14.291                          
 clock uncertainty                                      -0.150      14.141                          

 Recovery time                                          -0.226      13.915                          

 Data required time                                                 13.915                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.915                          
 Data arrival time                                                   8.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.811                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/ddrphy_cpd_done/opit_0_inv_srl/RS
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.366
  Launch Clock Delay      :  5.412
  Clock Pessimism Removal :  -0.883

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       1.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       1.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530       2.449         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.245       2.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447       3.141         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.031       3.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       4.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143       4.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       4.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.245       5.023 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.389       5.412         ntR3475          
 CLMS_351_499/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_351_499/CR2                  tco                   0.173       5.585 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=33)       0.183       5.768         u_ddr3_test_h/u_ddrphy_top/logic_rstn
 CLMA_357_499/RS                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/ddrphy_cpd_done/opit_0_inv_srl/RS

 Data arrival time                                                   5.768         Logic Levels: 0  
                                                                                   Logic: 0.173ns(48.596%), Route: 0.183ns(51.404%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.460       6.366         ntR3475          
 CLMA_357_499/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/ddrphy_cpd_done/opit_0_inv_srl/CLK
 clock pessimism                                        -0.883       5.483                          
 clock uncertainty                                       0.000       5.483                          

 Removal time                                           -0.064       5.419                          

 Data required time                                                  5.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.419                          
 Data arrival time                                                   5.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/dps_done_d[0]/opit_0_inv_srl/RS
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.366
  Launch Clock Delay      :  5.412
  Clock Pessimism Removal :  -0.883

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       1.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       1.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530       2.449         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.245       2.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447       3.141         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.031       3.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       4.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143       4.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       4.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.245       5.023 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.389       5.412         ntR3475          
 CLMS_351_499/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_351_499/CR2                  tco                   0.173       5.585 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=33)       0.183       5.768         u_ddr3_test_h/u_ddrphy_top/logic_rstn
 CLMA_357_499/RS                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/dps_done_d[0]/opit_0_inv_srl/RS

 Data arrival time                                                   5.768         Logic Levels: 0  
                                                                                   Logic: 0.173ns(48.596%), Route: 0.183ns(51.404%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.460       6.366         ntR3475          
 CLMA_357_499/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/dps_done_d[0]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.883       5.483                          
 clock uncertainty                                       0.000       5.483                          

 Removal time                                           -0.064       5.419                          

 Data required time                                                  5.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.419                          
 Data arrival time                                                   5.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv_L6QQ_perm/RS
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.366
  Launch Clock Delay      :  5.412
  Clock Pessimism Removal :  -0.883

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       1.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       1.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530       2.449         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.245       2.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447       3.141         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.031       3.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       4.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143       4.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       4.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.245       5.023 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.389       5.412         ntR3475          
 CLMS_351_499/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_351_499/CR2                  tco                   0.173       5.585 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=33)       0.183       5.768         u_ddr3_test_h/u_ddrphy_top/logic_rstn
 CLMA_357_499/RS                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv_L6QQ_perm/RS

 Data arrival time                                                   5.768         Logic Levels: 0  
                                                                                   Logic: 0.173ns(48.596%), Route: 0.183ns(51.404%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.460       6.366         ntR3475          
 CLMA_357_499/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                        -0.883       5.483                          
 clock uncertainty                                       0.000       5.483                          

 Removal time                                           -0.064       5.419                          

 Data required time                                                  5.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.419                          
 Data arrival time                                                   5.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[1]/opit_0_inv_L6Q_perm/RS
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  5.548
  Clock Pessimism Removal :  1.195

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_490/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.461       5.548         ntR3491          
 CLMA_345_516/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_345_516/CR0                  tco                   0.202       5.750 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=768)      2.518       8.268         u_ddr3_test_h/u_ddrphy_top/ddrphy_rst_n
 CLMA_267_828/RSCO                 td                    0.094       8.362 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[14]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=2)        0.000       8.362         ntR1291          
 CLMA_267_834/RSCI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[1]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   8.362         Logic Levels: 1  
                                                                                   Logic: 0.296ns(10.519%), Route: 2.518ns(89.481%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       9.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       9.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       9.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       9.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383      10.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026      10.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000      10.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101      10.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000      10.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211      10.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      10.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      11.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515      11.518         core_clk         
 HCKB_213_532/CLKOUT               td                    0.245      11.763 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=3198)     0.358      12.121         ntR3489          
 CLMA_267_834/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         1.195      13.316                          
 clock uncertainty                                      -0.150      13.166                          

 Recovery time                                          -0.226      12.940                          

 Data required time                                                 12.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.940                          
 Data arrival time                                                   8.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.578                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[10]/opit_0_inv_L6QQ_perm/RS
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  5.548
  Clock Pessimism Removal :  1.195

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_490/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.461       5.548         ntR3491          
 CLMA_345_516/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_345_516/CR0                  tco                   0.202       5.750 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=768)      2.518       8.268         u_ddr3_test_h/u_ddrphy_top/ddrphy_rst_n
 CLMA_267_828/RSCO                 td                    0.094       8.362 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[14]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=2)        0.000       8.362         ntR1291          
 CLMA_267_834/RSCI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[10]/opit_0_inv_L6QQ_perm/RS

 Data arrival time                                                   8.362         Logic Levels: 1  
                                                                                   Logic: 0.296ns(10.519%), Route: 2.518ns(89.481%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       9.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       9.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       9.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       9.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383      10.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026      10.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000      10.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101      10.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000      10.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211      10.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      10.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      11.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515      11.518         core_clk         
 HCKB_213_532/CLKOUT               td                    0.245      11.763 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=3198)     0.358      12.121         ntR3489          
 CLMA_267_834/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[10]/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                         1.195      13.316                          
 clock uncertainty                                      -0.150      13.166                          

 Recovery time                                          -0.226      12.940                          

 Data required time                                                 12.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.940                          
 Data arrival time                                                   8.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.578                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[3]/opit_0_inv_L6Q_perm/RS
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  5.548
  Clock Pessimism Removal :  1.195

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_490/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.461       5.548         ntR3491          
 CLMA_345_516/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_345_516/CR0                  tco                   0.249       5.797 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=768)      2.524       8.321         u_ddr3_test_h/u_ddrphy_top/ddrphy_rst_n
 CLMA_267_828/RS                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[3]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   8.321         Logic Levels: 0  
                                                                                   Logic: 0.249ns(8.979%), Route: 2.524ns(91.021%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       9.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       9.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       9.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       9.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383      10.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026      10.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000      10.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101      10.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000      10.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211      10.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      10.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      11.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515      11.518         core_clk         
 HCKB_213_532/CLKOUT               td                    0.245      11.763 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=3198)     0.358      12.121         ntR3489          
 CLMA_267_828/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         1.195      13.316                          
 clock uncertainty                                      -0.150      13.166                          

 Recovery time                                          -0.226      12.940                          

 Data required time                                                 12.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.940                          
 Data arrival time                                                   8.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.546
  Launch Clock Delay      :  4.153
  Clock Pessimism Removal :  -1.365

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       1.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       1.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       1.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       1.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383       2.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       2.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101       2.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211       2.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143       3.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515       3.518         core_clk         
 HCKB_213_490/CLKOUT               td                    0.245       3.763 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.390       4.153         ntR3491          
 CLMS_345_511/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMS_345_511/CR0                  tco                   0.173       4.326 f       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=2)        0.225       4.551         u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_rstn_synced
 CLMA_345_504/RS                                                           f       u_ddr3_test_h/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   4.551         Logic Levels: 0  
                                                                                   Logic: 0.173ns(43.467%), Route: 0.225ns(56.533%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_490/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.459       5.546         ntR3491          
 CLMA_345_504/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -1.365       4.181                          
 clock uncertainty                                       0.000       4.181                          

 Removal time                                           -0.064       4.117                          

 Data required time                                                  4.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.117                          
 Data arrival time                                                   4.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[2]/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.546
  Launch Clock Delay      :  4.153
  Clock Pessimism Removal :  -1.365

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       1.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       1.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       1.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       1.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383       2.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       2.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101       2.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211       2.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143       3.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515       3.518         core_clk         
 HCKB_213_490/CLKOUT               td                    0.245       3.763 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.390       4.153         ntR3491          
 CLMS_345_511/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMS_345_511/CR0                  tco                   0.173       4.326 f       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=2)        0.225       4.551         u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_rstn_synced
 CLMA_345_504/RS                                                           f       u_ddr3_test_h/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[2]/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   4.551         Logic Levels: 0  
                                                                                   Logic: 0.173ns(43.467%), Route: 0.225ns(56.533%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_490/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.459       5.546         ntR3491          
 CLMA_345_504/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[2]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -1.365       4.181                          
 clock uncertainty                                       0.000       4.181                          

 Removal time                                           -0.064       4.117                          

 Data required time                                                  4.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.117                          
 Data arrival time                                                   4.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.551
  Launch Clock Delay      :  4.154
  Clock Pessimism Removal :  -1.324

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       1.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       1.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       1.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       1.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383       2.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       2.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101       2.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211       2.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143       3.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515       3.518         core_clk         
 HCKB_213_490/CLKOUT               td                    0.245       3.763 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.391       4.154         ntR3491          
 CLMA_345_516/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_345_516/CR0                  tco                   0.173       4.327 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=768)      0.280       4.607         u_ddr3_test_h/u_ddrphy_top/ddrphy_rst_n
 CLMA_357_522/RS                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   4.607         Logic Levels: 0  
                                                                                   Logic: 0.173ns(38.190%), Route: 0.280ns(61.810%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_490/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.464       5.551         ntR3491          
 CLMA_357_522/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -1.324       4.227                          
 clock uncertainty                                       0.000       4.227                          

 Removal time                                           -0.064       4.163                          

 Data required time                                                  4.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.163                          
 Data arrival time                                                   4.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.710
  Launch Clock Delay      :  4.337
  Clock Pessimism Removal :  0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.573       1.637         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.064       1.701 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       2.813         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       2.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.583         ntclkbufg_2      
 HCKB_213_471/CLKOUT               td                    0.287       3.870 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=14)       0.467       4.337         ntR3482          
 CLMA_21_486/CLK                                                           r       rstn_1ms[4]/opit_0_inv_AQ_perm/CLK

 CLMA_21_486/Q2                    tco                   0.203       4.540 r       rstn_1ms[3]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.269       4.809         rstn_1ms[3]      
 CLMA_21_493/Y1                    td                    0.229       5.038 r       N636_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.268       5.306         _N71252          
 CLMA_21_499/Y1                    td                    0.096       5.402 r       N245/LUT6_inst_perm/L6
                                   net (fanout=725)      2.552       7.954         N245             
 CLMA_45_978/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.954         Logic Levels: 2  
                                                                                   Logic: 0.528ns(14.598%), Route: 3.089ns(85.402%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        99.900      99.900 r                        
 D18                                                     0.000      99.900 r       sys_clk (port)   
                                   net (fanout=1)        0.104     100.004         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730     100.734 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.734         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091     100.825 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.487     101.312         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.031     101.343 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948     102.291         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143     102.434 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530     102.964         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.245     103.209 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.401     103.610         ntR3481          
 CLMA_45_978/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.447     104.057                          
 clock uncertainty                                      -0.150     103.907                          

 Recovery time                                          -0.226     103.681                          

 Data required time                                                103.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.681                          
 Data arrival time                                                   7.954                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.727                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.359
  Launch Clock Delay      :  3.693
  Clock Pessimism Removal :  -0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.487       1.412         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.031       1.443 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       2.391         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143       2.534 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       3.049         ntclkbufg_2      
 HCKB_213_471/CLKOUT               td                    0.245       3.294 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=14)       0.399       3.693         ntR3482          
 CLMA_21_498/CLK                                                           r       rstn_1ms[12]/opit_0_inv_AQ_perm/CLK

 CLMA_21_498/Q1                    tco                   0.158       3.851 f       rstn_1ms[10]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.087       3.938         rstn_1ms[10]     
 CLMA_21_499/Y1                    td                    0.146       4.084 f       N245/LUT6_inst_perm/L6
                                   net (fanout=725)      1.884       5.968         N245             
 CLMA_45_978/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.968         Logic Levels: 1  
                                                                                   Logic: 0.304ns(13.363%), Route: 1.971ns(86.637%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.573       1.637         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.064       1.701 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       2.813         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       2.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.601         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.287       3.888 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.471       4.359         ntR3481          
 CLMA_45_978/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.447       3.912                          
 clock uncertainty                                       0.000       3.912                          

 Removal time                                           -0.064       3.848                          

 Data required time                                                  3.848                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.848                          
 Data arrival time                                                   5.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.120                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.791
  Launch Clock Delay      :  4.438
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.440       4.438         ntR3479          
 CLMS_291_757/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_291_757/CR0                  tco                   0.249       4.687 r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        1.565       6.252         fram_buf/rd_buf/ddr_rstn_2d
 DRM_298_642/RSTB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   6.252         Logic Levels: 0  
                                                                                   Logic: 0.249ns(13.727%), Route: 1.565ns(86.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730      40.516 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.516         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091      40.607 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900      41.507         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031      41.538 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642      42.180         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143      42.323 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      42.838         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.245      43.083 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.390      43.473         ntR3479          
 DRM_298_642/CLKB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                         0.597      44.070                          
 clock uncertainty                                      -0.150      43.920                          

 Recovery time                                          -0.395      43.525                          

 Data required time                                                 43.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.525                          
 Data arrival time                                                   6.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.273                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.789
  Launch Clock Delay      :  4.438
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.440       4.438         ntR3479          
 CLMS_291_757/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_291_757/CR0                  tco                   0.249       4.687 r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        1.397       6.084         fram_buf/rd_buf/ddr_rstn_2d
 DRM_298_642/RSTB[1]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   6.084         Logic Levels: 0  
                                                                                   Logic: 0.249ns(15.128%), Route: 1.397ns(84.872%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730      40.516 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.516         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091      40.607 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900      41.507         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031      41.538 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642      42.180         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143      42.323 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      42.838         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.245      43.083 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.388      43.471         ntR3479          
 DRM_298_642/CLKB[1]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                         0.597      44.068                          
 clock uncertainty                                      -0.150      43.918                          

 Recovery time                                          -0.366      43.552                          

 Data required time                                                 43.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.552                          
 Data arrival time                                                   6.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.468                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.796
  Launch Clock Delay      :  4.438
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.440       4.438         ntR3479          
 CLMS_291_757/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_291_757/CR0                  tco                   0.249       4.687 r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        1.334       6.021         fram_buf/rd_buf/ddr_rstn_2d
 DRM_298_612/RSTB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   6.021         Logic Levels: 0  
                                                                                   Logic: 0.249ns(15.730%), Route: 1.334ns(84.270%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730      40.516 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.516         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091      40.607 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900      41.507         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031      41.538 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642      42.180         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143      42.323 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      42.838         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.245      43.083 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.395      43.478         ntR3479          
 DRM_298_612/CLKB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                         0.597      44.075                          
 clock uncertainty                                      -0.150      43.925                          

 Recovery time                                          -0.395      43.530                          

 Data required time                                                 43.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.530                          
 Data arrival time                                                   6.021                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.509                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.426
  Launch Clock Delay      :  3.771
  Clock Pessimism Removal :  -0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900       1.825         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031       1.856 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642       2.498         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143       2.641 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       3.156         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.245       3.401 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.370       3.771         ntR3479          
 CLMS_291_757/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_291_757/CR0                  tco                   0.173       3.944 f       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        0.310       4.254         fram_buf/rd_buf/ddr_rstn_2d
 DRM_298_798/RSTB[0]                                                       f       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   4.254         Logic Levels: 0  
                                                                                   Logic: 0.173ns(35.818%), Route: 0.310ns(64.182%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.428       4.426         ntR3479          
 DRM_298_798/CLKB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                        -0.597       3.829                          
 clock uncertainty                                       0.000       3.829                          

 Removal time                                           -0.204       3.625                          

 Data required time                                                  3.625                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.625                          
 Data arrival time                                                   4.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.629                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.771
  Clock Pessimism Removal :  -0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900       1.825         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031       1.856 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642       2.498         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143       2.641 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       3.156         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.245       3.401 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.370       3.771         ntR3479          
 CLMS_291_757/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_291_757/CR0                  tco                   0.173       3.944 f       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        0.331       4.275         fram_buf/rd_buf/ddr_rstn_2d
 DRM_298_732/RSTB[0]                                                       f       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   4.275         Logic Levels: 0  
                                                                                   Logic: 0.173ns(34.325%), Route: 0.331ns(65.675%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.444       4.442         ntR3479          
 DRM_298_732/CLKB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                        -0.597       3.845                          
 clock uncertainty                                       0.000       3.845                          

 Removal time                                           -0.204       3.641                          

 Data required time                                                  3.641                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.641                          
 Data arrival time                                                   4.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.634                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.426
  Launch Clock Delay      :  3.771
  Clock Pessimism Removal :  -0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900       1.825         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031       1.856 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642       2.498         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143       2.641 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       3.156         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.245       3.401 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.370       3.771         ntR3479          
 CLMS_291_757/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_291_757/CR0                  tco                   0.173       3.944 f       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        0.400       4.344         fram_buf/rd_buf/ddr_rstn_2d
 DRM_298_798/RSTB[1]                                                       f       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   4.344         Logic Levels: 0  
                                                                                   Logic: 0.173ns(30.192%), Route: 0.400ns(69.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.428       4.426         ntR3479          
 DRM_298_798/CLKB[1]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                        -0.597       3.829                          
 clock uncertainty                                       0.000       3.829                          

 Removal time                                           -0.176       3.653                          

 Data required time                                                  3.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.653                          
 Data arrival time                                                   4.344                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.922
  Launch Clock Delay      :  3.415
  Clock Pessimism Removal :  0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.428       3.415         ntR3483          
 CLMA_219_786/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_219_786/CR0                  tco                   0.249       3.664 r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.984       4.648         fram_buf/wr_buf/ddr_rstn_2d
 DRM_298_828/RSTA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   4.648         Logic Levels: 0  
                                                                                   Logic: 0.249ns(20.195%), Route: 0.984ns(79.805%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730    1000.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091    1000.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746    1001.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143    1001.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515    1002.319         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245    1002.564 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.358    1002.922         ntR3483          
 DRM_298_828/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                         0.423    1003.345                          
 clock uncertainty                                      -0.050    1003.295                          

 Recovery time                                          -0.395    1002.900                          

 Data required time                                               1002.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.900                          
 Data arrival time                                                   4.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.252                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.932
  Launch Clock Delay      :  3.415
  Clock Pessimism Removal :  0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.428       3.415         ntR3483          
 CLMA_219_786/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_219_786/CR0                  tco                   0.249       3.664 r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.794       4.458         fram_buf/wr_buf/ddr_rstn_2d
 DRM_256_732/RSTA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   4.458         Logic Levels: 0  
                                                                                   Logic: 0.249ns(23.873%), Route: 0.794ns(76.127%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730    1000.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091    1000.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746    1001.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143    1001.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515    1002.319         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245    1002.564 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.368    1002.932         ntR3483          
 DRM_256_732/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                         0.423    1003.355                          
 clock uncertainty                                      -0.050    1003.305                          

 Recovery time                                          -0.395    1002.910                          

 Data required time                                               1002.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.910                          
 Data arrival time                                                   4.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.452                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.922
  Launch Clock Delay      :  3.415
  Clock Pessimism Removal :  0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.428       3.415         ntR3483          
 CLMA_219_786/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_219_786/CR0                  tco                   0.249       3.664 r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.761       4.425         fram_buf/wr_buf/ddr_rstn_2d
 DRM_256_828/RSTA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   4.425         Logic Levels: 0  
                                                                                   Logic: 0.249ns(24.653%), Route: 0.761ns(75.347%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730    1000.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091    1000.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746    1001.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143    1001.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515    1002.319         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245    1002.564 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.358    1002.922         ntR3483          
 DRM_256_828/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                         0.423    1003.345                          
 clock uncertainty                                      -0.050    1003.295                          

 Recovery time                                          -0.395    1002.900                          

 Data required time                                               1002.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.900                          
 Data arrival time                                                   4.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.475                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.415
  Launch Clock Delay      :  2.922
  Clock Pessimism Removal :  -0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730       0.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091       0.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143       1.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515       2.319         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245       2.564 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.358       2.922         ntR3483          
 CLMA_219_786/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_219_786/CR0                  tco                   0.173       3.095 f       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.422       3.517         fram_buf/wr_buf/ddr_rstn_2d
 DRM_256_768/RSTA[0]                                                       f       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   3.517         Logic Levels: 0  
                                                                                   Logic: 0.173ns(29.076%), Route: 0.422ns(70.924%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.428       3.415         ntR3483          
 DRM_256_768/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.423       2.992                          
 clock uncertainty                                       0.000       2.992                          

 Removal time                                           -0.204       2.788                          

 Data required time                                                  2.788                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.788                          
 Data arrival time                                                   3.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.729                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.415
  Launch Clock Delay      :  2.922
  Clock Pessimism Removal :  -0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730       0.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091       0.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143       1.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515       2.319         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245       2.564 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.358       2.922         ntR3483          
 CLMA_219_786/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_219_786/CR0                  tco                   0.173       3.095 f       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.476       3.571         fram_buf/wr_buf/ddr_rstn_2d
 DRM_256_828/RSTA[0]                                                       f       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   3.571         Logic Levels: 0  
                                                                                   Logic: 0.173ns(26.656%), Route: 0.476ns(73.344%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.428       3.415         ntR3483          
 DRM_256_828/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.423       2.992                          
 clock uncertainty                                       0.000       2.992                          

 Removal time                                           -0.204       2.788                          

 Data required time                                                  2.788                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.788                          
 Data arrival time                                                   3.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.783                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.425
  Launch Clock Delay      :  2.922
  Clock Pessimism Removal :  -0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730       0.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091       0.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143       1.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515       2.319         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245       2.564 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.358       2.922         ntR3483          
 CLMA_219_786/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_219_786/CR0                  tco                   0.173       3.095 f       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.503       3.598         fram_buf/wr_buf/ddr_rstn_2d
 DRM_256_732/RSTA[0]                                                       f       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   3.598         Logic Levels: 0  
                                                                                   Logic: 0.173ns(25.592%), Route: 0.503ns(74.408%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.438       3.425         ntR3483          
 DRM_256_732/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.423       3.002                          
 clock uncertainty                                       0.000       3.002                          

 Removal time                                           -0.204       2.798                          

 Data required time                                                  2.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.798                          
 Data arrival time                                                   3.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.800                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_532/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=3198)     0.450       5.537         ntR3489          
 CLMA_291_702/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_291_702/Q0                   tco                   0.203       5.740 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=250)      2.592       8.332         nt_ddr_init_done 
 IOLHR_16_1074/DO_P                td                    0.611       8.943 r       ddr_init_done_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       8.943         ddr_init_done_obuf/ntO
 IOBS_0_1074/PAD                   td                    1.759      10.702 r       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.106      10.808         ddr_init_done    
 C18                                                                       r       ddr_init_done (port)

 Data arrival time                                                  10.808         Logic Levels: 2  
                                                                                   Logic: 2.573ns(48.814%), Route: 2.698ns(51.186%)
====================================================================================================

====================================================================================================

Startpoint  : b_out[7]/opit_0/CLK
Endpoint    : b_out[7] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.450       4.448         ntR3479          
 CLMA_219_631/CLK                                                          r       b_out[7]/opit_0/CLK

 CLMA_219_631/Q3                   tco                   0.203       4.651 r       b_out[7]/opit_0/Q
                                   net (fanout=1)        2.834       7.485         nt_b_out[7]      
 IOLHR_16_330/DO_P                 td                    0.611       8.096 r       b_out_obuf[7]/opit_1/DO_P
                                   net (fanout=1)        0.000       8.096         b_out_obuf[7]/ntO
 IOBD_0_330/PAD                    td                    2.381      10.477 r       b_out_obuf[7]/opit_0/O
                                   net (fanout=1)        0.123      10.600         b_out[7]         
 T22                                                                       r       b_out[7] (port)  

 Data arrival time                                                  10.600         Logic Levels: 2  
                                                                                   Logic: 3.195ns(51.934%), Route: 2.957ns(48.066%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_532/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=3198)     0.428       5.515         ntR3489          
 CLMA_243_870/CLK                                                          r       heart_beat_led/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK

 CLMA_243_870/CR0                  tco                   0.249       5.764 r       heart_beat_led/opit_0_inv_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=2)        2.168       7.932         nt_heart_beat_led
 IOLHR_16_1032/DO_P                td                    0.611       8.543 r       heart_beat_led_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       8.543         heart_beat_led_obuf/ntO
 IOBS_0_1032/PAD                   td                    1.759      10.302 r       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.153      10.455         heart_beat_led   
 A20                                                                       r       heart_beat_led (port)

 Data arrival time                                                  10.455         Logic Levels: 2  
                                                                                   Logic: 2.619ns(53.016%), Route: 2.321ns(46.984%)
====================================================================================================

====================================================================================================

Startpoint  : r_in[3] (port)
Endpoint    : RGB2YCbCr_inst/rgb_r_m0[3]/opit_0_AQ_perm/I2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J20                                                     0.000       0.000 f       r_in[3] (port)   
                                   net (fanout=1)        0.126       0.126         r_in[3]          
 IOBS_0_804/DIN                    td                    0.646       0.772 f       r_in_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       0.772         r_in_ibuf[3]/ntD 
 IOLHR_16_804/DI_TO_CLK            td                    0.091       0.863 f       r_in_ibuf[3]/opit_1/DI_TO_CLK
                                   net (fanout=12)       0.721       1.584         nt_r_in[3]       
 CLMA_159_804/A2                                                           f       RGB2YCbCr_inst/rgb_r_m0[3]/opit_0_AQ_perm/I2

 Data arrival time                                                   1.584         Logic Levels: 2  
                                                                                   Logic: 0.737ns(46.528%), Route: 0.847ns(53.472%)
====================================================================================================

====================================================================================================

Startpoint  : r_in[3] (port)
Endpoint    : RGB2YCbCr_inst/rgb_r_m0[5]/opit_0_AQ_perm/I4
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J20                                                     0.000       0.000 f       r_in[3] (port)   
                                   net (fanout=1)        0.126       0.126         r_in[3]          
 IOBS_0_804/DIN                    td                    0.646       0.772 f       r_in_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       0.772         r_in_ibuf[3]/ntD 
 IOLHR_16_804/DI_TO_CLK            td                    0.091       0.863 f       r_in_ibuf[3]/opit_1/DI_TO_CLK
                                   net (fanout=12)       0.721       1.584         nt_r_in[3]       
 CLMA_159_804/C4                                                           f       RGB2YCbCr_inst/rgb_r_m0[5]/opit_0_AQ_perm/I4

 Data arrival time                                                   1.584         Logic Levels: 2  
                                                                                   Logic: 0.737ns(46.528%), Route: 0.847ns(53.472%)
====================================================================================================

====================================================================================================

Startpoint  : b_in[3] (port)
Endpoint    : RGB2YCbCr_inst/rgb_b_m0[3]/opit_0_AQ_perm/I3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H18                                                     0.000       0.000 f       b_in[3] (port)   
                                   net (fanout=1)        0.147       0.147         b_in[3]          
 IOBS_0_792/DIN                    td                    0.646       0.793 f       b_in_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       0.793         b_in_ibuf[3]/ntD 
 IOLHR_16_792/DI_TO_CLK            td                    0.091       0.884 f       b_in_ibuf[3]/opit_1/DI_TO_CLK
                                   net (fanout=11)       0.718       1.602         nt_b_in[3]       
 CLMS_159_793/B3                                                           f       RGB2YCbCr_inst/rgb_b_m0[3]/opit_0_AQ_perm/I3

 Data arrival time                                                   1.602         Logic Levels: 2  
                                                                                   Logic: 0.737ns(46.005%), Route: 0.865ns(53.995%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 18.300      18.500          0.200           High Pulse Width  CLMA_189_606/CLK        angle_th_sys[2]/opit_0_inv_L6QL5Q_perm/CLK
 18.300      18.500          0.200           Low Pulse Width   CLMA_189_606/CLK        angle_th_sys[2]/opit_0_inv_L6QL5Q_perm/CLK
 18.300      18.500          0.200           High Pulse Width  CLMA_189_606/CLK        angle_th_sys[3]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{rst_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.800       4.000           0.200           High Pulse Width  CLMS_345_505/CLK        u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 3.800       4.000           0.200           Low Pulse Width   CLMS_345_505/CLK        u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 3.800       4.000           0.200           High Pulse Width  CLMA_357_517/CLK        u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm/CLK
====================================================================================================

{ddrphy_sysclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.040       4.000           0.960           High Pulse Width  DRM_298_702/CLKA[0]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
 3.040       4.000           0.960           Low Pulse Width   DRM_298_702/CLKA[0]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
 3.040       4.000           0.960           High Pulse Width  DRM_298_732/CLKA[0]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
====================================================================================================

{phy_dq_clk_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.035       0.500           0.465           High Pulse Width  DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 0.035       0.500           0.465           Low Pulse Width   DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 0.035       0.500           0.465           High Pulse Width  TSERDES_371_463/SERCLK  u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/SERCLK
====================================================================================================

{phy_dq_sysclk_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.850       4.000           2.150           Low Pulse Width   DDRPHY_CPD_369_466/PPLL_SYSCLK
                                                                                       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 1.850       4.000           2.150           High Pulse Width  DDRPHY_CPD_369_466/PPLL_SYSCLK
                                                                                       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 2.400       4.000           1.600           High Pulse Width  TSERDES_371_463/OCLKDIV u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/OCLKDIV
====================================================================================================

{phy_dq_clk_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.035       0.500           0.465           Low Pulse Width   DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 0.035       0.500           0.465           High Pulse Width  DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 0.035       0.500           0.465           High Pulse Width  TSERDES_371_770/SERCLK  u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/oserdes_inst/SERCLK
====================================================================================================

{phy_dq_sysclk_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.400       4.000           1.600           High Pulse Width  IOLHR_364_774/ICLKDIV   u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 2.400       4.000           1.600           Low Pulse Width   IOLHR_364_774/ICLKDIV   u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 2.400       4.000           1.600           High Pulse Width  IOLHR_364_774/OCLKDIV   u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/OCLKDIV
====================================================================================================

{sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 48.990      49.950          0.960           High Pulse Width  DRM_40_948/CLKA[0]      ms72xx_ctl/U1_ms7200_ctl/N1219_3_concat_3/gopdrm_18k/CLKA
 48.990      49.950          0.960           Low Pulse Width   DRM_40_948/CLKA[0]      ms72xx_ctl/U1_ms7200_ctl/N1219_3_concat_3/gopdrm_18k/CLKA
 48.990      49.950          0.960           High Pulse Width  DRM_40_948/CLKB[0]      ms72xx_ctl/U1_ms7200_ctl/N1219_3_concat_3/gopdrm_18k/CLKB
====================================================================================================

{sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 18.881      19.841          0.960           High Pulse Width  DRM_298_702/CLKB[0]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 18.881      19.841          0.960           Low Pulse Width   DRM_298_702/CLKB[0]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 18.881      19.841          0.960           Low Pulse Width   DRM_298_732/CLKB[0]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
====================================================================================================

{HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width  DRM_256_828/CLKA[0]     fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 499.040     500.000         0.960           Low Pulse Width   DRM_256_828/CLKA[0]     fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 499.040     500.000         0.960           High Pulse Width  DRM_298_828/CLKA[0]     fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : y_max_sys[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : y_max_sys[10]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.216
  Launch Clock Delay      :  2.607
  Clock Pessimism Removal :  0.373

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.845       1.557         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       2.057         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=61)       0.317       2.607         ntR3472          
 CLMA_171_618/CLK                                                          r       y_max_sys[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_171_618/Q1                   tco                   0.125       2.732 f       y_max_sys[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=8)        0.405       3.137         y_max_sys[0]     
 CLMA_165_643/Y0                   td                    0.070       3.207 f       N131_mux5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.367         _N754            
 CLMA_165_637/Y3                   td                    0.070       3.437 f       N136_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.329       3.766         _N74790          
 CLMA_165_619/Y1                   td                    0.070       3.836 f       N135.lt_5/gateop_perm/Y
                                   net (fanout=11)       0.325       4.161         N136             
 CLMA_177_636/Y2                   td                    0.055       4.216 r       u_char_proc/mode_full_name_reg[34]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=5)        0.390       4.606         N759             
 CLMA_165_625/CECO                 td                    0.088       4.694 r       y_max_sys[4]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.694         ntR3             
 CLMA_165_631/CECO                 td                    0.088       4.782 r       y_max_sys[8]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=2)        0.000       4.782         ntR2             
 CLMA_165_637/CECI                                                         r       y_max_sys[10]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.782         Logic Levels: 6  
                                                                                   Logic: 0.566ns(26.023%), Route: 1.609ns(73.977%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            37.000      37.000 r                        
 D18                                                     0.000      37.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104      37.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445      37.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      37.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073      37.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.708      38.330         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.097      38.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328      38.755         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195      38.950 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=61)       0.266      39.216         ntR3472          
 CLMA_165_637/CLK                                                          r       y_max_sys[10]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.373      39.589                          
 clock uncertainty                                      -0.050      39.539                          

 Setup time                                             -0.116      39.423                          

 Data required time                                                 39.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 39.423                          
 Data arrival time                                                   4.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.641                          
====================================================================================================

====================================================================================================

Startpoint  : y_max_sys[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : y_max_sys[8]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.217
  Launch Clock Delay      :  2.607
  Clock Pessimism Removal :  0.373

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.845       1.557         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       2.057         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=61)       0.317       2.607         ntR3472          
 CLMA_171_618/CLK                                                          r       y_max_sys[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_171_618/Q1                   tco                   0.125       2.732 f       y_max_sys[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=8)        0.405       3.137         y_max_sys[0]     
 CLMA_165_643/Y0                   td                    0.070       3.207 f       N131_mux5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.367         _N754            
 CLMA_165_637/Y3                   td                    0.070       3.437 f       N136_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.329       3.766         _N74790          
 CLMA_165_619/Y1                   td                    0.070       3.836 f       N135.lt_5/gateop_perm/Y
                                   net (fanout=11)       0.325       4.161         N136             
 CLMA_177_636/Y2                   td                    0.055       4.216 r       u_char_proc/mode_full_name_reg[34]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=5)        0.390       4.606         N759             
 CLMA_165_625/CECO                 td                    0.088       4.694 r       y_max_sys[4]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.694         ntR3             
 CLMA_165_631/CECI                                                         r       y_max_sys[8]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.694         Logic Levels: 5  
                                                                                   Logic: 0.478ns(22.904%), Route: 1.609ns(77.096%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            37.000      37.000 r                        
 D18                                                     0.000      37.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104      37.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445      37.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      37.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073      37.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.708      38.330         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.097      38.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328      38.755         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195      38.950 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=61)       0.267      39.217         ntR3472          
 CLMA_165_631/CLK                                                          r       y_max_sys[8]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.373      39.590                          
 clock uncertainty                                      -0.050      39.540                          

 Setup time                                             -0.116      39.424                          

 Data required time                                                 39.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 39.424                          
 Data arrival time                                                   4.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.730                          
====================================================================================================

====================================================================================================

Startpoint  : y_max_sys[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : y_min_sys[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.214
  Launch Clock Delay      :  2.607
  Clock Pessimism Removal :  0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.845       1.557         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       2.057         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=61)       0.317       2.607         ntR3472          
 CLMA_165_625/CLK                                                          r       y_max_sys[4]/opit_0_inv_AQ_perm/CLK

 CLMA_165_625/Q0                   tco                   0.125       2.732 f       y_max_sys[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=10)       0.317       3.049         y_max_sys[1]     
 CLMS_171_613/COUT                 td                    0.198       3.247 f       N112_0.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.247         N112_0.co [4]    
 CLMS_171_619/Y1                   td                    0.087       3.334 f       N112_0.fsub_6/gateop_perm/Y
                                   net (fanout=1)        0.319       3.653         N112[7]          
 CLMS_171_601/COUT                 td                    0.097       3.750 f       N113.lt_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.750         N113.co [6]      
 CLMS_171_607/Y1                   td                    0.087       3.837 f       N113.lt_5/gateop_perm/Y
                                   net (fanout=11)       0.246       4.083         N114             
 CLMA_183_612/Y0                   td                    0.055       4.138 r       N742/gateop_perm/L6
                                   net (fanout=5)        0.388       4.526         N742             
 CLMA_201_594/CE                                                           r       y_min_sys[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CE

 Data arrival time                                                   4.526         Logic Levels: 5  
                                                                                   Logic: 0.649ns(33.820%), Route: 1.270ns(66.180%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            37.000      37.000 r                        
 D18                                                     0.000      37.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104      37.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445      37.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      37.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073      37.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.708      38.330         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.097      38.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328      38.755         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195      38.950 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=58)       0.264      39.214         ntR3473          
 CLMA_201_594/CLK                                                          r       y_min_sys[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.245      39.459                          
 clock uncertainty                                      -0.050      39.409                          

 Setup time                                             -0.116      39.293                          

 Data required time                                                 39.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 39.293                          
 Data arrival time                                                   4.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.767                          
====================================================================================================

====================================================================================================

Startpoint  : y_min_sys[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : y_min_sys[9]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.607
  Launch Clock Delay      :  2.220
  Clock Pessimism Removal :  -0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.708       1.330         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.097       1.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.755         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=58)       0.270       2.220         ntR3473          
 CLMA_177_606/CLK                                                          r       y_min_sys[8]/opit_0_inv_AQ_perm/CLK

 CLMA_177_606/Q3                   tco                   0.109       2.329 f       y_min_sys[8]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.103       2.432         y_min_sys[8]     
 CLMA_177_606/COUT                 td                    0.033       2.465 r       y_min_sys[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       2.465         _N21215          
 CLMA_177_612/CIN                                                          r       y_min_sys[9]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   2.465         Logic Levels: 1  
                                                                                   Logic: 0.142ns(57.959%), Route: 0.103ns(42.041%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.845       1.557         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       2.057         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=61)       0.317       2.607         ntR3472          
 CLMA_177_612/CLK                                                          r       y_min_sys[10]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.245       2.362                          
 clock uncertainty                                       0.000       2.362                          

 Hold time                                              -0.014       2.348                          

 Data required time                                                  2.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.348                          
 Data arrival time                                                   2.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

Startpoint  : angle_th_sys[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : angle_th_sys[6]/opit_0_inv_L6Q_perm/I2
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.604
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.708       1.330         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.097       1.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.755         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=58)       0.268       2.218         ntR3473          
 CLMA_189_606/CLK                                                          r       angle_th_sys[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_189_606/Q2                   tco                   0.109       2.327 f       angle_th_sys[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=8)        0.112       2.439         angle_th_sys[4]  
 CLMA_189_612/A2                                                           f       angle_th_sys[6]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   2.439         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.845       1.557         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       2.057         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=61)       0.314       2.604         ntR3472          
 CLMA_189_612/CLK                                                          r       angle_th_sys[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.245       2.359                          
 clock uncertainty                                       0.000       2.359                          

 Hold time                                              -0.056       2.303                          

 Data required time                                                  2.303                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.303                          
 Data arrival time                                                   2.439                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.136                          
====================================================================================================

====================================================================================================

Startpoint  : angle_th_sys[5]/opit_0_inv_L6Q_perm/CLK
Endpoint    : angle_th_sys[7]/opit_0_inv_L6Q_perm/I4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.604
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.708       1.330         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.097       1.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.755         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=58)       0.268       2.218         ntR3473          
 CLMA_189_606/CLK                                                          r       angle_th_sys[5]/opit_0_inv_L6Q_perm/CLK

 CLMA_189_606/Q3                   tco                   0.103       2.321 r       angle_th_sys[5]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.178       2.499         angle_th_sys[5]  
 CLMA_189_612/B4                                                           r       angle_th_sys[7]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   2.499         Logic Levels: 0  
                                                                                   Logic: 0.103ns(36.655%), Route: 0.178ns(63.345%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.845       1.557         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       2.057         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=61)       0.314       2.604         ntR3472          
 CLMA_189_612/CLK                                                          r       angle_th_sys[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.245       2.359                          
 clock uncertainty                                       0.000       2.359                          

 Hold time                                              -0.022       2.337                          

 Data required time                                                  2.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.337                          
 Data arrival time                                                   2.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.162                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : rst_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.631
  Launch Clock Delay      :  4.332
  Clock Pessimism Removal :  0.701

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.311       4.332         ntR3475          
 CLMA_339_480/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_339_480/Q1                   tco                   0.125       4.457 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=2)        0.229       4.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [4]
 CLMA_345_480/Y1                   td                    0.125       4.811 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_4/gateop_perm/L6
                                   net (fanout=1)        0.236       5.047         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N71705
 CLMA_339_486/Y0                   td                    0.066       5.113 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_19/LUT6_inst_perm/L6
                                   net (fanout=11)       0.322       5.435         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39
 CLMS_351_499/Y3                   td                    0.055       5.490 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=10)       0.406       5.896         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_339_480/CE                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   5.896         Logic Levels: 3  
                                                                                   Logic: 0.371ns(23.721%), Route: 1.193ns(76.279%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       9.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       9.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       9.588         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.195       9.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301      10.084         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.029      10.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635      10.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      10.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      11.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195      11.368 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.263      11.631         ntR3475          
 CLMA_339_480/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.701      12.332                          
 clock uncertainty                                      -0.150      12.182                          

 Setup time                                             -0.116      12.066                          

 Data required time                                                 12.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.066                          
 Data arrival time                                                   5.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : rst_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.631
  Launch Clock Delay      :  4.332
  Clock Pessimism Removal :  0.701

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.311       4.332         ntR3475          
 CLMA_339_480/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_339_480/Q1                   tco                   0.125       4.457 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=2)        0.229       4.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [4]
 CLMA_345_480/Y1                   td                    0.125       4.811 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_4/gateop_perm/L6
                                   net (fanout=1)        0.236       5.047         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N71705
 CLMA_339_486/Y0                   td                    0.066       5.113 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_19/LUT6_inst_perm/L6
                                   net (fanout=11)       0.322       5.435         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39
 CLMS_351_499/Y3                   td                    0.055       5.490 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=10)       0.406       5.896         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_339_480/CE                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   5.896         Logic Levels: 3  
                                                                                   Logic: 0.371ns(23.721%), Route: 1.193ns(76.279%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       9.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       9.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       9.588         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.195       9.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301      10.084         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.029      10.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635      10.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      10.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      11.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195      11.368 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.263      11.631         ntR3475          
 CLMA_339_480/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.701      12.332                          
 clock uncertainty                                      -0.150      12.182                          

 Setup time                                             -0.116      12.066                          

 Data required time                                                 12.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.066                          
 Data arrival time                                                   5.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : rst_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.631
  Launch Clock Delay      :  4.332
  Clock Pessimism Removal :  0.701

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.311       4.332         ntR3475          
 CLMA_339_480/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_339_480/Q1                   tco                   0.125       4.457 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=2)        0.229       4.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [4]
 CLMA_345_480/Y1                   td                    0.125       4.811 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_4/gateop_perm/L6
                                   net (fanout=1)        0.236       5.047         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N71705
 CLMA_339_486/Y0                   td                    0.066       5.113 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_19/LUT6_inst_perm/L6
                                   net (fanout=11)       0.322       5.435         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39
 CLMS_351_499/Y3                   td                    0.055       5.490 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=10)       0.406       5.896         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_339_480/CE                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   5.896         Logic Levels: 3  
                                                                                   Logic: 0.371ns(23.721%), Route: 1.193ns(76.279%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       9.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       9.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       9.588         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.195       9.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301      10.084         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.029      10.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635      10.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      10.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      11.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195      11.368 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.263      11.631         ntR3475          
 CLMA_339_480/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.701      12.332                          
 clock uncertainty                                      -0.150      12.182                          

 Setup time                                             -0.116      12.066                          

 Data required time                                                 12.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.066                          
 Data arrival time                                                   5.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/DPS_DIR
Path Group  : rst_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.339
  Launch Clock Delay      :  3.641
  Clock Pessimism Removal :  -0.686

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       1.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       1.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       1.588         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.195       1.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301       2.084         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.029       2.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       2.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097       2.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       3.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195       3.368 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.273       3.641         ntR3475          
 CLMA_357_516/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/opit_0_inv_L6Q_perm/CLK

 CLMA_357_516/Q1                   tco                   0.103       3.744 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.122       3.866         u_ddr3_test_h/u_ddrphy_top/gpll_dps_dir
 GPLL_367_463/DPS_DIR                                                      r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/DPS_DIR

 Data arrival time                                                   3.866         Logic Levels: 0  
                                                                                   Logic: 0.103ns(45.778%), Route: 0.122ns(54.222%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.318       4.339         ntR3475          
 GPLL_367_463/DPS_CLK                                                      r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/DPS_CLK
 clock pessimism                                        -0.686       3.653                          
 clock uncertainty                                       0.000       3.653                          

 Hold time                                               0.066       3.719                          

 Data required time                                                  3.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.719                          
 Data arrival time                                                   3.866                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.147                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8]/opit_0_inv_L6QQ_perm/I5
Path Group  : rst_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.341
  Launch Clock Delay      :  3.639
  Clock Pessimism Removal :  -0.686

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       1.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       1.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       1.588         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.195       1.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301       2.084         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.029       2.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       2.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097       2.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       3.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195       3.368 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.271       3.639         ntR3475          
 CLMA_357_511/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[8]/opit_0_inv_AQ_perm/CLK

 CLMA_357_511/Q1                   tco                   0.103       3.742 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.058       3.800         u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [6]
 CLMA_357_510/A5                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8]/opit_0_inv_L6QQ_perm/I5

 Data arrival time                                                   3.800         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.975%), Route: 0.058ns(36.025%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.320       4.341         ntR3475          
 CLMA_357_510/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8]/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                        -0.686       3.655                          
 clock uncertainty                                       0.000       3.655                          

 Hold time                                              -0.014       3.641                          

 Data required time                                                  3.641                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.641                          
 Data arrival time                                                   3.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/D
Path Group  : rst_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.338
  Launch Clock Delay      :  3.637
  Clock Pessimism Removal :  -0.653

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       1.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       1.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       1.588         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.195       1.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301       2.084         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.029       2.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       2.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097       2.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       3.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195       3.368 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.269       3.637         ntR3475          
 CLMA_357_498/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_357_498/CR1                  tco                   0.124       3.761 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=5)        0.116       3.877         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMS_351_499/M3                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/D

 Data arrival time                                                   3.877         Logic Levels: 0  
                                                                                   Logic: 0.124ns(51.667%), Route: 0.116ns(48.333%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.317       4.338         ntR3475          
 CLMS_351_499/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                        -0.653       3.685                          
 clock uncertainty                                       0.000       3.685                          

 Hold time                                               0.027       3.712                          

 Data required time                                                  3.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.712                          
 Data arrival time                                                   3.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q/I5
Path Group  : ddrphy_sysclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.343
  Launch Clock Delay      :  4.421
  Clock Pessimism Removal :  0.934

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_490/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.333       4.421         ntR3491          
 CLMA_357_583/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv_srl/CLK

 CLMA_357_583/Q0                   tco                   0.125       4.546 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv_srl/Q0
                                   net (fanout=26)       0.572       5.118         u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r
 CLMS_327_649/Y0                   td                    0.066       5.184 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r[1]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=1)        0.161       5.345         u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMS_327_661/Y2                   td                    0.066       5.411 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=3)        0.160       5.571         u_ddr3_test_h/u_ddrphy_top/_N72970
 CLMA_333_660/Y0                   td                    0.039       5.610 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[0]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=12)       0.383       5.993         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_351_618/CR2                  td                    0.133       6.126 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_13[0]/LUT6_inst_LUT6DL5_perm/L5
                                   net (fanout=1)        0.246       6.372         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N24576
 CLMS_351_625/Y3                   td                    0.039       6.411 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]/LUT6_inst_perm/L6
                                   net (fanout=5)        0.236       6.647         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_357_618/Y2                   td                    0.039       6.686 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[3]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=1)        0.160       6.846         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [3]
 CLMA_357_624/Y3                   td                    0.070       6.916 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[15]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.236       7.152         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N26725
 CLMS_351_619/C5                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q/I5

 Data arrival time                                                   7.152         Logic Levels: 7  
                                                                                   Logic: 0.577ns(21.128%), Route: 2.154ns(78.872%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       8.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       8.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       9.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       9.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       9.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       9.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       9.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       9.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       9.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447      10.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      10.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      10.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328      10.864         core_clk         
 HCKB_213_532/CLKOUT               td                    0.195      11.059 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=3198)     0.284      11.343         ntR3489          
 CLMS_351_619/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q/CLK
 clock pessimism                                         0.934      12.277                          
 clock uncertainty                                      -0.150      12.127                          

 Setup time                                             -0.052      12.075                          

 Data required time                                                 12.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.075                          
 Data arrival time                                                   7.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.923                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I4
Path Group  : ddrphy_sysclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.342
  Launch Clock Delay      :  4.421
  Clock Pessimism Removal :  0.934

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_490/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.333       4.421         ntR3491          
 CLMA_357_583/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv_srl/CLK

 CLMA_357_583/Q0                   tco                   0.125       4.546 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv_srl/Q0
                                   net (fanout=26)       0.572       5.118         u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r
 CLMS_327_649/Y0                   td                    0.066       5.184 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r[1]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=1)        0.161       5.345         u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMS_327_661/Y2                   td                    0.066       5.411 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=3)        0.243       5.654         u_ddr3_test_h/u_ddrphy_top/_N72970
 CLMA_333_648/Y0                   td                    0.066       5.720 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N230_1/gateop_perm/L6
                                   net (fanout=4)        0.349       6.069         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N230
 CLMS_339_619/Y1                   td                    0.039       6.108 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_12[2]_1/gateop_perm/L6
                                   net (fanout=1)        0.240       6.348         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N26381
 CLMA_333_625/Y2                   td                    0.039       6.387 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]/LUT6_inst_perm/L6
                                   net (fanout=5)        0.164       6.551         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_339_618/Y2                   td                    0.070       6.621 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=2)        0.227       6.848         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMS_339_625/Y0                   td                    0.039       6.887 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[10]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.237       7.124         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N26720
 CLMA_345_618/D4                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   7.124         Logic Levels: 7  
                                                                                   Logic: 0.510ns(18.868%), Route: 2.193ns(81.132%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       8.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       8.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       9.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       9.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       9.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       9.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       9.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       9.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       9.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447      10.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      10.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      10.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328      10.864         core_clk         
 HCKB_213_532/CLKOUT               td                    0.195      11.059 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=3198)     0.283      11.342         ntR3489          
 CLMA_345_618/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.934      12.276                          
 clock uncertainty                                      -0.150      12.126                          

 Setup time                                             -0.076      12.050                          

 Data required time                                                 12.050                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.050                          
 Data arrival time                                                   7.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.926                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I5
Path Group  : ddrphy_sysclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.344
  Launch Clock Delay      :  4.421
  Clock Pessimism Removal :  0.934

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_490/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.333       4.421         ntR3491          
 CLMA_357_583/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv_srl/CLK

 CLMA_357_583/Q0                   tco                   0.125       4.546 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv_srl/Q0
                                   net (fanout=26)       0.572       5.118         u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/calib_done_r
 CLMS_327_649/Y0                   td                    0.066       5.184 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r[1]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=1)        0.161       5.345         u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMS_327_661/Y2                   td                    0.066       5.411 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=3)        0.160       5.571         u_ddr3_test_h/u_ddrphy_top/_N72970
 CLMA_333_660/Y0                   td                    0.039       5.610 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[0]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=12)       0.383       5.993         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_351_618/CR2                  td                    0.133       6.126 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_13[0]/LUT6_inst_LUT6DL5_perm/L5
                                   net (fanout=1)        0.246       6.372         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N24576
 CLMS_351_625/Y3                   td                    0.039       6.411 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]/LUT6_inst_perm/L6
                                   net (fanout=5)        0.164       6.575         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_357_618/Y0                   td                    0.066       6.641 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=2)        0.160       6.801         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMA_357_625/Y0                   td                    0.066       6.867 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[14]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       7.027         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N26724
 CLMA_357_618/B5                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   7.027         Logic Levels: 7  
                                                                                   Logic: 0.600ns(23.024%), Route: 2.006ns(76.976%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       8.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       8.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       9.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       9.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       9.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       9.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       9.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       9.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       9.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447      10.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      10.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      10.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328      10.864         core_clk         
 HCKB_213_532/CLKOUT               td                    0.195      11.059 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=3198)     0.285      11.344         ntR3489          
 CLMA_357_618/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.934      12.278                          
 clock uncertainty                                      -0.150      12.128                          

 Setup time                                             -0.049      12.079                          

 Data required time                                                 12.079                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.079                          
 Data arrival time                                                   7.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.052                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[5]/opit_0_inv_32X2DL6QL5Q/WADDR[2]
Path Group  : ddrphy_sysclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.406
  Launch Clock Delay      :  3.328
  Clock Pessimism Removal :  -1.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       0.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       0.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       1.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       1.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       1.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       1.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       1.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447       2.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097       2.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328       2.864         core_clk         
 HCKB_213_490/CLKOUT               td                    0.195       3.059 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.269       3.328         ntR3491          
 CLMA_273_583/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm/CLK

 CLMA_273_583/Q0                   tco                   0.109       3.437 f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=23)       0.205       3.642         u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [2]
 CLMS_285_571/D2                                                           f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[5]/opit_0_inv_32X2DL6QL5Q/WADDR[2]

 Data arrival time                                                   3.642         Logic Levels: 0  
                                                                                   Logic: 0.109ns(34.713%), Route: 0.205ns(65.287%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_490/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.318       4.406         ntR3491          
 CLMS_285_571/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[5]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -1.029       3.377                          
 clock uncertainty                                       0.000       3.377                          

 Hold time                                               0.161       3.538                          

 Data required time                                                  3.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.538                          
 Data arrival time                                                   3.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv_32X1DQ/WADDR[2]
Path Group  : ddrphy_sysclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.406
  Launch Clock Delay      :  3.328
  Clock Pessimism Removal :  -1.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       0.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       0.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       1.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       1.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       1.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       1.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       1.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447       2.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097       2.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328       2.864         core_clk         
 HCKB_213_490/CLKOUT               td                    0.195       3.059 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.269       3.328         ntR3491          
 CLMA_273_583/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm/CLK

 CLMA_273_583/Q0                   tco                   0.109       3.437 f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=23)       0.205       3.642         u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [2]
 CLMS_285_571/D2                                                           f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv_32X1DQ/WADDR[2]

 Data arrival time                                                   3.642         Logic Levels: 0  
                                                                                   Logic: 0.109ns(34.713%), Route: 0.205ns(65.287%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_490/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.318       4.406         ntR3491          
 CLMS_285_571/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv_32X1DQ/CLK
 clock pessimism                                        -1.029       3.377                          
 clock uncertainty                                       0.000       3.377                          

 Hold time                                               0.161       3.538                          

 Data required time                                                  3.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.538                          
 Data arrival time                                                   3.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[39]/opit_0_inv_32X2DL6QL5Q/WADDR[0]
Path Group  : ddrphy_sysclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.409
  Launch Clock Delay      :  3.327
  Clock Pessimism Removal :  -1.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       0.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       0.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       1.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       1.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       1.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       1.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       1.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447       2.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097       2.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328       2.864         core_clk         
 HCKB_213_490/CLKOUT               td                    0.195       3.059 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.268       3.327         ntR3491          
 CLMA_273_577/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_273_577/CR2                  tco                   0.123       3.450 f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=23)       0.195       3.645         u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_291_583/D0                                                           f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[39]/opit_0_inv_32X2DL6QL5Q/WADDR[0]

 Data arrival time                                                   3.645         Logic Levels: 0  
                                                                                   Logic: 0.123ns(38.679%), Route: 0.195ns(61.321%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_490/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.321       4.409         ntR3491          
 CLMS_291_583/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[39]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -1.029       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                               0.161       3.541                          

 Data required time                                                  3.541                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.541                          
 Data arrival time                                                   3.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.104                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/U1_ms7200_ctl/freq_ensure/opit_0_L6Q_perm/I4
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.520
  Launch Clock Delay      :  3.002
  Clock Pessimism Removal :  0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.388       1.100         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.063       1.163 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       1.921         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       2.036 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.395       2.431         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.233       2.664 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.338       3.002         ntR3481          
 CLMS_27_949/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK

 CLMS_27_949/Q0                    tco                   0.125       3.127 f       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/Q
                                   net (fanout=31)       0.454       3.581         nt_init_over_rx  
 CLMA_27_984/Y2                    td                    0.070       3.651 f       ms72xx_ctl/U2_ms7210_ctl/state_reg[0]/opit_0_L5Q_perm/L6
                                   net (fanout=28)       0.343       3.994         ms72xx_ctl/N14   
 CLMA_45_984/CR2                   td                    0.168       4.162 f       ms72xx_ctl/U2_ms7210_ctl/N2/LUT6D_inst_perm/L5
                                   net (fanout=16)       0.387       4.549         ms72xx_ctl/U1_ms7200_ctl/busy_falling
 CLMA_33_954/CR3                   td                    0.135       4.684 f       ms72xx_ctl/U1_ms7200_ctl/N2082_1/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.263       4.947         ms72xx_ctl/U1_ms7200_ctl/N37
 CLMA_45_954/Y1                    td                    0.066       5.013 f       ms72xx_ctl/U1_ms7200_ctl/state_reg[1]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=2)        0.346       5.359         ms72xx_ctl/U1_ms7200_ctl/state_n [1]
 CLMA_27_948/Y0                    td                    0.070       5.429 f       ms72xx_ctl/U1_ms7200_ctl/N8_7/LUT6_inst_perm/L6
                                   net (fanout=3)        0.147       5.576         ms72xx_ctl/U1_ms7200_ctl/N8
 CLMS_27_949/Y2                    td                    0.039       5.615 f       ms72xx_ctl/U1_ms7200_ctl/freq_ensure_ce_mux/LUT6_inst_perm/L6
                                   net (fanout=1)        0.249       5.864         ms72xx_ctl/U1_ms7200_ctl/_N71220
 CLMA_33_960/B4                                                            f       ms72xx_ctl/U1_ms7200_ctl/freq_ensure/opit_0_L6Q_perm/I4

 Data arrival time                                                   5.864         Logic Levels: 6  
                                                                                   Logic: 0.673ns(23.515%), Route: 2.189ns(76.485%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        99.900      99.900 r                        
 D18                                                     0.000      99.900 r       sys_clk (port)   
                                   net (fanout=1)        0.104     100.004         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445     100.449 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.449         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073     100.522 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.320     100.842         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.029     100.871 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635     101.506         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097     101.603 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336     101.939         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.195     102.134 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.286     102.420         ntR3481          
 CLMA_33_960/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/freq_ensure/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.463     102.883                          
 clock uncertainty                                      -0.150     102.733                          

 Setup time                                             -0.076     102.657                          

 Data required time                                                102.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.657                          
 Data arrival time                                                   5.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.793                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.524
  Launch Clock Delay      :  3.002
  Clock Pessimism Removal :  0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.388       1.100         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.063       1.163 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       1.921         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       2.036 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.395       2.431         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.233       2.664 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.338       3.002         ntR3481          
 CLMS_27_949/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK

 CLMS_27_949/Q0                    tco                   0.125       3.127 f       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/Q
                                   net (fanout=31)       0.454       3.581         nt_init_over_rx  
 CLMA_27_984/Y2                    td                    0.070       3.651 f       ms72xx_ctl/U2_ms7210_ctl/state_reg[0]/opit_0_L5Q_perm/L6
                                   net (fanout=28)       0.343       3.994         ms72xx_ctl/N14   
 CLMA_45_984/CR2                   td                    0.168       4.162 f       ms72xx_ctl/U2_ms7210_ctl/N2/LUT6D_inst_perm/L5
                                   net (fanout=16)       0.387       4.549         ms72xx_ctl/U1_ms7200_ctl/busy_falling
 CLMA_33_954/CR3                   td                    0.135       4.684 f       ms72xx_ctl/U1_ms7200_ctl/N2082_1/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.263       4.947         ms72xx_ctl/U1_ms7200_ctl/N37
 CLMA_45_954/Y1                    td                    0.066       5.013 f       ms72xx_ctl/U1_ms7200_ctl/state_reg[1]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=2)        0.346       5.359         ms72xx_ctl/U1_ms7200_ctl/state_n [1]
 CLMA_27_948/Y0                    td                    0.062       5.421 r       ms72xx_ctl/U1_ms7200_ctl/N8_7/LUT6_inst_perm/L6
                                   net (fanout=3)        0.135       5.556         ms72xx_ctl/U1_ms7200_ctl/N8
 CLMA_27_948/CE                                                            r       ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   5.556         Logic Levels: 5  
                                                                                   Logic: 0.626ns(24.511%), Route: 1.928ns(75.489%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        99.900      99.900 r                        
 D18                                                     0.000      99.900 r       sys_clk (port)   
                                   net (fanout=1)        0.104     100.004         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445     100.449 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.449         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073     100.522 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.320     100.842         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.029     100.871 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635     101.506         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097     101.603 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336     101.939         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.195     102.134 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.290     102.424         ntR3481          
 CLMA_27_948/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.463     102.887                          
 clock uncertainty                                      -0.150     102.737                          

 Setup time                                             -0.116     102.621                          

 Data required time                                                102.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.621                          
 Data arrival time                                                   5.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.065                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.524
  Launch Clock Delay      :  3.002
  Clock Pessimism Removal :  0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.388       1.100         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.063       1.163 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       1.921         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       2.036 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.395       2.431         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.233       2.664 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.338       3.002         ntR3481          
 CLMS_27_949/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK

 CLMS_27_949/Q0                    tco                   0.125       3.127 f       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/Q
                                   net (fanout=31)       0.454       3.581         nt_init_over_rx  
 CLMA_27_984/Y2                    td                    0.070       3.651 f       ms72xx_ctl/U2_ms7210_ctl/state_reg[0]/opit_0_L5Q_perm/L6
                                   net (fanout=28)       0.343       3.994         ms72xx_ctl/N14   
 CLMA_45_984/CR2                   td                    0.168       4.162 f       ms72xx_ctl/U2_ms7210_ctl/N2/LUT6D_inst_perm/L5
                                   net (fanout=16)       0.387       4.549         ms72xx_ctl/U1_ms7200_ctl/busy_falling
 CLMA_33_954/CR3                   td                    0.135       4.684 f       ms72xx_ctl/U1_ms7200_ctl/N2082_1/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.263       4.947         ms72xx_ctl/U1_ms7200_ctl/N37
 CLMA_45_954/Y1                    td                    0.066       5.013 f       ms72xx_ctl/U1_ms7200_ctl/state_reg[1]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=2)        0.346       5.359         ms72xx_ctl/U1_ms7200_ctl/state_n [1]
 CLMA_27_948/Y0                    td                    0.062       5.421 r       ms72xx_ctl/U1_ms7200_ctl/N8_7/LUT6_inst_perm/L6
                                   net (fanout=3)        0.135       5.556         ms72xx_ctl/U1_ms7200_ctl/N8
 CLMA_27_948/CE                                                            r       ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   5.556         Logic Levels: 5  
                                                                                   Logic: 0.626ns(24.511%), Route: 1.928ns(75.489%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        99.900      99.900 r                        
 D18                                                     0.000      99.900 r       sys_clk (port)   
                                   net (fanout=1)        0.104     100.004         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445     100.449 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.449         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073     100.522 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.320     100.842         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.029     100.871 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635     101.506         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097     101.603 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336     101.939         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.195     102.134 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.290     102.424         ntR3481          
 CLMA_27_948/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.463     102.887                          
 clock uncertainty                                      -0.150     102.737                          

 Setup time                                             -0.116     102.621                          

 Data required time                                                102.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.621                          
 Data arrival time                                                   5.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.065                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/U2_ms7210_ctl/dri_cnt[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms72xx_ctl/U2_ms7210_ctl/dri_cnt[1]/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.989
  Launch Clock Delay      :  2.511
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.320       0.942         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.029       0.971 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       1.606         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097       1.703 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336       2.039         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.195       2.234 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.277       2.511         ntR3481          
 CLMS_45_1003/CLK                                                          r       ms72xx_ctl/U2_ms7210_ctl/dri_cnt[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_45_1003/Q0                   tco                   0.103       2.614 r       ms72xx_ctl/U2_ms7210_ctl/dri_cnt[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=10)       0.061       2.675         ms72xx_ctl/U2_ms7210_ctl/dri_cnt [0]
 CLMA_45_1002/D5                                                           r       ms72xx_ctl/U2_ms7210_ctl/dri_cnt[1]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.675         Logic Levels: 0  
                                                                                   Logic: 0.103ns(62.805%), Route: 0.061ns(37.195%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.388       1.100         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.063       1.163 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       1.921         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       2.036 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.395       2.431         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.233       2.664 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.325       2.989         ntR3481          
 CLMA_45_1002/CLK                                                          r       ms72xx_ctl/U2_ms7210_ctl/dri_cnt[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.463       2.526                          
 clock uncertainty                                       0.000       2.526                          

 Hold time                                              -0.011       2.515                          

 Data required time                                                  2.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.515                          
 Data arrival time                                                   2.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.160                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/U2_ms7210_ctl/state_reg[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms72xx_ctl/U2_ms7210_ctl/cmd_index[2]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.993
  Launch Clock Delay      :  2.515
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.320       0.942         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.029       0.971 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       1.606         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097       1.703 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336       2.039         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.195       2.234 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.281       2.515         ntR3481          
 CLMA_33_990/CLK                                                           r       ms72xx_ctl/U2_ms7210_ctl/state_reg[1]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_990/Q1                    tco                   0.103       2.618 r       ms72xx_ctl/U2_ms7210_ctl/state_reg[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=26)       0.062       2.680         ms72xx_ctl/U2_ms7210_ctl/state_reg [1]
 CLMS_33_991/A4                                                            r       ms72xx_ctl/U2_ms7210_ctl/cmd_index[2]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   2.680         Logic Levels: 0  
                                                                                   Logic: 0.103ns(62.424%), Route: 0.062ns(37.576%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.388       1.100         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.063       1.163 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       1.921         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       2.036 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.395       2.431         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.233       2.664 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.329       2.993         ntR3481          
 CLMS_33_991/CLK                                                           r       ms72xx_ctl/U2_ms7210_ctl/cmd_index[2]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.463       2.530                          
 clock uncertainty                                       0.000       2.530                          

 Hold time                                              -0.015       2.515                          

 Data required time                                                  2.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.515                          
 Data arrival time                                                   2.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.165                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/U1_ms7200_ctl/cmd_index[5]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ms72xx_ctl/U1_ms7200_ctl/cmd_index[6]/opit_0_inv_L6Q_perm/I4
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.997
  Launch Clock Delay      :  2.518
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.320       0.942         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.029       0.971 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       1.606         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097       1.703 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336       2.039         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.195       2.234 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.284       2.518         ntR3481          
 CLMA_45_960/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/cmd_index[5]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_45_960/Q2                    tco                   0.103       2.621 r       ms72xx_ctl/U1_ms7200_ctl/cmd_index[5]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=5)        0.058       2.679         ms72xx_ctl/U1_ms7200_ctl/cmd_index [4]
 CLMS_45_961/B4                                                            r       ms72xx_ctl/U1_ms7200_ctl/cmd_index[6]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   2.679         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.975%), Route: 0.058ns(36.025%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.388       1.100         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.063       1.163 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       1.921         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       2.036 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.395       2.431         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.233       2.664 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.333       2.997         ntR3481          
 CLMS_45_961/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/cmd_index[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.463       2.534                          
 clock uncertainty                                       0.000       2.534                          

 Hold time                                              -0.022       2.512                          

 Data required time                                                  2.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.512                          
 Data arrival time                                                   2.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.167                          
====================================================================================================

====================================================================================================

Startpoint  : area_th_pix1[12]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/area_th_thou[0]/opit_0_inv_L6Q_perm/I4
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.605
  Launch Clock Delay      :  3.119
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_515/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=201)      0.298       3.119         ntR3478          
 CLMA_189_702/CLK                                                          r       area_th_pix1[12]/opit_0_inv_srl/CLK

 CLMA_189_702/CR2                  tco                   0.141       3.260 f       area_th_pix1[12]/opit_0_inv_srl/CR0
                                   net (fanout=23)       0.260       3.520         area_th_pix2[12] 
 CLMA_177_715/Y1                   td                    0.122       3.642 f       u_char_proc/N1523_lt8_mux1/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.160       3.802         u_char_proc/_N4879
 CLMA_177_721/Y0                   td                    0.070       3.872 f       u_char_proc/N1523_lt8_mux6_9/LUT6_inst_perm/L6
                                   net (fanout=12)       0.246       4.118         u_char_proc/_N6609
 CLMA_177_715/CR1                  td                    0.131       4.249 f       u_char_proc/N1523_lt8_mux1/LUT6D_inst_perm/L5
                                   net (fanout=3)        0.246       4.495         u_char_proc/_N14244
 CLMS_171_715/Y1                   td                    0.070       4.565 f       u_char_proc/N1523_sub7_ac5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.075       4.640         u_char_proc/_N14252
 CLMA_171_714/Y0                   td                    0.070       4.710 f       u_char_proc/N1523_lt7_mux7/LUT6_inst_perm/L6
                                   net (fanout=10)       0.160       4.870         u_char_proc/_N6624
 CLMA_177_714/Y1                   td                    0.066       4.936 f       u_char_proc/N1523_sel7[5]_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.313       5.249         u_char_proc/_N6637
 CLMA_183_714/Y2                   td                    0.070       5.319 f       u_char_proc/N1523_lt6_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       5.479         u_char_proc/_N75009
 CLMA_177_715/Y2                   td                    0.039       5.518 f       u_char_proc/N1523_lt6_mux7/LUT6_inst_perm/L6
                                   net (fanout=14)       0.236       5.754         u_char_proc/_N6639
 CLMA_183_720/Y2                   td                    0.066       5.820 f       u_char_proc/N1523_sub5_ac4/LUT6_inst_perm/L6
                                   net (fanout=4)        0.160       5.980         u_char_proc/_N14881
 CLMA_183_714/Y1                   td                    0.070       6.050 f       u_char_proc/N1523_lt5_mux7/LUT6_inst_perm/L6
                                   net (fanout=13)       0.242       6.292         u_char_proc/_N6654
 CLMS_183_721/Y0                   td                    0.070       6.362 f       u_char_proc/N1523_lt4_mux6_3/gateop_perm/L6
                                   net (fanout=1)        0.319       6.681         u_char_proc/_N75012
 CLMA_189_720/Y3                   td                    0.070       6.751 f       u_char_proc/N1523_lt4_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.321       7.072         u_char_proc/_N75014
 CLMA_189_720/CR0                  td                    0.185       7.257 r       u_char_proc/N1523_sub4_ac5/LUT6D_inst_perm/L5
                                   net (fanout=7)        0.238       7.495         u_char_proc/_N6669
 CLMS_183_721/Y1                   td                    0.070       7.565 f       u_char_proc/N1523_sel4[3]_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       7.725         u_char_proc/_N70426_2
 CLMA_189_720/Y2                   td                    0.066       7.791 f       u_char_proc/N1523_sel4[3]_1/LUT6_inst_perm/L6
                                   net (fanout=3)        0.144       7.935         u_char_proc/_N6680
 CLMS_189_721/Y0                   td                    0.122       8.057 f       u_char_proc/N1523_lt3_mux6_4/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.235       8.292         u_char_proc/_N75018
 CLMS_189_721/Y2                   td                    0.070       8.362 f       u_char_proc/N1523_lt3_mux6_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       8.522         u_char_proc/_N15580
 CLMS_183_721/Y2                   td                    0.039       8.561 f       u_char_proc/N1523_lt3_mux7/LUT6_inst_perm/L6
                                   net (fanout=12)       0.242       8.803         u_char_proc/_N6684
 CLMS_189_721/CR0                  td                    0.134       8.937 f       u_char_proc/N1523_lt3_mux6_4/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.314       9.251         u_char_proc/_N6697
 CLMA_195_721/Y2                   td                    0.066       9.317 f       u_char_proc/N1523_lt2_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       9.392         u_char_proc/_N75024
 CLMA_195_721/Y1                   td                    0.070       9.462 f       u_char_proc/N1523_lt2_mux7/LUT6_inst_perm/L6
                                   net (fanout=8)        0.227       9.689         u_char_proc/_N6699
 CLMA_201_720/Y3                   td                    0.070       9.759 f       u_char_proc/N1523_lt0_mux7_6/LUT6_inst_perm/L6
                                   net (fanout=2)        0.240       9.999         u_char_proc/_N70516_6
 CLMA_195_715/Y1                   td                    0.125      10.124 f       u_char_proc/N1523_lt1_mux7/LUT6_inst_perm/L6
                                   net (fanout=4)        0.164      10.288         u_char_proc/_N6714
 CLMA_201_708/Y2                   td                    0.066      10.354 f       u_char_proc/N1523_lt0_mux7_7/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160      10.514         u_char_proc/_N70516_7
 CLMA_201_714/A4                                                           f       u_char_proc/area_th_thou[0]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  10.514         Logic Levels: 24 
                                                                                   Logic: 2.138ns(28.911%), Route: 5.257ns(71.089%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445      40.231 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.231         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073      40.304 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668      40.972         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029      41.001 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420      41.421         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097      41.518 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      41.846         ntclkbufg_1      
 HCKB_213_515/CLKOUT               td                    0.195      42.041 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=201)      0.246      42.287         ntR3478          
 CLMA_201_714/CLK                                                          r       u_char_proc/area_th_thou[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.462      42.749                          
 clock uncertainty                                      -0.150      42.599                          

 Setup time                                             -0.078      42.521                          

 Data required time                                                 42.521                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.521                          
 Data arrival time                                                  10.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        32.007                          
====================================================================================================

====================================================================================================

Startpoint  : area_th_pix1[12]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/area_th_thou[1]/opit_0_inv_L6Q_perm/I3
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.605
  Launch Clock Delay      :  3.119
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_515/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=201)      0.298       3.119         ntR3478          
 CLMA_189_702/CLK                                                          r       area_th_pix1[12]/opit_0_inv_srl/CLK

 CLMA_189_702/CR2                  tco                   0.141       3.260 f       area_th_pix1[12]/opit_0_inv_srl/CR0
                                   net (fanout=23)       0.260       3.520         area_th_pix2[12] 
 CLMA_177_715/Y1                   td                    0.122       3.642 f       u_char_proc/N1523_lt8_mux1/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.160       3.802         u_char_proc/_N4879
 CLMA_177_721/Y0                   td                    0.070       3.872 f       u_char_proc/N1523_lt8_mux6_9/LUT6_inst_perm/L6
                                   net (fanout=12)       0.246       4.118         u_char_proc/_N6609
 CLMA_177_715/CR1                  td                    0.131       4.249 f       u_char_proc/N1523_lt8_mux1/LUT6D_inst_perm/L5
                                   net (fanout=3)        0.246       4.495         u_char_proc/_N14244
 CLMS_171_715/Y1                   td                    0.070       4.565 f       u_char_proc/N1523_sub7_ac5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.075       4.640         u_char_proc/_N14252
 CLMA_171_714/Y0                   td                    0.070       4.710 f       u_char_proc/N1523_lt7_mux7/LUT6_inst_perm/L6
                                   net (fanout=10)       0.160       4.870         u_char_proc/_N6624
 CLMA_177_714/Y1                   td                    0.066       4.936 f       u_char_proc/N1523_sel7[5]_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.313       5.249         u_char_proc/_N6637
 CLMA_183_714/Y2                   td                    0.070       5.319 f       u_char_proc/N1523_lt6_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       5.479         u_char_proc/_N75009
 CLMA_177_715/Y2                   td                    0.039       5.518 f       u_char_proc/N1523_lt6_mux7/LUT6_inst_perm/L6
                                   net (fanout=14)       0.236       5.754         u_char_proc/_N6639
 CLMA_183_720/Y2                   td                    0.066       5.820 f       u_char_proc/N1523_sub5_ac4/LUT6_inst_perm/L6
                                   net (fanout=4)        0.160       5.980         u_char_proc/_N14881
 CLMA_183_714/Y1                   td                    0.070       6.050 f       u_char_proc/N1523_lt5_mux7/LUT6_inst_perm/L6
                                   net (fanout=13)       0.242       6.292         u_char_proc/_N6654
 CLMS_183_721/Y0                   td                    0.070       6.362 f       u_char_proc/N1523_lt4_mux6_3/gateop_perm/L6
                                   net (fanout=1)        0.319       6.681         u_char_proc/_N75012
 CLMA_189_720/Y3                   td                    0.070       6.751 f       u_char_proc/N1523_lt4_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.321       7.072         u_char_proc/_N75014
 CLMA_189_720/CR0                  td                    0.185       7.257 r       u_char_proc/N1523_sub4_ac5/LUT6D_inst_perm/L5
                                   net (fanout=7)        0.238       7.495         u_char_proc/_N6669
 CLMS_183_721/Y1                   td                    0.070       7.565 f       u_char_proc/N1523_sel4[3]_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       7.725         u_char_proc/_N70426_2
 CLMA_189_720/Y2                   td                    0.066       7.791 f       u_char_proc/N1523_sel4[3]_1/LUT6_inst_perm/L6
                                   net (fanout=3)        0.144       7.935         u_char_proc/_N6680
 CLMS_189_721/Y0                   td                    0.122       8.057 f       u_char_proc/N1523_lt3_mux6_4/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.235       8.292         u_char_proc/_N75018
 CLMS_189_721/Y2                   td                    0.070       8.362 f       u_char_proc/N1523_lt3_mux6_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       8.522         u_char_proc/_N15580
 CLMS_183_721/Y2                   td                    0.039       8.561 f       u_char_proc/N1523_lt3_mux7/LUT6_inst_perm/L6
                                   net (fanout=12)       0.242       8.803         u_char_proc/_N6684
 CLMS_189_721/CR0                  td                    0.134       8.937 f       u_char_proc/N1523_lt3_mux6_4/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.314       9.251         u_char_proc/_N6697
 CLMA_195_721/Y2                   td                    0.066       9.317 f       u_char_proc/N1523_lt2_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       9.392         u_char_proc/_N75024
 CLMA_195_721/Y1                   td                    0.070       9.462 f       u_char_proc/N1523_lt2_mux7/LUT6_inst_perm/L6
                                   net (fanout=8)        0.227       9.689         u_char_proc/_N6699
 CLMA_201_720/Y3                   td                    0.070       9.759 f       u_char_proc/N1523_lt0_mux7_6/LUT6_inst_perm/L6
                                   net (fanout=2)        0.240       9.999         u_char_proc/_N70516_6
 CLMA_195_715/Y1                   td                    0.125      10.124 f       u_char_proc/N1523_lt1_mux7/LUT6_inst_perm/L6
                                   net (fanout=4)        0.164      10.288         u_char_proc/_N6714
 CLMA_201_714/CR1                  td                    0.142      10.430 f       CLKROUTE_72/CR   
                                   net (fanout=2)        0.075      10.505         ntR3358          
 CLMA_201_714/B3                                                           f       u_char_proc/area_th_thou[1]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  10.505         Logic Levels: 24 
                                                                                   Logic: 2.214ns(29.976%), Route: 5.172ns(70.024%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445      40.231 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.231         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073      40.304 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668      40.972         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029      41.001 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420      41.421         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097      41.518 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      41.846         ntclkbufg_1      
 HCKB_213_515/CLKOUT               td                    0.195      42.041 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=201)      0.246      42.287         ntR3478          
 CLMA_201_714/CLK                                                          r       u_char_proc/area_th_thou[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.462      42.749                          
 clock uncertainty                                      -0.150      42.599                          

 Setup time                                             -0.080      42.519                          

 Data required time                                                 42.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.519                          
 Data arrival time                                                  10.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        32.014                          
====================================================================================================

====================================================================================================

Startpoint  : area_th_pix1[12]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/area_th_thou[2]/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.605
  Launch Clock Delay      :  3.119
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_515/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=201)      0.298       3.119         ntR3478          
 CLMA_189_702/CLK                                                          r       area_th_pix1[12]/opit_0_inv_srl/CLK

 CLMA_189_702/CR2                  tco                   0.141       3.260 f       area_th_pix1[12]/opit_0_inv_srl/CR0
                                   net (fanout=23)       0.260       3.520         area_th_pix2[12] 
 CLMA_177_715/Y1                   td                    0.122       3.642 f       u_char_proc/N1523_lt8_mux1/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.160       3.802         u_char_proc/_N4879
 CLMA_177_721/Y0                   td                    0.070       3.872 f       u_char_proc/N1523_lt8_mux6_9/LUT6_inst_perm/L6
                                   net (fanout=12)       0.246       4.118         u_char_proc/_N6609
 CLMA_177_715/CR1                  td                    0.131       4.249 f       u_char_proc/N1523_lt8_mux1/LUT6D_inst_perm/L5
                                   net (fanout=3)        0.246       4.495         u_char_proc/_N14244
 CLMS_171_715/Y1                   td                    0.070       4.565 f       u_char_proc/N1523_sub7_ac5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.075       4.640         u_char_proc/_N14252
 CLMA_171_714/Y0                   td                    0.070       4.710 f       u_char_proc/N1523_lt7_mux7/LUT6_inst_perm/L6
                                   net (fanout=10)       0.160       4.870         u_char_proc/_N6624
 CLMA_177_714/Y1                   td                    0.066       4.936 f       u_char_proc/N1523_sel7[5]_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.313       5.249         u_char_proc/_N6637
 CLMA_183_714/Y2                   td                    0.070       5.319 f       u_char_proc/N1523_lt6_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       5.479         u_char_proc/_N75009
 CLMA_177_715/Y2                   td                    0.039       5.518 f       u_char_proc/N1523_lt6_mux7/LUT6_inst_perm/L6
                                   net (fanout=14)       0.236       5.754         u_char_proc/_N6639
 CLMA_183_720/Y2                   td                    0.066       5.820 f       u_char_proc/N1523_sub5_ac4/LUT6_inst_perm/L6
                                   net (fanout=4)        0.160       5.980         u_char_proc/_N14881
 CLMA_183_714/Y1                   td                    0.070       6.050 f       u_char_proc/N1523_lt5_mux7/LUT6_inst_perm/L6
                                   net (fanout=13)       0.242       6.292         u_char_proc/_N6654
 CLMS_183_721/Y0                   td                    0.070       6.362 f       u_char_proc/N1523_lt4_mux6_3/gateop_perm/L6
                                   net (fanout=1)        0.319       6.681         u_char_proc/_N75012
 CLMA_189_720/Y3                   td                    0.070       6.751 f       u_char_proc/N1523_lt4_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.321       7.072         u_char_proc/_N75014
 CLMA_189_720/CR0                  td                    0.185       7.257 r       u_char_proc/N1523_sub4_ac5/LUT6D_inst_perm/L5
                                   net (fanout=7)        0.238       7.495         u_char_proc/_N6669
 CLMS_183_721/Y1                   td                    0.070       7.565 f       u_char_proc/N1523_sel4[3]_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       7.725         u_char_proc/_N70426_2
 CLMA_189_720/Y2                   td                    0.066       7.791 f       u_char_proc/N1523_sel4[3]_1/LUT6_inst_perm/L6
                                   net (fanout=3)        0.144       7.935         u_char_proc/_N6680
 CLMS_189_721/Y0                   td                    0.122       8.057 f       u_char_proc/N1523_lt3_mux6_4/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.235       8.292         u_char_proc/_N75018
 CLMS_189_721/Y2                   td                    0.070       8.362 f       u_char_proc/N1523_lt3_mux6_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       8.522         u_char_proc/_N15580
 CLMS_183_721/Y2                   td                    0.039       8.561 f       u_char_proc/N1523_lt3_mux7/LUT6_inst_perm/L6
                                   net (fanout=12)       0.242       8.803         u_char_proc/_N6684
 CLMS_189_721/CR0                  td                    0.134       8.937 f       u_char_proc/N1523_lt3_mux6_4/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.314       9.251         u_char_proc/_N6697
 CLMA_195_721/Y2                   td                    0.066       9.317 f       u_char_proc/N1523_lt2_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       9.392         u_char_proc/_N75024
 CLMA_195_721/Y1                   td                    0.070       9.462 f       u_char_proc/N1523_lt2_mux7/LUT6_inst_perm/L6
                                   net (fanout=8)        0.227       9.689         u_char_proc/_N6699
 CLMA_201_720/Y3                   td                    0.070       9.759 f       u_char_proc/N1523_lt0_mux7_6/LUT6_inst_perm/L6
                                   net (fanout=2)        0.240       9.999         u_char_proc/_N70516_6
 CLMA_195_715/Y1                   td                    0.125      10.124 f       u_char_proc/N1523_lt1_mux7/LUT6_inst_perm/L6
                                   net (fanout=4)        0.164      10.288         u_char_proc/_N6714
 CLMA_201_714/CR1                  td                    0.142      10.430 f       CLKROUTE_72/CR   
                                   net (fanout=2)        0.075      10.505         ntR3358          
 CLMA_201_714/D5                                                           f       u_char_proc/area_th_thou[2]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  10.505         Logic Levels: 24 
                                                                                   Logic: 2.214ns(29.976%), Route: 5.172ns(70.024%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445      40.231 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.231         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073      40.304 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668      40.972         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029      41.001 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420      41.421         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097      41.518 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      41.846         ntclkbufg_1      
 HCKB_213_515/CLKOUT               td                    0.195      42.041 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=201)      0.246      42.287         ntR3478          
 CLMA_201_714/CLK                                                          r       u_char_proc/area_th_thou[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.462      42.749                          
 clock uncertainty                                      -0.150      42.599                          

 Setup time                                             -0.049      42.550                          

 Data required time                                                 42.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.550                          
 Data arrival time                                                  10.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        32.045                          
====================================================================================================

====================================================================================================

Startpoint  : angle_th_pix1[5]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/angle_th_hund[1]/opit_0_inv_L5Q_perm/I1
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.137
  Launch Clock Delay      :  2.625
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668       1.290         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029       1.319 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420       1.739         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097       1.836 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       2.164         ntclkbufg_1      
 HCKB_213_476/CLKOUT               td                    0.195       2.359 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=61)       0.266       2.625         ntR3477          
 CLMA_201_606/CLK                                                          r       angle_th_pix1[5]/opit_0_inv_srl/CLK

 CLMA_201_606/CR1                  tco                   0.124       2.749 f       angle_th_pix1[5]/opit_0_inv_srl/CR0
                                   net (fanout=6)        0.112       2.861         angle_th_pix2[5] 
 CLMA_195_607/D1                                                           f       u_char_proc/angle_th_hund[1]/opit_0_inv_L5Q_perm/I1

 Data arrival time                                                   2.861         Logic Levels: 0  
                                                                                   Logic: 0.124ns(52.542%), Route: 0.112ns(47.458%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_476/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=61)       0.316       3.137         ntR3477          
 CLMA_195_607/CLK                                                          r       u_char_proc/angle_th_hund[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.462       2.675                          
 clock uncertainty                                       0.000       2.675                          

 Hold time                                              -0.064       2.611                          

 Data required time                                                  2.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.611                          
 Data arrival time                                                   2.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : bin_th_pix1[2]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/bin_th_ten[0]/opit_0_inv_L6Q_perm/I0
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.129
  Launch Clock Delay      :  2.618
  Clock Pessimism Removal :  -0.367

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668       1.290         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029       1.319 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420       1.739         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097       1.836 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       2.164         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.195       2.359 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.259       2.618         ntR3479          
 CLMA_225_636/CLK                                                          r       bin_th_pix1[2]/opit_0_inv_srl/CLK

 CLMA_225_636/CR0                  tco                   0.123       2.741 f       bin_th_pix1[2]/opit_0_inv_srl/CR0
                                   net (fanout=8)        0.201       2.942         bin_th_pix2[2]   
 CLMS_207_631/A0                                                           f       u_char_proc/bin_th_ten[0]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   2.942         Logic Levels: 0  
                                                                                   Logic: 0.123ns(37.963%), Route: 0.201ns(62.037%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_515/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=201)      0.308       3.129         ntR3478          
 CLMS_207_631/CLK                                                          r       u_char_proc/bin_th_ten[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.367       2.762                          
 clock uncertainty                                       0.000       2.762                          

 Hold time                                              -0.070       2.692                          

 Data required time                                                  2.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.692                          
 Data arrival time                                                   2.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/x_act[0]/opit_0/CLK
Endpoint    : u_char_proc/x_off_angth[1]/opit_0_inv_L6Q_LUT6DQL5_perm/I2
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.122
  Launch Clock Delay      :  2.615
  Clock Pessimism Removal :  -0.367

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668       1.290         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029       1.319 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420       1.739         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097       1.836 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       2.164         ntclkbufg_1      
 HCKB_213_515/CLKOUT               td                    0.195       2.359 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=201)      0.256       2.615         ntR3478          
 CLMA_201_654/CLK                                                          r       sync_vg/x_act[0]/opit_0/CLK

 CLMA_201_654/CR0                  tco                   0.123       2.738 f       sync_vg/x_act[0]/opit_0/Q
                                   net (fanout=12)       0.212       2.950         act_x[0]         
 CLMA_219_666/A2                                                           f       u_char_proc/x_off_angth[1]/opit_0_inv_L6Q_LUT6DQL5_perm/I2

 Data arrival time                                                   2.950         Logic Levels: 0  
                                                                                   Logic: 0.123ns(36.716%), Route: 0.212ns(63.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.301       3.122         ntR3479          
 CLMA_219_666/CLK                                                          r       u_char_proc/x_off_angth[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -0.367       2.755                          
 clock uncertainty                                       0.000       2.755                          

 Hold time                                              -0.056       2.699                          

 Data required time                                                  2.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.699                          
 Data arrival time                                                   2.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_defect_coord/y_min_x_min_reg[0]/opit_0/CLK
Endpoint    : u_defect_coord/N366_sub0.faddsub_9/gateop_perm/CIN
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.979
  Launch Clock Delay      :  2.326
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_491/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=1136)     0.303       2.326         ntR3485          
 CLMA_219_552/CLK                                                          r       u_defect_coord/y_min_x_min_reg[0]/opit_0/CLK

 CLMA_219_552/Q0                   tco                   0.125       2.451 f       u_defect_coord/y_min_x_min_reg[0]/opit_0/Q
                                   net (fanout=6)        0.427       2.878         u_defect_coord/y_min_x_min_reg [0]
 CLMS_201_541/COUT                 td                    0.194       3.072 f       u_defect_coord/N244.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.072         u_defect_coord/N244.co [4]
 CLMS_201_547/COUT                 td                    0.056       3.128 f       u_defect_coord/N244.fsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.128         u_defect_coord/N244.co [8]
 CLMS_201_553/Y2                   td                    0.093       3.221 f       u_defect_coord/N244.fsub_11/gateop/Y
                                   net (fanout=10)       0.358       3.579         u_defect_coord/dx_1 [10]
 CLMS_207_529/COUT                 td                    0.198       3.777 f       u_defect_coord/N250_1.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.777         u_defect_coord/N250_1.co [4]
 CLMS_207_535/Y2                   td                    0.093       3.870 f       u_defect_coord/N250_1.fsub_7/gateop_perm/Y
                                   net (fanout=22)       0.457       4.327         u_defect_coord/abs_dx_1 [7]
 CLMA_207_504/COUT                 td                    0.152       4.479 f       u_defect_coord/N258.lt_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.479         u_defect_coord/N258.co [6]
 CLMA_207_510/CR1                  td                    0.119       4.598 f       u_defect_coord/N258.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=21)       0.309       4.907         _N8              
 CLMA_207_492/Y0                   td                    0.070       4.977 f       u_defect_coord/N269[4]/LUT6D_inst_perm/L6
                                   net (fanout=4)        0.240       5.217         u_defect_coord/min_v_1 [4]
 CLMA_201_498/Y2                   td                    0.070       5.287 f       u_defect_coord/N1153_maj2_3/LUT6_inst_perm/L6
                                   net (fanout=2)        0.216       5.503         u_defect_coord/_N8136
 CLMA_201_498/Y1                   td                    0.039       5.542 f       u_defect_coord/N1153_maj3_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.164       5.706         u_defect_coord/_N8140
 CLMA_195_504/Y1                   td                    0.039       5.745 f       u_defect_coord/N1153_maj4_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.075       5.820         u_defect_coord/_N8144
 CLMA_195_504/Y0                   td                    0.100       5.920 f       u_defect_coord/N1153_maj5_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.164       6.084         u_defect_coord/_N8148
 CLMS_189_511/Y0                   td                    0.070       6.154 f       u_defect_coord/N1153_maj6_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.160       6.314         u_defect_coord/_N8152
 CLMS_189_517/Y0                   td                    0.066       6.380 f       u_defect_coord/N1153_maj7_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.329       6.709         u_defect_coord/_N8156
 CLMS_201_505/Y2                   td                    0.146       6.855 f       u_defect_coord/distance_approx_1_10/gateop_perm/Y
                                   net (fanout=2)        0.160       7.015         u_defect_coord/distance_approx_1 [9]
 CLMS_207_505/CR1                  td                    0.263       7.278 f       u_defect_coord/N312.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=189)      0.310       7.588         _N10             
 CLMA_225_516/Y2                   td                    0.070       7.658 f       u_defect_coord/divisor_reg[9]/opit_0_L6QL5Q_perm/L6
                                   net (fanout=2)        0.332       7.990         u_defect_coord/delta_x_current [8]
 CLMA_219_493/COUT                 td                    0.198       8.188 f       u_defect_coord/N366_sub20.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.188         u_defect_coord/N366_sub20.co [4]
 CLMA_219_499/COUT                 td                    0.056       8.244 f       u_defect_coord/N366_sub20.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.244         u_defect_coord/N366_sub20.co [8]
 CLMA_219_505/Y3                   td                    0.140       8.384 f       u_defect_coord/N366_sub20.faddsub_12/gateop/Y
                                   net (fanout=12)       0.393       8.777         u_defect_coord/_N203
 CLMA_219_480/COUT                 td                    0.198       8.975 f       u_defect_coord/N366_sub19.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.975         u_defect_coord/N366_sub19.co [4]
 CLMA_219_486/COUT                 td                    0.056       9.031 f       u_defect_coord/N366_sub19.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       9.031         u_defect_coord/N366_sub19.co [8]
 CLMA_219_492/Y3                   td                    0.140       9.171 f       u_defect_coord/N366_sub19.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.237       9.408         u_defect_coord/_N215
 CLMS_225_487/COUT                 td                    0.197       9.605 f       u_defect_coord/N366_sub18.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       9.605         u_defect_coord/N366_sub18.co [4]
 CLMS_225_493/COUT                 td                    0.056       9.661 f       u_defect_coord/N366_sub18.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       9.661         u_defect_coord/N366_sub18.co [8]
 CLMS_225_499/Y3                   td                    0.140       9.801 f       u_defect_coord/N366_sub18.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.240      10.041         u_defect_coord/_N227
 CLMA_225_486/COUT                 td                    0.198      10.239 f       u_defect_coord/N366_sub17.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      10.239         u_defect_coord/N366_sub17.co [4]
 CLMA_225_492/COUT                 td                    0.056      10.295 f       u_defect_coord/N366_sub17.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      10.295         u_defect_coord/N366_sub17.co [8]
 CLMA_225_498/Y3                   td                    0.140      10.435 f       u_defect_coord/N366_sub17.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.315      10.750         u_defect_coord/_N239
 CLMS_225_505/COUT                 td                    0.198      10.948 f       u_defect_coord/N366_sub16.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      10.948         u_defect_coord/N366_sub16.co [4]
 CLMS_225_511/COUT                 td                    0.056      11.004 f       u_defect_coord/N366_sub16.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      11.004         u_defect_coord/N366_sub16.co [8]
 CLMS_225_517/Y3                   td                    0.140      11.144 f       u_defect_coord/N366_sub16.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.289      11.433         u_defect_coord/_N251
 CLMA_231_480/CR1                  td                    0.142      11.575 f       CLKROUTE_149/CR  
                                   net (fanout=1)        0.075      11.650         ntR3435          
 CLMA_231_481/COUT                 td                    0.198      11.848 f       u_defect_coord/N366_sub15.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      11.848         u_defect_coord/N366_sub15.co [8]
 CLMA_231_487/Y3                   td                    0.140      11.988 f       u_defect_coord/N366_sub15.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.243      12.231         u_defect_coord/_N263
 CLMA_231_498/CR1                  td                    0.142      12.373 f       CLKROUTE_118/CR  
                                   net (fanout=1)        0.075      12.448         ntR3404          
 CLMA_231_498/COUT                 td                    0.198      12.646 f       u_defect_coord/N366_sub14.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      12.646         u_defect_coord/N366_sub14.co [8]
 CLMA_231_504/Y3                   td                    0.140      12.786 f       u_defect_coord/N366_sub14.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.298      13.084         u_defect_coord/_N275
 CLMA_231_493/COUT                 td                    0.198      13.282 f       u_defect_coord/N366_sub13.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.282         u_defect_coord/N366_sub13.co [4]
 CLMA_231_499/COUT                 td                    0.056      13.338 f       u_defect_coord/N366_sub13.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.338         u_defect_coord/N366_sub13.co [8]
 CLMA_231_505/Y3                   td                    0.140      13.478 f       u_defect_coord/N366_sub13.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.426      13.904         u_defect_coord/_N287
 CLMA_231_474/CR0                  td                    0.139      14.043 f       CLKROUTE_137/CR  
                                   net (fanout=1)        0.148      14.191         ntR3423          
 CLMA_231_474/COUT                 td                    0.197      14.388 f       u_defect_coord/N366_sub12.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      14.388         u_defect_coord/N366_sub12.co [4]
 CLMA_231_480/COUT                 td                    0.056      14.444 f       u_defect_coord/N366_sub12.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      14.444         u_defect_coord/N366_sub12.co [8]
 CLMA_231_486/Y3                   td                    0.140      14.584 f       u_defect_coord/N366_sub12.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.375      14.959         u_defect_coord/_N299
 CLMA_261_493/COUT                 td                    0.201      15.160 f       u_defect_coord/N366_sub11.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.160         u_defect_coord/N366_sub11.co [4]
 CLMA_261_499/COUT                 td                    0.056      15.216 f       u_defect_coord/N366_sub11.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.216         u_defect_coord/N366_sub11.co [8]
 CLMA_261_505/Y3                   td                    0.140      15.356 f       u_defect_coord/N366_sub11.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.434      15.790         u_defect_coord/_N311
 CLMA_261_481/COUT                 td                    0.197      15.987 f       u_defect_coord/N366_sub10.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.987         u_defect_coord/N366_sub10.co [8]
 CLMA_261_487/Y3                   td                    0.140      16.127 f       u_defect_coord/N366_sub10.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.310      16.437         u_defect_coord/_N323
 CLMA_267_498/COUT                 td                    0.201      16.638 f       u_defect_coord/N366_sub9.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.638         u_defect_coord/N366_sub9.co [4]
 CLMA_267_504/COUT                 td                    0.056      16.694 f       u_defect_coord/N366_sub9.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.694         u_defect_coord/N366_sub9.co [8]
 CLMA_267_510/Y3                   td                    0.140      16.834 f       u_defect_coord/N366_sub9.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.235      17.069         u_defect_coord/_N335
 CLMS_267_499/COUT                 td                    0.228      17.297 f       u_defect_coord/N366_sub8.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.297         u_defect_coord/N366_sub8.co [4]
 CLMS_267_505/COUT                 td                    0.056      17.353 f       u_defect_coord/N366_sub8.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.353         u_defect_coord/N366_sub8.co [8]
 CLMS_267_511/Y3                   td                    0.140      17.493 f       u_defect_coord/N366_sub8.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.455      17.948         u_defect_coord/_N347
 CLMA_261_480/COUT                 td                    0.201      18.149 f       u_defect_coord/N366_sub7.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.149         u_defect_coord/N366_sub7.co [4]
 CLMA_261_486/COUT                 td                    0.056      18.205 f       u_defect_coord/N366_sub7.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.205         u_defect_coord/N366_sub7.co [8]
 CLMA_261_492/Y3                   td                    0.140      18.345 f       u_defect_coord/N366_sub7.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.258      18.603         u_defect_coord/_N359
 CLMA_273_498/CR1                  td                    0.142      18.745 f       CLKROUTE_131/CR  
                                   net (fanout=1)        0.144      18.889         ntR3417          
 CLMA_273_499/COUT                 td                    0.198      19.087 f       u_defect_coord/N366_sub6.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      19.087         u_defect_coord/N366_sub6.co [8]
 CLMA_273_505/Y3                   td                    0.140      19.227 f       u_defect_coord/N366_sub6.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.330      19.557         u_defect_coord/_N371
 CLMA_267_480/COUT                 td                    0.201      19.758 f       u_defect_coord/N366_sub5.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      19.758         u_defect_coord/N366_sub5.co [4]
 CLMA_267_486/COUT                 td                    0.056      19.814 f       u_defect_coord/N366_sub5.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      19.814         u_defect_coord/N366_sub5.co [8]
 CLMA_267_492/Y3                   td                    0.140      19.954 f       u_defect_coord/N366_sub5.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.307      20.261         u_defect_coord/_N383
 CLMS_267_481/COUT                 td                    0.194      20.455 f       u_defect_coord/N366_sub4.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      20.455         u_defect_coord/N366_sub4.co [4]
 CLMS_267_487/COUT                 td                    0.056      20.511 f       u_defect_coord/N366_sub4.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      20.511         u_defect_coord/N366_sub4.co [8]
 CLMS_267_493/Y3                   td                    0.140      20.651 f       u_defect_coord/N366_sub4.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.416      21.067         u_defect_coord/_N395
 CLMS_285_475/COUT                 td                    0.198      21.265 f       u_defect_coord/N366_sub3.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.265         u_defect_coord/N366_sub3.co [4]
 CLMS_285_481/COUT                 td                    0.056      21.321 f       u_defect_coord/N366_sub3.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.321         u_defect_coord/N366_sub3.co [8]
 CLMS_285_487/Y3                   td                    0.140      21.461 f       u_defect_coord/N366_sub3.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.229      21.690         u_defect_coord/_N407
 CLMA_285_492/COUT                 td                    0.228      21.918 f       u_defect_coord/N366_sub2.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.918         u_defect_coord/N366_sub2.co [8]
 CLMA_285_498/Y3                   td                    0.140      22.058 f       u_defect_coord/N366_sub2.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.360      22.418         u_defect_coord/_N419
 CLMA_273_475/COUT                 td                    0.198      22.616 f       u_defect_coord/N366_sub1.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      22.616         u_defect_coord/N366_sub1.co [4]
 CLMA_273_481/COUT                 td                    0.056      22.672 f       u_defect_coord/N366_sub1.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      22.672         u_defect_coord/N366_sub1.co [8]
 CLMA_273_487/Y3                   td                    0.140      22.812 f       u_defect_coord/N366_sub1.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.314      23.126         u_defect_coord/_N431
 CLMA_273_492/COUT                 td                    0.198      23.324 f       u_defect_coord/N366_sub0.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      23.324         u_defect_coord/N366_sub0.co [8]
 CLMA_273_498/CIN                                                          f       u_defect_coord/N366_sub0.faddsub_9/gateop_perm/CIN

 Data arrival time                                                  23.324         Logic Levels: 77 
                                                                                   Logic: 10.391ns(49.486%), Route: 10.607ns(50.514%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445    1000.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073    1000.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097    1001.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328    1001.530         ntclkbufg_0      
 HCKB_213_491/CLKOUT               td                    0.195    1001.725 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=1136)     0.254    1001.979         ntR3485          
 CLMA_273_498/CLK                                                          r       u_defect_coord/z_cos_thita_reg[0]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.298    1002.277                          
 clock uncertainty                                      -0.050    1002.227                          

 Setup time                                             -0.152    1002.075                          

 Data required time                                               1002.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.075                          
 Data arrival time                                                  23.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       978.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_defect_coord/y_min_x_min_reg[0]/opit_0/CLK
Endpoint    : u_defect_coord/N366_sub0.faddsub_9/gateop_perm/I3
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.979
  Launch Clock Delay      :  2.326
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_491/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=1136)     0.303       2.326         ntR3485          
 CLMA_219_552/CLK                                                          r       u_defect_coord/y_min_x_min_reg[0]/opit_0/CLK

 CLMA_219_552/Q0                   tco                   0.125       2.451 f       u_defect_coord/y_min_x_min_reg[0]/opit_0/Q
                                   net (fanout=6)        0.427       2.878         u_defect_coord/y_min_x_min_reg [0]
 CLMS_201_541/COUT                 td                    0.194       3.072 f       u_defect_coord/N244.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.072         u_defect_coord/N244.co [4]
 CLMS_201_547/COUT                 td                    0.056       3.128 f       u_defect_coord/N244.fsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.128         u_defect_coord/N244.co [8]
 CLMS_201_553/Y2                   td                    0.093       3.221 f       u_defect_coord/N244.fsub_11/gateop/Y
                                   net (fanout=10)       0.358       3.579         u_defect_coord/dx_1 [10]
 CLMS_207_529/COUT                 td                    0.198       3.777 f       u_defect_coord/N250_1.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.777         u_defect_coord/N250_1.co [4]
 CLMS_207_535/Y2                   td                    0.093       3.870 f       u_defect_coord/N250_1.fsub_7/gateop_perm/Y
                                   net (fanout=22)       0.457       4.327         u_defect_coord/abs_dx_1 [7]
 CLMA_207_504/COUT                 td                    0.152       4.479 f       u_defect_coord/N258.lt_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.479         u_defect_coord/N258.co [6]
 CLMA_207_510/CR1                  td                    0.119       4.598 f       u_defect_coord/N258.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=21)       0.309       4.907         _N8              
 CLMA_207_492/Y0                   td                    0.070       4.977 f       u_defect_coord/N269[4]/LUT6D_inst_perm/L6
                                   net (fanout=4)        0.240       5.217         u_defect_coord/min_v_1 [4]
 CLMA_201_498/Y2                   td                    0.070       5.287 f       u_defect_coord/N1153_maj2_3/LUT6_inst_perm/L6
                                   net (fanout=2)        0.216       5.503         u_defect_coord/_N8136
 CLMA_201_498/Y1                   td                    0.039       5.542 f       u_defect_coord/N1153_maj3_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.164       5.706         u_defect_coord/_N8140
 CLMA_195_504/Y1                   td                    0.039       5.745 f       u_defect_coord/N1153_maj4_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.075       5.820         u_defect_coord/_N8144
 CLMA_195_504/Y0                   td                    0.100       5.920 f       u_defect_coord/N1153_maj5_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.164       6.084         u_defect_coord/_N8148
 CLMS_189_511/Y0                   td                    0.070       6.154 f       u_defect_coord/N1153_maj6_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.160       6.314         u_defect_coord/_N8152
 CLMS_189_517/Y0                   td                    0.066       6.380 f       u_defect_coord/N1153_maj7_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.329       6.709         u_defect_coord/_N8156
 CLMS_201_505/Y2                   td                    0.146       6.855 f       u_defect_coord/distance_approx_1_10/gateop_perm/Y
                                   net (fanout=2)        0.160       7.015         u_defect_coord/distance_approx_1 [9]
 CLMS_207_505/CR1                  td                    0.263       7.278 f       u_defect_coord/N312.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=189)      0.310       7.588         _N10             
 CLMA_225_516/Y2                   td                    0.070       7.658 f       u_defect_coord/divisor_reg[9]/opit_0_L6QL5Q_perm/L6
                                   net (fanout=2)        0.332       7.990         u_defect_coord/delta_x_current [8]
 CLMA_219_493/COUT                 td                    0.198       8.188 f       u_defect_coord/N366_sub20.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.188         u_defect_coord/N366_sub20.co [4]
 CLMA_219_499/COUT                 td                    0.056       8.244 f       u_defect_coord/N366_sub20.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.244         u_defect_coord/N366_sub20.co [8]
 CLMA_219_505/Y3                   td                    0.140       8.384 f       u_defect_coord/N366_sub20.faddsub_12/gateop/Y
                                   net (fanout=12)       0.393       8.777         u_defect_coord/_N203
 CLMA_219_480/COUT                 td                    0.198       8.975 f       u_defect_coord/N366_sub19.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.975         u_defect_coord/N366_sub19.co [4]
 CLMA_219_486/COUT                 td                    0.056       9.031 f       u_defect_coord/N366_sub19.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       9.031         u_defect_coord/N366_sub19.co [8]
 CLMA_219_492/Y3                   td                    0.140       9.171 f       u_defect_coord/N366_sub19.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.237       9.408         u_defect_coord/_N215
 CLMS_225_487/COUT                 td                    0.197       9.605 f       u_defect_coord/N366_sub18.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       9.605         u_defect_coord/N366_sub18.co [4]
 CLMS_225_493/COUT                 td                    0.056       9.661 f       u_defect_coord/N366_sub18.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       9.661         u_defect_coord/N366_sub18.co [8]
 CLMS_225_499/Y3                   td                    0.140       9.801 f       u_defect_coord/N366_sub18.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.240      10.041         u_defect_coord/_N227
 CLMA_225_486/COUT                 td                    0.198      10.239 f       u_defect_coord/N366_sub17.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      10.239         u_defect_coord/N366_sub17.co [4]
 CLMA_225_492/COUT                 td                    0.056      10.295 f       u_defect_coord/N366_sub17.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      10.295         u_defect_coord/N366_sub17.co [8]
 CLMA_225_498/Y3                   td                    0.140      10.435 f       u_defect_coord/N366_sub17.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.315      10.750         u_defect_coord/_N239
 CLMS_225_505/COUT                 td                    0.198      10.948 f       u_defect_coord/N366_sub16.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      10.948         u_defect_coord/N366_sub16.co [4]
 CLMS_225_511/COUT                 td                    0.056      11.004 f       u_defect_coord/N366_sub16.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      11.004         u_defect_coord/N366_sub16.co [8]
 CLMS_225_517/Y3                   td                    0.140      11.144 f       u_defect_coord/N366_sub16.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.289      11.433         u_defect_coord/_N251
 CLMA_231_480/CR1                  td                    0.142      11.575 f       CLKROUTE_149/CR  
                                   net (fanout=1)        0.075      11.650         ntR3435          
 CLMA_231_481/COUT                 td                    0.198      11.848 f       u_defect_coord/N366_sub15.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      11.848         u_defect_coord/N366_sub15.co [8]
 CLMA_231_487/Y3                   td                    0.140      11.988 f       u_defect_coord/N366_sub15.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.243      12.231         u_defect_coord/_N263
 CLMA_231_498/CR1                  td                    0.142      12.373 f       CLKROUTE_118/CR  
                                   net (fanout=1)        0.075      12.448         ntR3404          
 CLMA_231_498/COUT                 td                    0.198      12.646 f       u_defect_coord/N366_sub14.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      12.646         u_defect_coord/N366_sub14.co [8]
 CLMA_231_504/Y3                   td                    0.140      12.786 f       u_defect_coord/N366_sub14.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.298      13.084         u_defect_coord/_N275
 CLMA_231_493/COUT                 td                    0.198      13.282 f       u_defect_coord/N366_sub13.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.282         u_defect_coord/N366_sub13.co [4]
 CLMA_231_499/COUT                 td                    0.056      13.338 f       u_defect_coord/N366_sub13.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.338         u_defect_coord/N366_sub13.co [8]
 CLMA_231_505/Y3                   td                    0.140      13.478 f       u_defect_coord/N366_sub13.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.426      13.904         u_defect_coord/_N287
 CLMA_231_474/CR0                  td                    0.139      14.043 f       CLKROUTE_137/CR  
                                   net (fanout=1)        0.148      14.191         ntR3423          
 CLMA_231_474/COUT                 td                    0.197      14.388 f       u_defect_coord/N366_sub12.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      14.388         u_defect_coord/N366_sub12.co [4]
 CLMA_231_480/COUT                 td                    0.056      14.444 f       u_defect_coord/N366_sub12.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      14.444         u_defect_coord/N366_sub12.co [8]
 CLMA_231_486/Y3                   td                    0.140      14.584 f       u_defect_coord/N366_sub12.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.375      14.959         u_defect_coord/_N299
 CLMA_261_493/COUT                 td                    0.201      15.160 f       u_defect_coord/N366_sub11.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.160         u_defect_coord/N366_sub11.co [4]
 CLMA_261_499/COUT                 td                    0.056      15.216 f       u_defect_coord/N366_sub11.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.216         u_defect_coord/N366_sub11.co [8]
 CLMA_261_505/Y3                   td                    0.140      15.356 f       u_defect_coord/N366_sub11.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.434      15.790         u_defect_coord/_N311
 CLMA_261_481/COUT                 td                    0.197      15.987 f       u_defect_coord/N366_sub10.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.987         u_defect_coord/N366_sub10.co [8]
 CLMA_261_487/Y3                   td                    0.140      16.127 f       u_defect_coord/N366_sub10.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.310      16.437         u_defect_coord/_N323
 CLMA_267_498/COUT                 td                    0.201      16.638 f       u_defect_coord/N366_sub9.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.638         u_defect_coord/N366_sub9.co [4]
 CLMA_267_504/COUT                 td                    0.056      16.694 f       u_defect_coord/N366_sub9.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.694         u_defect_coord/N366_sub9.co [8]
 CLMA_267_510/Y3                   td                    0.140      16.834 f       u_defect_coord/N366_sub9.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.235      17.069         u_defect_coord/_N335
 CLMS_267_499/COUT                 td                    0.228      17.297 f       u_defect_coord/N366_sub8.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.297         u_defect_coord/N366_sub8.co [4]
 CLMS_267_505/COUT                 td                    0.056      17.353 f       u_defect_coord/N366_sub8.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.353         u_defect_coord/N366_sub8.co [8]
 CLMS_267_511/Y3                   td                    0.140      17.493 f       u_defect_coord/N366_sub8.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.455      17.948         u_defect_coord/_N347
 CLMA_261_480/COUT                 td                    0.201      18.149 f       u_defect_coord/N366_sub7.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.149         u_defect_coord/N366_sub7.co [4]
 CLMA_261_486/COUT                 td                    0.056      18.205 f       u_defect_coord/N366_sub7.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.205         u_defect_coord/N366_sub7.co [8]
 CLMA_261_492/Y3                   td                    0.140      18.345 f       u_defect_coord/N366_sub7.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.258      18.603         u_defect_coord/_N359
 CLMA_273_498/CR1                  td                    0.142      18.745 f       CLKROUTE_131/CR  
                                   net (fanout=1)        0.144      18.889         ntR3417          
 CLMA_273_499/COUT                 td                    0.198      19.087 f       u_defect_coord/N366_sub6.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      19.087         u_defect_coord/N366_sub6.co [8]
 CLMA_273_505/Y3                   td                    0.140      19.227 f       u_defect_coord/N366_sub6.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.330      19.557         u_defect_coord/_N371
 CLMA_267_480/COUT                 td                    0.201      19.758 f       u_defect_coord/N366_sub5.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      19.758         u_defect_coord/N366_sub5.co [4]
 CLMA_267_486/COUT                 td                    0.056      19.814 f       u_defect_coord/N366_sub5.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      19.814         u_defect_coord/N366_sub5.co [8]
 CLMA_267_492/Y3                   td                    0.140      19.954 f       u_defect_coord/N366_sub5.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.307      20.261         u_defect_coord/_N383
 CLMS_267_481/COUT                 td                    0.194      20.455 f       u_defect_coord/N366_sub4.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      20.455         u_defect_coord/N366_sub4.co [4]
 CLMS_267_487/COUT                 td                    0.056      20.511 f       u_defect_coord/N366_sub4.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      20.511         u_defect_coord/N366_sub4.co [8]
 CLMS_267_493/Y3                   td                    0.140      20.651 f       u_defect_coord/N366_sub4.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.416      21.067         u_defect_coord/_N395
 CLMS_285_475/COUT                 td                    0.198      21.265 f       u_defect_coord/N366_sub3.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.265         u_defect_coord/N366_sub3.co [4]
 CLMS_285_481/COUT                 td                    0.056      21.321 f       u_defect_coord/N366_sub3.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.321         u_defect_coord/N366_sub3.co [8]
 CLMS_285_487/Y3                   td                    0.140      21.461 f       u_defect_coord/N366_sub3.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.229      21.690         u_defect_coord/_N407
 CLMA_285_492/COUT                 td                    0.228      21.918 f       u_defect_coord/N366_sub2.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.918         u_defect_coord/N366_sub2.co [8]
 CLMA_285_498/Y3                   td                    0.140      22.058 f       u_defect_coord/N366_sub2.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.360      22.418         u_defect_coord/_N419
 CLMA_273_475/COUT                 td                    0.198      22.616 f       u_defect_coord/N366_sub1.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      22.616         u_defect_coord/N366_sub1.co [4]
 CLMA_273_481/COUT                 td                    0.056      22.672 f       u_defect_coord/N366_sub1.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      22.672         u_defect_coord/N366_sub1.co [8]
 CLMA_273_487/Y3                   td                    0.140      22.812 f       u_defect_coord/N366_sub1.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.234      23.046         u_defect_coord/_N431
 CLMA_273_498/A3                                                           f       u_defect_coord/N366_sub0.faddsub_9/gateop_perm/I3

 Data arrival time                                                  23.046         Logic Levels: 76 
                                                                                   Logic: 10.193ns(49.194%), Route: 10.527ns(50.806%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445    1000.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073    1000.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097    1001.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328    1001.530         ntclkbufg_0      
 HCKB_213_491/CLKOUT               td                    0.195    1001.725 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=1136)     0.254    1001.979         ntR3485          
 CLMA_273_498/CLK                                                          r       u_defect_coord/z_cos_thita_reg[0]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.298    1002.277                          
 clock uncertainty                                      -0.050    1002.227                          

 Setup time                                             -0.245    1001.982                          

 Data required time                                               1001.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.982                          
 Data arrival time                                                  23.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       978.936                          
====================================================================================================

====================================================================================================

Startpoint  : u_defect_coord/y_min_x_min_reg[0]/opit_0/CLK
Endpoint    : u_defect_coord/z_cos_thita_reg[1]/opit_0_L6Q_LUT6DQL5_perm/I0
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.978
  Launch Clock Delay      :  2.326
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_491/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=1136)     0.303       2.326         ntR3485          
 CLMA_219_552/CLK                                                          r       u_defect_coord/y_min_x_min_reg[0]/opit_0/CLK

 CLMA_219_552/Q0                   tco                   0.125       2.451 f       u_defect_coord/y_min_x_min_reg[0]/opit_0/Q
                                   net (fanout=6)        0.427       2.878         u_defect_coord/y_min_x_min_reg [0]
 CLMS_201_541/COUT                 td                    0.194       3.072 f       u_defect_coord/N244.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.072         u_defect_coord/N244.co [4]
 CLMS_201_547/COUT                 td                    0.056       3.128 f       u_defect_coord/N244.fsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.128         u_defect_coord/N244.co [8]
 CLMS_201_553/Y2                   td                    0.093       3.221 f       u_defect_coord/N244.fsub_11/gateop/Y
                                   net (fanout=10)       0.358       3.579         u_defect_coord/dx_1 [10]
 CLMS_207_529/COUT                 td                    0.198       3.777 f       u_defect_coord/N250_1.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.777         u_defect_coord/N250_1.co [4]
 CLMS_207_535/Y2                   td                    0.093       3.870 f       u_defect_coord/N250_1.fsub_7/gateop_perm/Y
                                   net (fanout=22)       0.457       4.327         u_defect_coord/abs_dx_1 [7]
 CLMA_207_504/COUT                 td                    0.152       4.479 f       u_defect_coord/N258.lt_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.479         u_defect_coord/N258.co [6]
 CLMA_207_510/CR1                  td                    0.119       4.598 f       u_defect_coord/N258.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=21)       0.309       4.907         _N8              
 CLMA_207_492/Y0                   td                    0.070       4.977 f       u_defect_coord/N269[4]/LUT6D_inst_perm/L6
                                   net (fanout=4)        0.240       5.217         u_defect_coord/min_v_1 [4]
 CLMA_201_498/Y2                   td                    0.070       5.287 f       u_defect_coord/N1153_maj2_3/LUT6_inst_perm/L6
                                   net (fanout=2)        0.216       5.503         u_defect_coord/_N8136
 CLMA_201_498/Y1                   td                    0.039       5.542 f       u_defect_coord/N1153_maj3_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.164       5.706         u_defect_coord/_N8140
 CLMA_195_504/Y1                   td                    0.039       5.745 f       u_defect_coord/N1153_maj4_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.075       5.820         u_defect_coord/_N8144
 CLMA_195_504/Y0                   td                    0.100       5.920 f       u_defect_coord/N1153_maj5_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.164       6.084         u_defect_coord/_N8148
 CLMS_189_511/Y0                   td                    0.070       6.154 f       u_defect_coord/N1153_maj6_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.160       6.314         u_defect_coord/_N8152
 CLMS_189_517/Y0                   td                    0.066       6.380 f       u_defect_coord/N1153_maj7_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.329       6.709         u_defect_coord/_N8156
 CLMS_201_505/Y2                   td                    0.146       6.855 f       u_defect_coord/distance_approx_1_10/gateop_perm/Y
                                   net (fanout=2)        0.160       7.015         u_defect_coord/distance_approx_1 [9]
 CLMS_207_505/CR1                  td                    0.263       7.278 f       u_defect_coord/N312.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=189)      0.310       7.588         _N10             
 CLMA_225_516/Y2                   td                    0.070       7.658 f       u_defect_coord/divisor_reg[9]/opit_0_L6QL5Q_perm/L6
                                   net (fanout=2)        0.332       7.990         u_defect_coord/delta_x_current [8]
 CLMA_219_493/COUT                 td                    0.198       8.188 f       u_defect_coord/N366_sub20.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.188         u_defect_coord/N366_sub20.co [4]
 CLMA_219_499/COUT                 td                    0.056       8.244 f       u_defect_coord/N366_sub20.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.244         u_defect_coord/N366_sub20.co [8]
 CLMA_219_505/Y3                   td                    0.140       8.384 f       u_defect_coord/N366_sub20.faddsub_12/gateop/Y
                                   net (fanout=12)       0.393       8.777         u_defect_coord/_N203
 CLMA_219_480/COUT                 td                    0.198       8.975 f       u_defect_coord/N366_sub19.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.975         u_defect_coord/N366_sub19.co [4]
 CLMA_219_486/COUT                 td                    0.056       9.031 f       u_defect_coord/N366_sub19.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       9.031         u_defect_coord/N366_sub19.co [8]
 CLMA_219_492/Y3                   td                    0.140       9.171 f       u_defect_coord/N366_sub19.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.237       9.408         u_defect_coord/_N215
 CLMS_225_487/COUT                 td                    0.197       9.605 f       u_defect_coord/N366_sub18.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       9.605         u_defect_coord/N366_sub18.co [4]
 CLMS_225_493/COUT                 td                    0.056       9.661 f       u_defect_coord/N366_sub18.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       9.661         u_defect_coord/N366_sub18.co [8]
 CLMS_225_499/Y3                   td                    0.140       9.801 f       u_defect_coord/N366_sub18.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.240      10.041         u_defect_coord/_N227
 CLMA_225_486/COUT                 td                    0.198      10.239 f       u_defect_coord/N366_sub17.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      10.239         u_defect_coord/N366_sub17.co [4]
 CLMA_225_492/COUT                 td                    0.056      10.295 f       u_defect_coord/N366_sub17.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      10.295         u_defect_coord/N366_sub17.co [8]
 CLMA_225_498/Y3                   td                    0.140      10.435 f       u_defect_coord/N366_sub17.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.315      10.750         u_defect_coord/_N239
 CLMS_225_505/COUT                 td                    0.198      10.948 f       u_defect_coord/N366_sub16.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      10.948         u_defect_coord/N366_sub16.co [4]
 CLMS_225_511/COUT                 td                    0.056      11.004 f       u_defect_coord/N366_sub16.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      11.004         u_defect_coord/N366_sub16.co [8]
 CLMS_225_517/Y3                   td                    0.140      11.144 f       u_defect_coord/N366_sub16.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.289      11.433         u_defect_coord/_N251
 CLMA_231_480/CR1                  td                    0.142      11.575 f       CLKROUTE_149/CR  
                                   net (fanout=1)        0.075      11.650         ntR3435          
 CLMA_231_481/COUT                 td                    0.198      11.848 f       u_defect_coord/N366_sub15.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      11.848         u_defect_coord/N366_sub15.co [8]
 CLMA_231_487/Y3                   td                    0.140      11.988 f       u_defect_coord/N366_sub15.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.243      12.231         u_defect_coord/_N263
 CLMA_231_498/CR1                  td                    0.142      12.373 f       CLKROUTE_118/CR  
                                   net (fanout=1)        0.075      12.448         ntR3404          
 CLMA_231_498/COUT                 td                    0.198      12.646 f       u_defect_coord/N366_sub14.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      12.646         u_defect_coord/N366_sub14.co [8]
 CLMA_231_504/Y3                   td                    0.140      12.786 f       u_defect_coord/N366_sub14.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.298      13.084         u_defect_coord/_N275
 CLMA_231_493/COUT                 td                    0.198      13.282 f       u_defect_coord/N366_sub13.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.282         u_defect_coord/N366_sub13.co [4]
 CLMA_231_499/COUT                 td                    0.056      13.338 f       u_defect_coord/N366_sub13.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.338         u_defect_coord/N366_sub13.co [8]
 CLMA_231_505/Y3                   td                    0.140      13.478 f       u_defect_coord/N366_sub13.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.426      13.904         u_defect_coord/_N287
 CLMA_231_474/CR0                  td                    0.139      14.043 f       CLKROUTE_137/CR  
                                   net (fanout=1)        0.148      14.191         ntR3423          
 CLMA_231_474/COUT                 td                    0.197      14.388 f       u_defect_coord/N366_sub12.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      14.388         u_defect_coord/N366_sub12.co [4]
 CLMA_231_480/COUT                 td                    0.056      14.444 f       u_defect_coord/N366_sub12.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      14.444         u_defect_coord/N366_sub12.co [8]
 CLMA_231_486/Y3                   td                    0.140      14.584 f       u_defect_coord/N366_sub12.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.375      14.959         u_defect_coord/_N299
 CLMA_261_493/COUT                 td                    0.201      15.160 f       u_defect_coord/N366_sub11.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.160         u_defect_coord/N366_sub11.co [4]
 CLMA_261_499/COUT                 td                    0.056      15.216 f       u_defect_coord/N366_sub11.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.216         u_defect_coord/N366_sub11.co [8]
 CLMA_261_505/Y3                   td                    0.140      15.356 f       u_defect_coord/N366_sub11.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.434      15.790         u_defect_coord/_N311
 CLMA_261_481/COUT                 td                    0.197      15.987 f       u_defect_coord/N366_sub10.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.987         u_defect_coord/N366_sub10.co [8]
 CLMA_261_487/Y3                   td                    0.140      16.127 f       u_defect_coord/N366_sub10.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.310      16.437         u_defect_coord/_N323
 CLMA_267_498/COUT                 td                    0.201      16.638 f       u_defect_coord/N366_sub9.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.638         u_defect_coord/N366_sub9.co [4]
 CLMA_267_504/COUT                 td                    0.056      16.694 f       u_defect_coord/N366_sub9.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.694         u_defect_coord/N366_sub9.co [8]
 CLMA_267_510/Y3                   td                    0.140      16.834 f       u_defect_coord/N366_sub9.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.235      17.069         u_defect_coord/_N335
 CLMS_267_499/COUT                 td                    0.228      17.297 f       u_defect_coord/N366_sub8.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.297         u_defect_coord/N366_sub8.co [4]
 CLMS_267_505/COUT                 td                    0.056      17.353 f       u_defect_coord/N366_sub8.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.353         u_defect_coord/N366_sub8.co [8]
 CLMS_267_511/Y3                   td                    0.140      17.493 f       u_defect_coord/N366_sub8.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.455      17.948         u_defect_coord/_N347
 CLMA_261_480/COUT                 td                    0.201      18.149 f       u_defect_coord/N366_sub7.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.149         u_defect_coord/N366_sub7.co [4]
 CLMA_261_486/COUT                 td                    0.056      18.205 f       u_defect_coord/N366_sub7.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.205         u_defect_coord/N366_sub7.co [8]
 CLMA_261_492/Y3                   td                    0.140      18.345 f       u_defect_coord/N366_sub7.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.258      18.603         u_defect_coord/_N359
 CLMA_273_498/CR1                  td                    0.142      18.745 f       CLKROUTE_131/CR  
                                   net (fanout=1)        0.144      18.889         ntR3417          
 CLMA_273_499/COUT                 td                    0.198      19.087 f       u_defect_coord/N366_sub6.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      19.087         u_defect_coord/N366_sub6.co [8]
 CLMA_273_505/Y3                   td                    0.140      19.227 f       u_defect_coord/N366_sub6.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.330      19.557         u_defect_coord/_N371
 CLMA_267_480/COUT                 td                    0.201      19.758 f       u_defect_coord/N366_sub5.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      19.758         u_defect_coord/N366_sub5.co [4]
 CLMA_267_486/COUT                 td                    0.056      19.814 f       u_defect_coord/N366_sub5.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      19.814         u_defect_coord/N366_sub5.co [8]
 CLMA_267_492/Y3                   td                    0.140      19.954 f       u_defect_coord/N366_sub5.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.307      20.261         u_defect_coord/_N383
 CLMS_267_481/COUT                 td                    0.194      20.455 f       u_defect_coord/N366_sub4.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      20.455         u_defect_coord/N366_sub4.co [4]
 CLMS_267_487/COUT                 td                    0.056      20.511 f       u_defect_coord/N366_sub4.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      20.511         u_defect_coord/N366_sub4.co [8]
 CLMS_267_493/Y3                   td                    0.140      20.651 f       u_defect_coord/N366_sub4.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.416      21.067         u_defect_coord/_N395
 CLMS_285_475/COUT                 td                    0.198      21.265 f       u_defect_coord/N366_sub3.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.265         u_defect_coord/N366_sub3.co [4]
 CLMS_285_481/COUT                 td                    0.056      21.321 f       u_defect_coord/N366_sub3.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.321         u_defect_coord/N366_sub3.co [8]
 CLMS_285_487/Y3                   td                    0.140      21.461 f       u_defect_coord/N366_sub3.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.229      21.690         u_defect_coord/_N407
 CLMA_285_492/COUT                 td                    0.228      21.918 f       u_defect_coord/N366_sub2.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.918         u_defect_coord/N366_sub2.co [8]
 CLMA_285_498/Y3                   td                    0.140      22.058 f       u_defect_coord/N366_sub2.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.360      22.418         u_defect_coord/_N419
 CLMA_273_475/COUT                 td                    0.198      22.616 f       u_defect_coord/N366_sub1.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      22.616         u_defect_coord/N366_sub1.co [4]
 CLMA_273_481/COUT                 td                    0.056      22.672 f       u_defect_coord/N366_sub1.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      22.672         u_defect_coord/N366_sub1.co [8]
 CLMA_273_487/Y3                   td                    0.140      22.812 f       u_defect_coord/N366_sub1.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.329      23.141         u_defect_coord/_N431
 CLMA_285_480/C0                                                           f       u_defect_coord/z_cos_thita_reg[1]/opit_0_L6Q_LUT6DQL5_perm/I0

 Data arrival time                                                  23.141         Logic Levels: 76 
                                                                                   Logic: 10.193ns(48.969%), Route: 10.622ns(51.031%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445    1000.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073    1000.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097    1001.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328    1001.530         ntclkbufg_0      
 HCKB_213_491/CLKOUT               td                    0.195    1001.725 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=1136)     0.253    1001.978         ntR3485          
 CLMA_285_480/CLK                                                          r       u_defect_coord/z_cos_thita_reg[1]/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.298    1002.276                          
 clock uncertainty                                      -0.050    1002.226                          

 Setup time                                             -0.138    1002.088                          

 Data required time                                               1002.088                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.088                          
 Data arrival time                                                  23.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       978.947                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_3x3_erosion_1/matrix33/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_erosion_1/erosion_line2/opit_0_L6Q_perm/I5
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.332
  Launch Clock Delay      :  1.985
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445       0.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097       1.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328       1.530         ntclkbufg_0      
 HCKB_213_491/CLKOUT               td                    0.195       1.725 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=1136)     0.260       1.985         ntR3485          
 CLMA_219_582/CLK                                                          r       u_matrix_3x3_erosion_1/matrix33/opit_0_L6QL5Q1_perm/CLK

 CLMA_219_582/Q1                   tco                   0.109       2.094 f       u_matrix_3x3_erosion_1/matrix33/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.134       2.228         matrix33_1bit_1  
 CLMS_207_583/A5                                                           f       u_erosion_1/erosion_line2/opit_0_L6Q_perm/I5

 Data arrival time                                                   2.228         Logic Levels: 0  
                                                                                   Logic: 0.109ns(44.856%), Route: 0.134ns(55.144%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=132)      0.309       2.332         ntR3486          
 CLMS_207_583/CLK                                                          r       u_erosion_1/erosion_line2/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.203       2.129                          
 clock uncertainty                                       0.000       2.129                          

 Hold time                                              -0.010       2.119                          

 Data required time                                                  2.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.119                          
 Data arrival time                                                   2.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_erosion_4/erosion_de_d1/opit_0_srl/CLK
Endpoint    : u_matrix_3x3_erosion_5/video_de_d1/opit_0_srl/D
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.351
  Launch Clock Delay      :  1.990
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445       0.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097       1.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328       1.530         ntclkbufg_0      
 HCKB_213_491/CLKOUT               td                    0.195       1.725 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=1136)     0.265       1.990         ntR3485          
 CLMS_243_313/CLK                                                          r       u_erosion_4/erosion_de_d1/opit_0_srl/CLK

 CLMS_243_313/CR1                  tco                   0.124       2.114 f       u_erosion_4/erosion_de_d1/opit_0_srl/CR0
                                   net (fanout=6)        0.173       2.287         u_matrix_3x3_erosion_5/video_de_d0
 CLMA_249_300/M3                                                           f       u_matrix_3x3_erosion_5/video_de_d1/opit_0_srl/D

 Data arrival time                                                   2.287         Logic Levels: 0  
                                                                                   Logic: 0.124ns(41.751%), Route: 0.173ns(58.249%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.395       1.800         ntclkbufg_0      
 HCKB_213_183/CLKOUT               td                    0.233       2.033 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=443)      0.318       2.351         ntR3488          
 CLMA_249_300/CLK                                                          r       u_matrix_3x3_erosion_5/video_de_d1/opit_0_srl/CLK
 clock pessimism                                        -0.203       2.148                          
 clock uncertainty                                       0.000       2.148                          

 Hold time                                               0.027       2.175                          

 Data required time                                                  2.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.175                          
 Data arrival time                                                   2.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_defect_coord/rom_addr_reg_zcos[8]/opit_0/CLK
Endpoint    : u_defect_coord/z_angle_rom_inst/U_ipm2l_rom_z_angle_rom/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/ADB0[11]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.325
  Launch Clock Delay      :  1.977
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445       0.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097       1.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328       1.530         ntclkbufg_0      
 HCKB_213_491/CLKOUT               td                    0.195       1.725 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=1136)     0.252       1.977         ntR3485          
 CLMA_291_468/CLK                                                          r       u_defect_coord/rom_addr_reg_zcos[8]/opit_0/CLK

 CLMA_291_468/Q1                   tco                   0.103       2.080 r       u_defect_coord/rom_addr_reg_zcos[8]/opit_0/Q
                                   net (fanout=2)        0.116       2.196         u_defect_coord/cos_rom_addr [8]
 DRM_298_462/ADB0[11]                                                      r       u_defect_coord/z_angle_rom_inst/U_ipm2l_rom_z_angle_rom/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/ADB0[11]

 Data arrival time                                                   2.196         Logic Levels: 0  
                                                                                   Logic: 0.103ns(47.032%), Route: 0.116ns(52.968%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_491/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_15/CLKOUT
                                   net (fanout=1136)     0.302       2.325         ntR3485          
 DRM_298_462/CLKB[0]                                                       r       u_defect_coord/z_angle_rom_inst/U_ipm2l_rom_z_angle_rom/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.298       2.027                          
 clock uncertainty                                       0.000       2.027                          

 Hold time                                               0.048       2.075                          

 Data required time                                                  2.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.075                          
 Data arrival time                                                   2.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.121                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv/RS
Path Group  : rst_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.646
  Launch Clock Delay      :  4.349
  Clock Pessimism Removal :  0.558

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.328       4.349         ntR3475          
 CLMA_333_319/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_333_319/CR0                  tco                   0.141       4.490 f       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=31)       1.355       5.845         u_ddr3_test_h/u_ddrphy_top/rst_seq_rstn
 CLMA_357_660/RS                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv/RS

 Data arrival time                                                   5.845         Logic Levels: 0  
                                                                                   Logic: 0.141ns(9.425%), Route: 1.355ns(90.575%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       9.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       9.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       9.588         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.195       9.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301      10.084         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.029      10.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635      10.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      10.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      11.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_533/CLKOUT               td                    0.195      11.368 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=2)        0.278      11.646         ntR3476          
 CLMA_357_660/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv/CLK
 clock pessimism                                         0.558      12.204                          
 clock uncertainty                                      -0.150      12.054                          

 Recovery time                                          -0.072      11.982                          

 Data required time                                                 11.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.982                          
 Data arrival time                                                   5.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/RS
Path Group  : rst_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.633
  Launch Clock Delay      :  4.349
  Clock Pessimism Removal :  0.663

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.328       4.349         ntR3475          
 CLMA_333_319/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_333_319/CR0                  tco                   0.141       4.490 f       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=31)       0.884       5.374         u_ddr3_test_h/u_ddrphy_top/rst_seq_rstn
 CLMA_333_493/RSCO                 td                    0.052       5.426 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/tran_err_rst_cnt[5]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.426         ntR1564          
 CLMA_333_499/RSCI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   5.426         Logic Levels: 1  
                                                                                   Logic: 0.193ns(17.920%), Route: 0.884ns(82.080%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       9.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       9.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       9.588         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.195       9.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301      10.084         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.029      10.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635      10.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      10.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      11.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195      11.368 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.265      11.633         ntR3475          
 CLMA_333_499/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                         0.663      12.296                          
 clock uncertainty                                      -0.150      12.146                          

 Recovery time                                          -0.116      12.030                          

 Data required time                                                 12.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.030                          
 Data arrival time                                                   5.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.604                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/rst_clk_adj_done_d1/opit_0_inv_srl/RS
Path Group  : rst_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.633
  Launch Clock Delay      :  4.349
  Clock Pessimism Removal :  0.663

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.328       4.349         ntR3475          
 CLMA_333_319/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_333_319/CR0                  tco                   0.141       4.490 f       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=31)       0.884       5.374         u_ddr3_test_h/u_ddrphy_top/rst_seq_rstn
 CLMA_333_493/RSCO                 td                    0.052       5.426 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/tran_err_rst_cnt[5]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.426         ntR1564          
 CLMA_333_499/RSCI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/rst_clk_adj_done_d1/opit_0_inv_srl/RS

 Data arrival time                                                   5.426         Logic Levels: 1  
                                                                                   Logic: 0.193ns(17.920%), Route: 0.884ns(82.080%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       9.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       9.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       9.588         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.195       9.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301      10.084         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.029      10.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635      10.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      10.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      11.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195      11.368 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.265      11.633         ntR3475          
 CLMA_333_499/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/rst_clk_adj_done_d1/opit_0_inv_srl/CLK
 clock pessimism                                         0.663      12.296                          
 clock uncertainty                                      -0.150      12.146                          

 Recovery time                                          -0.116      12.030                          

 Data required time                                                 12.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.030                          
 Data arrival time                                                   5.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.604                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/ddrphy_cpd_done/opit_0_inv_srl/RS
Path Group  : rst_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.339
  Launch Clock Delay      :  3.636
  Clock Pessimism Removal :  -0.653

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       1.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       1.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       1.588         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.195       1.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301       2.084         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.029       2.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       2.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097       2.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       3.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195       3.368 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.268       3.636         ntR3475          
 CLMS_351_499/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_351_499/CR2                  tco                   0.123       3.759 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=33)       0.129       3.888         u_ddr3_test_h/u_ddrphy_top/logic_rstn
 CLMA_357_499/RS                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/ddrphy_cpd_done/opit_0_inv_srl/RS

 Data arrival time                                                   3.888         Logic Levels: 0  
                                                                                   Logic: 0.123ns(48.810%), Route: 0.129ns(51.190%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.318       4.339         ntR3475          
 CLMA_357_499/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/ddrphy_cpd_done/opit_0_inv_srl/CLK
 clock pessimism                                        -0.653       3.686                          
 clock uncertainty                                       0.000       3.686                          

 Removal time                                           -0.038       3.648                          

 Data required time                                                  3.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.648                          
 Data arrival time                                                   3.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/dps_done_d[0]/opit_0_inv_srl/RS
Path Group  : rst_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.339
  Launch Clock Delay      :  3.636
  Clock Pessimism Removal :  -0.653

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       1.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       1.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       1.588         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.195       1.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301       2.084         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.029       2.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       2.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097       2.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       3.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195       3.368 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.268       3.636         ntR3475          
 CLMS_351_499/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_351_499/CR2                  tco                   0.123       3.759 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=33)       0.129       3.888         u_ddr3_test_h/u_ddrphy_top/logic_rstn
 CLMA_357_499/RS                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/dps_done_d[0]/opit_0_inv_srl/RS

 Data arrival time                                                   3.888         Logic Levels: 0  
                                                                                   Logic: 0.123ns(48.810%), Route: 0.129ns(51.190%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.318       4.339         ntR3475          
 CLMA_357_499/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/dps_done_d[0]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.653       3.686                          
 clock uncertainty                                       0.000       3.686                          

 Removal time                                           -0.038       3.648                          

 Data required time                                                  3.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.648                          
 Data arrival time                                                   3.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv_L6QQ_perm/RS
Path Group  : rst_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.339
  Launch Clock Delay      :  3.636
  Clock Pessimism Removal :  -0.653

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       1.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       1.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       1.588         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.195       1.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301       2.084         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.029       2.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       2.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097       2.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       3.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195       3.368 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.268       3.636         ntR3475          
 CLMS_351_499/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_351_499/CR2                  tco                   0.123       3.759 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=33)       0.129       3.888         u_ddr3_test_h/u_ddrphy_top/logic_rstn
 CLMA_357_499/RS                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv_L6QQ_perm/RS

 Data arrival time                                                   3.888         Logic Levels: 0  
                                                                                   Logic: 0.123ns(48.810%), Route: 0.129ns(51.190%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3470          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3469          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=115)      0.318       4.339         ntR3475          
 CLMA_357_499/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                        -0.653       3.686                          
 clock uncertainty                                       0.000       3.686                          

 Removal time                                           -0.038       3.648                          

 Data required time                                                  3.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.648                          
 Data arrival time                                                   3.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[1]/opit_0_inv_L6Q_perm/RS
Path Group  : ddrphy_sysclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.178  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.295
  Launch Clock Delay      :  4.407
  Clock Pessimism Removal :  0.934

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_490/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.319       4.407         ntR3491          
 CLMA_345_516/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_345_516/CR0                  tco                   0.141       4.548 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=768)      1.604       6.152         u_ddr3_test_h/u_ddrphy_top/ddrphy_rst_n
 CLMA_267_828/RSCO                 td                    0.052       6.204 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[14]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=2)        0.000       6.204         ntR1291          
 CLMA_267_834/RSCI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[1]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   6.204         Logic Levels: 1  
                                                                                   Logic: 0.193ns(10.740%), Route: 1.604ns(89.260%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       8.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       8.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       9.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       9.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       9.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       9.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       9.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       9.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       9.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447      10.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      10.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      10.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328      10.864         core_clk         
 HCKB_213_532/CLKOUT               td                    0.195      11.059 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=3198)     0.236      11.295         ntR3489          
 CLMA_267_834/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.934      12.229                          
 clock uncertainty                                      -0.150      12.079                          

 Recovery time                                          -0.116      11.963                          

 Data required time                                                 11.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.963                          
 Data arrival time                                                   6.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.759                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[10]/opit_0_inv_L6QQ_perm/RS
Path Group  : ddrphy_sysclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.178  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.295
  Launch Clock Delay      :  4.407
  Clock Pessimism Removal :  0.934

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_490/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.319       4.407         ntR3491          
 CLMA_345_516/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_345_516/CR0                  tco                   0.141       4.548 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=768)      1.604       6.152         u_ddr3_test_h/u_ddrphy_top/ddrphy_rst_n
 CLMA_267_828/RSCO                 td                    0.052       6.204 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[14]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=2)        0.000       6.204         ntR1291          
 CLMA_267_834/RSCI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[10]/opit_0_inv_L6QQ_perm/RS

 Data arrival time                                                   6.204         Logic Levels: 1  
                                                                                   Logic: 0.193ns(10.740%), Route: 1.604ns(89.260%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       8.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       8.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       9.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       9.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       9.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       9.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       9.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       9.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       9.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447      10.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      10.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      10.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328      10.864         core_clk         
 HCKB_213_532/CLKOUT               td                    0.195      11.059 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=3198)     0.236      11.295         ntR3489          
 CLMA_267_834/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[10]/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                         0.934      12.229                          
 clock uncertainty                                      -0.150      12.079                          

 Recovery time                                          -0.116      11.963                          

 Data required time                                                 11.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.963                          
 Data arrival time                                                   6.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.759                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : u_ddr3_test_h/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][2]/opit_0_inv/RS
Path Group  : ddrphy_sysclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.317
  Launch Clock Delay      :  4.399
  Clock Pessimism Removal :  1.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_532/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=3198)     0.311       4.399         ntR3489          
 CLMS_291_679/CLK                                                          r       u_ddr3_test_h/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMS_291_679/CR0                  tco                   0.141       4.540 f       u_ddr3_test_h/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=476)      0.840       5.380         u_ddr3_test_h/ddrc_rstn
 CLMA_273_576/RSCO                 td                    0.052       5.432 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.432         ntR885           
 CLMA_273_582/RSCO                 td                    0.049       5.481 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[26]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       5.481         ntR884           
 CLMA_273_588/RSCO                 td                    0.049       5.530 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.530         ntR883           
 CLMA_273_594/RSCO                 td                    0.049       5.579 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[24]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       5.579         ntR882           
 CLMA_273_600/RSCO                 td                    0.049       5.628 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[12]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.628         ntR881           
 CLMA_273_606/RSCO                 td                    0.049       5.677 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[14]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       5.677         ntR880           
 CLMA_273_612/RSCO                 td                    0.049       5.726 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[2]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.726         ntR879           
 CLMA_273_618/RSCO                 td                    0.049       5.775 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_write/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.775         ntR878           
 CLMA_273_624/RSCO                 td                    0.049       5.824 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[21]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.824         ntR877           
 CLMA_273_630/RSCO                 td                    0.049       5.873 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][7]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       5.873         ntR876           
 CLMA_273_636/RSCO                 td                    0.049       5.922 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[20]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.922         ntR875           
 CLMA_273_642/RSCO                 td                    0.049       5.971 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][7]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.971         ntR874           
 CLMA_273_648/RSCO                 td                    0.049       6.020 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[25]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.020         ntR873           
 CLMA_273_654/RSCO                 td                    0.049       6.069 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][12]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       6.069         ntR872           
 CLMA_273_660/RSCO                 td                    0.049       6.118 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[27]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       6.118         ntR871           
 CLMA_273_666/RSCO                 td                    0.049       6.167 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][14]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       6.167         ntR870           
 CLMA_273_672/RSCO                 td                    0.049       6.216 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][14]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       6.216         ntR869           
 CLMA_273_678/RSCO                 td                    0.049       6.265 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[35]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=3)        0.000       6.265         ntR868           
 CLMA_273_684/RSCO                 td                    0.049       6.314 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[42]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=2)        0.000       6.314         ntR867           
 CLMA_273_690/RSCI                                                         r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][2]/opit_0_inv/RS

 Data arrival time                                                   6.314         Logic Levels: 19 
                                                                                   Logic: 1.075ns(56.136%), Route: 0.840ns(43.864%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       8.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       8.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       9.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       9.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       9.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       9.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       9.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       9.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       9.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447      10.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      10.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      10.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328      10.864         core_clk         
 HCKB_213_532/CLKOUT               td                    0.195      11.059 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=3198)     0.258      11.317         ntR3489          
 CLMA_273_690/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][2]/opit_0_inv/CLK
 clock pessimism                                         1.029      12.346                          
 clock uncertainty                                      -0.150      12.196                          

 Recovery time                                          -0.116      12.080                          

 Data required time                                                 12.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.080                          
 Data arrival time                                                   6.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.766                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ddrphy_sysclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.410
  Launch Clock Delay      :  3.329
  Clock Pessimism Removal :  -1.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       0.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       0.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       1.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       1.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       1.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       1.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       1.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447       2.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097       2.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328       2.864         core_clk         
 HCKB_213_490/CLKOUT               td                    0.195       3.059 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.270       3.329         ntR3491          
 CLMA_345_516/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_345_516/CR0                  tco                   0.123       3.452 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=768)      0.197       3.649         u_ddr3_test_h/u_ddrphy_top/ddrphy_rst_n
 CLMA_357_522/RS                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   3.649         Logic Levels: 0  
                                                                                   Logic: 0.123ns(38.438%), Route: 0.197ns(61.562%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_490/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.322       4.410         ntR3491          
 CLMA_357_522/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -1.029       3.381                          
 clock uncertainty                                       0.000       3.381                          

 Removal time                                           -0.038       3.343                          

 Data required time                                                  3.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.343                          
 Data arrival time                                                   3.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ddrphy_sysclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.405
  Launch Clock Delay      :  3.328
  Clock Pessimism Removal :  -1.062

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       0.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       0.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       1.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       1.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       1.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       1.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       1.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447       2.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097       2.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328       2.864         core_clk         
 HCKB_213_490/CLKOUT               td                    0.195       3.059 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.269       3.328         ntR3491          
 CLMS_345_511/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMS_345_511/CR0                  tco                   0.123       3.451 f       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=2)        0.163       3.614         u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_rstn_synced
 CLMA_345_504/RS                                                           f       u_ddr3_test_h/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   3.614         Logic Levels: 0  
                                                                                   Logic: 0.123ns(43.007%), Route: 0.163ns(56.993%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_490/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.317       4.405         ntR3491          
 CLMA_345_504/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -1.062       3.343                          
 clock uncertainty                                       0.000       3.343                          

 Removal time                                           -0.038       3.305                          

 Data required time                                                  3.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.305                          
 Data arrival time                                                   3.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[2]/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : ddrphy_sysclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.405
  Launch Clock Delay      :  3.328
  Clock Pessimism Removal :  -1.062

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       0.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       0.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       1.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       1.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       1.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       1.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       1.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447       2.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097       2.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328       2.864         core_clk         
 HCKB_213_490/CLKOUT               td                    0.195       3.059 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.269       3.328         ntR3491          
 CLMS_345_511/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMS_345_511/CR0                  tco                   0.123       3.451 f       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=2)        0.163       3.614         u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_rstn_synced
 CLMA_345_504/RS                                                           f       u_ddr3_test_h/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[2]/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   3.614         Logic Levels: 0  
                                                                                   Logic: 0.123ns(43.007%), Route: 0.163ns(56.993%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_490/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.317       4.405         ntR3491          
 CLMA_345_504/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[2]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -1.062       3.343                          
 clock uncertainty                                       0.000       3.343                          

 Removal time                                           -0.038       3.305                          

 Data required time                                                  3.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.305                          
 Data arrival time                                                   3.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_inv_AQ_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.134  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.515
  Launch Clock Delay      :  2.982
  Clock Pessimism Removal :  0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.388       1.100         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.063       1.163 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       1.921         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       2.036 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.421         ntclkbufg_2      
 HCKB_213_471/CLKOUT               td                    0.233       2.654 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=14)       0.328       2.982         ntR3482          
 CLMA_21_504/CLK                                                           r       rstn_1ms[13]/opit_0_inv_AQ_perm/CLK

 CLMA_21_504/Q0                    tco                   0.125       3.107 f       rstn_1ms[13]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.230       3.337         rstn_1ms[13]     
 CLMA_21_493/Y1                    td                    0.066       3.403 f       N636_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.160       3.563         _N71252          
 CLMA_21_499/Y1                    td                    0.066       3.629 f       N245/LUT6_inst_perm/L6
                                   net (fanout=725)      1.533       5.162         N245             
 CLMA_45_978/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.162         Logic Levels: 2  
                                                                                   Logic: 0.257ns(11.789%), Route: 1.923ns(88.211%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        99.900      99.900 r                        
 D18                                                     0.000      99.900 r       sys_clk (port)   
                                   net (fanout=1)        0.104     100.004         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445     100.449 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.449         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073     100.522 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.320     100.842         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.029     100.871 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635     101.506         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097     101.603 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336     101.939         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.195     102.134 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.281     102.415         ntR3481          
 CLMA_45_978/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.333     102.748                          
 clock uncertainty                                      -0.150     102.598                          

 Recovery time                                          -0.072     102.526                          

 Data required time                                                102.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.526                          
 Data arrival time                                                   5.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.364                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.993
  Launch Clock Delay      :  2.505
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.320       0.942         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.029       0.971 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       1.606         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097       1.703 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       2.031         ntclkbufg_2      
 HCKB_213_471/CLKOUT               td                    0.195       2.226 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=14)       0.279       2.505         ntR3482          
 CLMA_21_498/CLK                                                           r       rstn_1ms[12]/opit_0_inv_AQ_perm/CLK

 CLMA_21_498/Q1                    tco                   0.103       2.608 r       rstn_1ms[10]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.057       2.665         rstn_1ms[10]     
 CLMA_21_499/Y1                    td                    0.104       2.769 r       N245/LUT6_inst_perm/L6
                                   net (fanout=725)      1.131       3.900         N245             
 CLMA_45_978/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.900         Logic Levels: 1  
                                                                                   Logic: 0.207ns(14.839%), Route: 1.188ns(85.161%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.388       1.100         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.063       1.163 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       1.921         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       2.036 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.395       2.431         ntclkbufg_2      
 HCKB_213_1078/CLKOUT              td                    0.233       2.664 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=159)      0.329       2.993         ntR3481          
 CLMA_45_978/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.333       2.660                          
 clock uncertainty                                       0.000       2.660                          

 Removal time                                           -0.076       2.584                          

 Data required time                                                  2.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.584                          
 Data arrival time                                                   3.900                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.316                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.628
  Launch Clock Delay      :  3.118
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.297       3.118         ntR3479          
 CLMS_291_757/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_291_757/CR0                  tco                   0.141       3.259 f       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        0.956       4.215         fram_buf/rd_buf/ddr_rstn_2d
 DRM_298_642/RSTB[0]                                                       f       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   4.215         Logic Levels: 0  
                                                                                   Logic: 0.141ns(12.853%), Route: 0.956ns(87.147%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445      40.231 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.231         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073      40.304 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668      40.972         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029      41.001 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420      41.421         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097      41.518 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      41.846         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.195      42.041 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.269      42.310         ntR3479          
 DRM_298_642/CLKB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                         0.462      42.772                          
 clock uncertainty                                      -0.150      42.622                          

 Recovery time                                          -0.182      42.440                          

 Data required time                                                 42.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.440                          
 Data arrival time                                                   4.215                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.225                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.634
  Launch Clock Delay      :  3.118
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.297       3.118         ntR3479          
 CLMS_291_757/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_291_757/CR0                  tco                   0.141       3.259 f       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        0.897       4.156         fram_buf/rd_buf/ddr_rstn_2d
 DRM_298_612/RSTB[0]                                                       f       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   4.156         Logic Levels: 0  
                                                                                   Logic: 0.141ns(13.584%), Route: 0.897ns(86.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445      40.231 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.231         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073      40.304 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668      40.972         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029      41.001 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420      41.421         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097      41.518 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      41.846         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.195      42.041 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.275      42.316         ntR3479          
 DRM_298_612/CLKB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                         0.462      42.778                          
 clock uncertainty                                      -0.150      42.628                          

 Recovery time                                          -0.182      42.446                          

 Data required time                                                 42.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.446                          
 Data arrival time                                                   4.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.290                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.626
  Launch Clock Delay      :  3.118
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.297       3.118         ntR3479          
 CLMS_291_757/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_291_757/CR0                  tco                   0.141       3.259 f       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        0.871       4.130         fram_buf/rd_buf/ddr_rstn_2d
 DRM_298_642/RSTB[1]                                                       f       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   4.130         Logic Levels: 0  
                                                                                   Logic: 0.141ns(13.933%), Route: 0.871ns(86.067%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445      40.231 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.231         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073      40.304 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668      40.972         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029      41.001 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420      41.421         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097      41.518 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      41.846         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.195      42.041 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.267      42.308         ntR3479          
 DRM_298_642/CLKB[1]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                         0.462      42.770                          
 clock uncertainty                                      -0.150      42.620                          

 Recovery time                                          -0.160      42.460                          

 Data required time                                                 42.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.460                          
 Data arrival time                                                   4.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.330                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.105
  Launch Clock Delay      :  2.608
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668       1.290         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029       1.319 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420       1.739         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097       1.836 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       2.164         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.195       2.359 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.249       2.608         ntR3479          
 CLMS_291_757/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_291_757/CR0                  tco                   0.122       2.730 r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        0.208       2.938         fram_buf/rd_buf/ddr_rstn_2d
 DRM_298_798/RSTB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   2.938         Logic Levels: 0  
                                                                                   Logic: 0.122ns(36.970%), Route: 0.208ns(63.030%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.284       3.105         ntR3479          
 DRM_298_798/CLKB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                        -0.462       2.643                          
 clock uncertainty                                       0.000       2.643                          

 Removal time                                           -0.089       2.554                          

 Data required time                                                  2.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.554                          
 Data arrival time                                                   2.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.384                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.123
  Launch Clock Delay      :  2.608
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668       1.290         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029       1.319 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420       1.739         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097       1.836 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       2.164         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.195       2.359 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.249       2.608         ntR3479          
 CLMS_291_757/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_291_757/CR0                  tco                   0.123       2.731 f       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        0.236       2.967         fram_buf/rd_buf/ddr_rstn_2d
 DRM_298_732/RSTB[0]                                                       f       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   2.967         Logic Levels: 0  
                                                                                   Logic: 0.123ns(34.262%), Route: 0.236ns(65.738%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.302       3.123         ntR3479          
 DRM_298_732/CLKB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                        -0.462       2.661                          
 clock uncertainty                                       0.000       2.661                          

 Removal time                                           -0.089       2.572                          

 Data required time                                                  2.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.572                          
 Data arrival time                                                   2.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.395                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.105
  Launch Clock Delay      :  2.608
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668       1.290         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029       1.319 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420       1.739         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097       1.836 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       2.164         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.195       2.359 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.249       2.608         ntR3479          
 CLMS_291_757/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_291_757/CR0                  tco                   0.122       2.730 r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        0.278       3.008         fram_buf/rd_buf/ddr_rstn_2d
 DRM_298_798/RSTB[1]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   3.008         Logic Levels: 0  
                                                                                   Logic: 0.122ns(30.500%), Route: 0.278ns(69.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=138)      0.284       3.105         ntR3479          
 DRM_298_798/CLKB[1]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                        -0.462       2.643                          
 clock uncertainty                                       0.000       2.643                          

 Removal time                                           -0.070       2.573                          

 Data required time                                                  2.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.573                          
 Data arrival time                                                   3.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.435                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.961
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.284       2.307         ntR3483          
 CLMA_219_786/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_219_786/CR0                  tco                   0.141       2.448 f       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.636       3.084         fram_buf/wr_buf/ddr_rstn_2d
 DRM_298_828/RSTA[0]                                                       f       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   3.084         Logic Levels: 0  
                                                                                   Logic: 0.141ns(18.147%), Route: 0.636ns(81.853%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445    1000.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073    1000.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097    1001.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328    1001.530         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195    1001.725 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.236    1001.961         ntR3483          
 DRM_298_828/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                         0.298    1002.259                          
 clock uncertainty                                      -0.050    1002.209                          

 Recovery time                                          -0.179    1002.030                          

 Data required time                                               1002.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.030                          
 Data arrival time                                                   3.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.946                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.972
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.284       2.307         ntR3483          
 CLMA_219_786/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_219_786/CR0                  tco                   0.141       2.448 f       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.507       2.955         fram_buf/wr_buf/ddr_rstn_2d
 DRM_256_732/RSTA[0]                                                       f       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   2.955         Logic Levels: 0  
                                                                                   Logic: 0.141ns(21.759%), Route: 0.507ns(78.241%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445    1000.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073    1000.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097    1001.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328    1001.530         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195    1001.725 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.247    1001.972         ntR3483          
 DRM_256_732/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                         0.298    1002.270                          
 clock uncertainty                                      -0.050    1002.220                          

 Recovery time                                          -0.179    1002.041                          

 Data required time                                               1002.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.041                          
 Data arrival time                                                   2.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.086                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.961
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.284       2.307         ntR3483          
 CLMA_219_786/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_219_786/CR0                  tco                   0.141       2.448 f       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.484       2.932         fram_buf/wr_buf/ddr_rstn_2d
 DRM_256_828/RSTA[0]                                                       f       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   2.932         Logic Levels: 0  
                                                                                   Logic: 0.141ns(22.560%), Route: 0.484ns(77.440%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445    1000.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073    1000.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097    1001.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328    1001.530         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195    1001.725 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.236    1001.961         ntR3483          
 DRM_256_828/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                         0.298    1002.259                          
 clock uncertainty                                      -0.050    1002.209                          

 Recovery time                                          -0.179    1002.030                          

 Data required time                                               1002.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.030                          
 Data arrival time                                                   2.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.098                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.307
  Launch Clock Delay      :  1.961
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445       0.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097       1.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328       1.530         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195       1.725 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.236       1.961         ntR3483          
 CLMA_219_786/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_219_786/CR0                  tco                   0.122       2.083 r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.282       2.365         fram_buf/wr_buf/ddr_rstn_2d
 DRM_256_768/RSTA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   2.365         Logic Levels: 0  
                                                                                   Logic: 0.122ns(30.198%), Route: 0.282ns(69.802%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.284       2.307         ntR3483          
 DRM_256_768/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.298       2.009                          
 clock uncertainty                                       0.000       2.009                          

 Removal time                                           -0.087       1.922                          

 Data required time                                                  1.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.922                          
 Data arrival time                                                   2.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.443                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.307
  Launch Clock Delay      :  1.961
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445       0.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097       1.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328       1.530         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195       1.725 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.236       1.961         ntR3483          
 CLMA_219_786/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_219_786/CR0                  tco                   0.122       2.083 r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.334       2.417         fram_buf/wr_buf/ddr_rstn_2d
 DRM_256_828/RSTA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   2.417         Logic Levels: 0  
                                                                                   Logic: 0.122ns(26.754%), Route: 0.334ns(73.246%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.284       2.307         ntR3483          
 DRM_256_828/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.298       2.009                          
 clock uncertainty                                       0.000       2.009                          

 Removal time                                           -0.087       1.922                          

 Data required time                                                  1.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.922                          
 Data arrival time                                                   2.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.495                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.318
  Launch Clock Delay      :  1.961
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445       0.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097       1.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328       1.530         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195       1.725 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.236       1.961         ntR3483          
 CLMA_219_786/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_219_786/CR0                  tco                   0.122       2.083 r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.345       2.428         fram_buf/wr_buf/ddr_rstn_2d
 DRM_256_732/RSTA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   2.428         Logic Levels: 0  
                                                                                   Logic: 0.122ns(26.124%), Route: 0.345ns(73.876%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=567)      0.295       2.318         ntR3483          
 DRM_256_732/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.298       2.020                          
 clock uncertainty                                       0.000       2.020                          

 Removal time                                           -0.087       1.933                          

 Data required time                                                  1.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.933                          
 Data arrival time                                                   2.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.495                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_532/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=3198)     0.307       4.395         ntR3489          
 CLMA_291_702/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_291_702/Q0                   tco                   0.125       4.520 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=250)      1.717       6.237         nt_ddr_init_done 
 IOLHR_16_1074/DO_P                td                    0.353       6.590 f       ddr_init_done_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.590         ddr_init_done_obuf/ntO
 IOBS_0_1074/PAD                   td                    1.426       8.016 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.106       8.122         ddr_init_done    
 C18                                                                       f       ddr_init_done (port)

 Data arrival time                                                   8.122         Logic Levels: 2  
                                                                                   Logic: 1.904ns(51.087%), Route: 1.823ns(48.913%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_532/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=3198)     0.284       4.372         ntR3489          
 CLMA_243_870/CLK                                                          r       heart_beat_led/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK

 CLMA_243_870/CR0                  tco                   0.141       4.513 f       heart_beat_led/opit_0_inv_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=2)        1.392       5.905         nt_heart_beat_led
 IOLHR_16_1032/DO_P                td                    0.353       6.258 f       heart_beat_led_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.258         heart_beat_led_obuf/ntO
 IOBS_0_1032/PAD                   td                    1.426       7.684 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.153       7.837         heart_beat_led   
 A20                                                                       f       heart_beat_led (port)

 Data arrival time                                                   7.837         Logic Levels: 2  
                                                                                   Logic: 1.920ns(55.411%), Route: 1.545ns(44.589%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_490/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=818)      0.320       4.408         ntR3491          
 CLMA_315_552/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/CLK

 CLMA_315_552/CR0                  tco                   0.141       4.549 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/L6QQ
                                   net (fanout=1)        0.647       5.196         u_ddr3_test_h/u_ddrphy_top/calib_rst
 CLMS_309_679/CR2                  td                    0.188       5.384 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/N93[21]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.994       6.378         nt_mem_rst_n     
 IOLHR_364_486/DO_P                td                    0.353       6.731 f       mem_rst_n_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.731         mem_rst_n_obuf/ntO
 IOBS_372_486/PAD                  td                    0.882       7.613 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.165       7.778         mem_rst_n        
 H1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                   7.778         Logic Levels: 3  
                                                                                   Logic: 1.564ns(46.409%), Route: 1.806ns(53.591%)
====================================================================================================

====================================================================================================

Startpoint  : r_in[3] (port)
Endpoint    : RGB2YCbCr_inst/rgb_r_m0[3]/opit_0_AQ_perm/I2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J20                                                     0.000       0.000 r       r_in[3] (port)   
                                   net (fanout=1)        0.126       0.126         r_in[3]          
 IOBS_0_804/DIN                    td                    0.445       0.571 r       r_in_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       0.571         r_in_ibuf[3]/ntD 
 IOLHR_16_804/DI_TO_CLK            td                    0.073       0.644 r       r_in_ibuf[3]/opit_1/DI_TO_CLK
                                   net (fanout=12)       0.523       1.167         nt_r_in[3]       
 CLMA_159_804/A2                                                           r       RGB2YCbCr_inst/rgb_r_m0[3]/opit_0_AQ_perm/I2

 Data arrival time                                                   1.167         Logic Levels: 2  
                                                                                   Logic: 0.518ns(44.387%), Route: 0.649ns(55.613%)
====================================================================================================

====================================================================================================

Startpoint  : r_in[3] (port)
Endpoint    : RGB2YCbCr_inst/rgb_r_m0[5]/opit_0_AQ_perm/I4
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J20                                                     0.000       0.000 r       r_in[3] (port)   
                                   net (fanout=1)        0.126       0.126         r_in[3]          
 IOBS_0_804/DIN                    td                    0.445       0.571 r       r_in_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       0.571         r_in_ibuf[3]/ntD 
 IOLHR_16_804/DI_TO_CLK            td                    0.073       0.644 r       r_in_ibuf[3]/opit_1/DI_TO_CLK
                                   net (fanout=12)       0.523       1.167         nt_r_in[3]       
 CLMA_159_804/C4                                                           r       RGB2YCbCr_inst/rgb_r_m0[5]/opit_0_AQ_perm/I4

 Data arrival time                                                   1.167         Logic Levels: 2  
                                                                                   Logic: 0.518ns(44.387%), Route: 0.649ns(55.613%)
====================================================================================================

====================================================================================================

Startpoint  : b_in[5] (port)
Endpoint    : RGB2YCbCr_inst/rgb_b_m0[2]/opit_0_AQ_perm/I4
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M16                                                     0.000       0.000 r       b_in[5] (port)   
                                   net (fanout=1)        0.085       0.085         b_in[5]          
 IOBD_0_846/DIN                    td                    0.445       0.530 r       b_in_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.530         b_in_ibuf[5]/ntD 
 IOLHR_16_846/DI_TO_CLK            td                    0.073       0.603 r       b_in_ibuf[5]/opit_1/DI_TO_CLK
                                   net (fanout=16)       0.566       1.169         nt_b_in[5]       
 CLMS_159_793/A4                                                           r       RGB2YCbCr_inst/rgb_b_m0[2]/opit_0_AQ_perm/I4

 Data arrival time                                                   1.169         Logic Levels: 2  
                                                                                   Logic: 0.518ns(44.311%), Route: 0.651ns(55.689%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 18.300      18.500          0.200           High Pulse Width  CLMA_189_606/CLK        angle_th_sys[2]/opit_0_inv_L6QL5Q_perm/CLK
 18.300      18.500          0.200           Low Pulse Width   CLMA_189_606/CLK        angle_th_sys[2]/opit_0_inv_L6QL5Q_perm/CLK
 18.300      18.500          0.200           High Pulse Width  CLMA_189_606/CLK        angle_th_sys[3]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{rst_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.800       4.000           0.200           High Pulse Width  CLMS_345_505/CLK        u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 3.800       4.000           0.200           Low Pulse Width   CLMS_345_505/CLK        u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 3.800       4.000           0.200           High Pulse Width  CLMA_357_517/CLK        u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm/CLK
====================================================================================================

{ddrphy_sysclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.430       4.000           0.570           High Pulse Width  DRM_298_702/CLKA[0]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
 3.430       4.000           0.570           Low Pulse Width   DRM_298_702/CLKA[0]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
 3.430       4.000           0.570           High Pulse Width  DRM_298_732/CLKA[0]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
====================================================================================================

{phy_dq_clk_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.035       0.500           0.465           High Pulse Width  DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 0.035       0.500           0.465           Low Pulse Width   DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 0.035       0.500           0.465           High Pulse Width  TSERDES_371_463/SERCLK  u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/SERCLK
====================================================================================================

{phy_dq_sysclk_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.850       4.000           2.150           Low Pulse Width   DDRPHY_CPD_369_466/PPLL_SYSCLK
                                                                                       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 1.850       4.000           2.150           High Pulse Width  DDRPHY_CPD_369_466/PPLL_SYSCLK
                                                                                       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 2.400       4.000           1.600           High Pulse Width  TSERDES_371_463/OCLKDIV u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/OCLKDIV
====================================================================================================

{phy_dq_clk_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.035       0.500           0.465           Low Pulse Width   DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 0.035       0.500           0.465           High Pulse Width  DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 0.035       0.500           0.465           High Pulse Width  TSERDES_371_770/SERCLK  u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/oserdes_inst/SERCLK
====================================================================================================

{phy_dq_sysclk_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.400       4.000           1.600           High Pulse Width  IOLHR_364_774/ICLKDIV   u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 2.400       4.000           1.600           Low Pulse Width   IOLHR_364_774/ICLKDIV   u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 2.400       4.000           1.600           High Pulse Width  IOLHR_364_774/OCLKDIV   u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/OCLKDIV
====================================================================================================

{sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      49.950          0.570           High Pulse Width  DRM_40_948/CLKA[0]      ms72xx_ctl/U1_ms7200_ctl/N1219_3_concat_3/gopdrm_18k/CLKA
 49.380      49.950          0.570           Low Pulse Width   DRM_40_948/CLKA[0]      ms72xx_ctl/U1_ms7200_ctl/N1219_3_concat_3/gopdrm_18k/CLKA
 49.380      49.950          0.570           High Pulse Width  DRM_40_948/CLKB[0]      ms72xx_ctl/U1_ms7200_ctl/N1219_3_concat_3/gopdrm_18k/CLKB
====================================================================================================

{sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.271      19.841          0.570           High Pulse Width  DRM_298_702/CLKB[0]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 19.271      19.841          0.570           Low Pulse Width   DRM_298_702/CLKB[0]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 19.271      19.841          0.570           Low Pulse Width   DRM_298_732/CLKB[0]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
====================================================================================================

{HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           High Pulse Width  DRM_256_828/CLKA[0]     fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 499.430     500.000         0.570           Low Pulse Width   DRM_256_828/CLKA[0]     fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 499.430     500.000         0.570           High Pulse Width  DRM_298_828/CLKA[0]     fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                         
+-------------------------------------------------------------------------------------------------+
| Input      | G:/pango_prj/a_afinal_test/place_route/HDMI_IN_DDR3_bin_ero_dil_top_pnr.adf       
| Output     | G:/pango_prj/a_afinal_test/report_timing/HDMI_IN_DDR3_bin_ero_dil_top_rtp.adf     
|            | G:/pango_prj/a_afinal_test/report_timing/HDMI_IN_DDR3_bin_ero_dil_top.rtr         
|            | G:/pango_prj/a_afinal_test/report_timing/rtr.db                                   
+-------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,429 MB
Total CPU time to report_timing completion : 0h:0m:25s
Process Total CPU time to report_timing completion : 0h:0m:27s
Total real time to report_timing completion : 0h:0m:32s
