{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 02 16:22:13 2018 " "Info: Processing started: Fri Nov 02 16:22:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ULA_project -c ULA_project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ULA_project -c ULA_project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[0\] OUT\[1\] 12.703 ns Longest " "Info: Longest tpd from source pin \"B\[0\]\" to destination pin \"OUT\[1\]\" is 12.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns B\[0\] 1 PIN PIN_U7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U7; Fanout = 7; PIN Node = 'B\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "ULA_Final.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/ULA_Final.bdf" { { 528 80 248 544 "B\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.841 ns) + CELL(0.357 ns) 6.015 ns ULA:inst\|Complemento2:inst2\|Somador:inst\|FullAdder:inst9\|CarryOut:inst2\|inst2 2 COMB LCCOMB_X26_Y1_N20 2 " "Info: 2: + IC(4.841 ns) + CELL(0.357 ns) = 6.015 ns; Loc. = LCCOMB_X26_Y1_N20; Fanout = 2; COMB Node = 'ULA:inst\|Complemento2:inst2\|Somador:inst\|FullAdder:inst9\|CarryOut:inst2\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.198 ns" { B[0] ULA:inst|Complemento2:inst2|Somador:inst|FullAdder:inst9|CarryOut:inst2|inst2 } "NODE_NAME" } } { "Somador/CarryOut.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/Somador/CarryOut.bdf" { { 72 392 456 120 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.366 ns) 6.976 ns ULA:inst\|MUX8x1Correct:inst11\|MUX8x1:inst4\|inst3~0 3 COMB LCCOMB_X26_Y2_N26 1 " "Info: 3: + IC(0.595 ns) + CELL(0.366 ns) = 6.976 ns; Loc. = LCCOMB_X26_Y2_N26; Fanout = 1; COMB Node = 'ULA:inst\|MUX8x1Correct:inst11\|MUX8x1:inst4\|inst3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { ULA:inst|Complemento2:inst2|Somador:inst|FullAdder:inst9|CarryOut:inst2|inst2 ULA:inst|MUX8x1Correct:inst11|MUX8x1:inst4|inst3~0 } "NODE_NAME" } } { "MUX/MUX8x1.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1.bdf" { { 304 1048 1112 448 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.378 ns) 7.614 ns ULA:inst\|MUX8x1Correct:inst11\|MUX8x1:inst4\|inst3~1 4 COMB LCCOMB_X26_Y2_N14 6 " "Info: 4: + IC(0.260 ns) + CELL(0.378 ns) = 7.614 ns; Loc. = LCCOMB_X26_Y2_N14; Fanout = 6; COMB Node = 'ULA:inst\|MUX8x1Correct:inst11\|MUX8x1:inst4\|inst3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { ULA:inst|MUX8x1Correct:inst11|MUX8x1:inst4|inst3~0 ULA:inst|MUX8x1Correct:inst11|MUX8x1:inst4|inst3~1 } "NODE_NAME" } } { "MUX/MUX8x1.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1.bdf" { { 304 1048 1112 448 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.548 ns) + CELL(0.228 ns) 8.390 ns Decodificador_Func:inst1\|inst28~0 5 COMB LCCOMB_X22_Y2_N22 1 " "Info: 5: + IC(0.548 ns) + CELL(0.228 ns) = 8.390 ns; Loc. = LCCOMB_X22_Y2_N22; Fanout = 1; COMB Node = 'Decodificador_Func:inst1\|inst28~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.776 ns" { ULA:inst|MUX8x1Correct:inst11|MUX8x1:inst4|inst3~1 Decodificador_Func:inst1|inst28~0 } "NODE_NAME" } } { "Decodifocador_Func/Decodificador_Func.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/Decodifocador_Func/Decodificador_Func.bdf" { { 1320 704 768 1432 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.315 ns) + CELL(1.998 ns) 12.703 ns OUT\[1\] 6 PIN PIN_B11 0 " "Info: 6: + IC(2.315 ns) + CELL(1.998 ns) = 12.703 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'OUT\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.313 ns" { Decodificador_Func:inst1|inst28~0 OUT[1] } "NODE_NAME" } } { "ULA_Final.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/ULA_Final.bdf" { { 488 808 984 504 "OUT\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.144 ns ( 32.62 % ) " "Info: Total cell delay = 4.144 ns ( 32.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.559 ns ( 67.38 % ) " "Info: Total interconnect delay = 8.559 ns ( 67.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.703 ns" { B[0] ULA:inst|Complemento2:inst2|Somador:inst|FullAdder:inst9|CarryOut:inst2|inst2 ULA:inst|MUX8x1Correct:inst11|MUX8x1:inst4|inst3~0 ULA:inst|MUX8x1Correct:inst11|MUX8x1:inst4|inst3~1 Decodificador_Func:inst1|inst28~0 OUT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.703 ns" { B[0] {} B[0]~combout {} ULA:inst|Complemento2:inst2|Somador:inst|FullAdder:inst9|CarryOut:inst2|inst2 {} ULA:inst|MUX8x1Correct:inst11|MUX8x1:inst4|inst3~0 {} ULA:inst|MUX8x1Correct:inst11|MUX8x1:inst4|inst3~1 {} Decodificador_Func:inst1|inst28~0 {} OUT[1] {} } { 0.000ns 0.000ns 4.841ns 0.595ns 0.260ns 0.548ns 2.315ns } { 0.000ns 0.817ns 0.357ns 0.366ns 0.378ns 0.228ns 1.998ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 02 16:22:13 2018 " "Info: Processing ended: Fri Nov 02 16:22:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
