{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 23 12:32:54 2020 " "Info: Processing started: Wed Dec 23 12:32:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off command_decoder -c command_decoder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off command_decoder -c command_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "command_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file command_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 command_decoder-structural " "Info: Found design unit 1: command_decoder-structural" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 command_decoder " "Info: Found entity 1: command_decoder" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "command_decoder " "Info: Elaborating entity \"command_decoder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp command_decoder.vhd(13) " "Warning (10631): VHDL Process Statement warning at command_decoder.vhd(13): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] command_decoder.vhd(13) " "Info (10041): Inferred latch for \"temp\[0\]\" at command_decoder.vhd(13)" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] command_decoder.vhd(13) " "Info (10041): Inferred latch for \"temp\[1\]\" at command_decoder.vhd(13)" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] command_decoder.vhd(13) " "Info (10041): Inferred latch for \"temp\[2\]\" at command_decoder.vhd(13)" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] command_decoder.vhd(13) " "Info (10041): Inferred latch for \"temp\[3\]\" at command_decoder.vhd(13)" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] command_decoder.vhd(13) " "Info (10041): Inferred latch for \"temp\[4\]\" at command_decoder.vhd(13)" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] command_decoder.vhd(13) " "Info (10041): Inferred latch for \"temp\[5\]\" at command_decoder.vhd(13)" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] command_decoder.vhd(13) " "Info (10041): Inferred latch for \"temp\[6\]\" at command_decoder.vhd(13)" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] command_decoder.vhd(13) " "Info (10041): Inferred latch for \"temp\[7\]\" at command_decoder.vhd(13)" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] command_decoder.vhd(13) " "Info (10041): Inferred latch for \"temp\[8\]\" at command_decoder.vhd(13)" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] command_decoder.vhd(13) " "Info (10041): Inferred latch for \"temp\[9\]\" at command_decoder.vhd(13)" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] command_decoder.vhd(13) " "Info (10041): Inferred latch for \"temp\[10\]\" at command_decoder.vhd(13)" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] command_decoder.vhd(13) " "Info (10041): Inferred latch for \"temp\[11\]\" at command_decoder.vhd(13)" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] command_decoder.vhd(13) " "Info (10041): Inferred latch for \"temp\[12\]\" at command_decoder.vhd(13)" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] command_decoder.vhd(13) " "Info (10041): Inferred latch for \"temp\[13\]\" at command_decoder.vhd(13)" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] command_decoder.vhd(13) " "Info (10041): Inferred latch for \"temp\[14\]\" at command_decoder.vhd(13)" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] command_decoder.vhd(13) " "Info (10041): Inferred latch for \"temp\[15\]\" at command_decoder.vhd(13)" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[15\] " "Warning: Latch temp\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA process_0~3 " "Warning: Ports D and ENA on the latch are fed by the same signal process_0~3" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[14\] " "Warning: Latch temp\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA a\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal a\[3\]" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[13\] " "Warning: Latch temp\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA a\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal a\[3\]" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[10\] " "Warning: Latch temp\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA a\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal a\[3\]" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[11\] " "Warning: Latch temp\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA a\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal a\[3\]" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[12\] " "Warning: Latch temp\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA a\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal a\[3\]" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[9\] " "Warning: Latch temp\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA a\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal a\[3\]" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[8\] " "Warning: Latch temp\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[7\] " "Warning: Latch temp\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[6\] " "Warning: Latch temp\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA process_0~3 " "Warning: Ports D and ENA on the latch are fed by the same signal process_0~3" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[5\] " "Warning: Latch temp\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA process_0~3 " "Warning: Ports D and ENA on the latch are fed by the same signal process_0~3" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[4\] " "Warning: Latch temp\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[3\] " "Warning: Latch temp\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA a\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal a\[3\]" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[2\] " "Warning: Latch temp\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA a\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal a\[3\]" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[1\] " "Warning: Latch temp\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA process_0~3 " "Warning: Ports D and ENA on the latch are fed by the same signal process_0~3" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[0\] " "Warning: Latch temp\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Info: Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Info: Implemented 43 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 23 12:32:55 2020 " "Info: Processing ended: Wed Dec 23 12:32:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
