<!DOCTYPE html><html><head>
      <title>REFERENCE</title>
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width, initial-scale=1.0">
      
      <link rel="stylesheet" href="file:////Users/kenj/.vscode/extensions/shd101wyy.markdown-preview-enhanced-0.6.0/node_modules/@shd101wyy/mume/dependencies/katex/katex.min.css">
      
      
      
      
      
      
      
      
      
      <style>
      /**
 * prism.js Github theme based on GitHub's theme.
 * @author Sam Clarke
 */
code[class*="language-"],
pre[class*="language-"] {
  color: #333;
  background: none;
  font-family: Consolas, "Liberation Mono", Menlo, Courier, monospace;
  text-align: left;
  white-space: pre;
  word-spacing: normal;
  word-break: normal;
  word-wrap: normal;
  line-height: 1.4;

  -moz-tab-size: 8;
  -o-tab-size: 8;
  tab-size: 8;

  -webkit-hyphens: none;
  -moz-hyphens: none;
  -ms-hyphens: none;
  hyphens: none;
}

/* Code blocks */
pre[class*="language-"] {
  padding: .8em;
  overflow: auto;
  /* border: 1px solid #ddd; */
  border-radius: 3px;
  /* background: #fff; */
  background: #f5f5f5;
}

/* Inline code */
:not(pre) > code[class*="language-"] {
  padding: .1em;
  border-radius: .3em;
  white-space: normal;
  background: #f5f5f5;
}

.token.comment,
.token.blockquote {
  color: #969896;
}

.token.cdata {
  color: #183691;
}

.token.doctype,
.token.punctuation,
.token.variable,
.token.macro.property {
  color: #333;
}

.token.operator,
.token.important,
.token.keyword,
.token.rule,
.token.builtin {
  color: #a71d5d;
}

.token.string,
.token.url,
.token.regex,
.token.attr-value {
  color: #183691;
}

.token.property,
.token.number,
.token.boolean,
.token.entity,
.token.atrule,
.token.constant,
.token.symbol,
.token.command,
.token.code {
  color: #0086b3;
}

.token.tag,
.token.selector,
.token.prolog {
  color: #63a35c;
}

.token.function,
.token.namespace,
.token.pseudo-element,
.token.class,
.token.class-name,
.token.pseudo-class,
.token.id,
.token.url-reference .token.variable,
.token.attr-name {
  color: #795da3;
}

.token.entity {
  cursor: help;
}

.token.title,
.token.title .token.punctuation {
  font-weight: bold;
  color: #1d3e81;
}

.token.list {
  color: #ed6a43;
}

.token.inserted {
  background-color: #eaffea;
  color: #55a532;
}

.token.deleted {
  background-color: #ffecec;
  color: #bd2c00;
}

.token.bold {
  font-weight: bold;
}

.token.italic {
  font-style: italic;
}


/* JSON */
.language-json .token.property {
  color: #183691;
}

.language-markup .token.tag .token.punctuation {
  color: #333;
}

/* CSS */
code.language-css,
.language-css .token.function {
  color: #0086b3;
}

/* YAML */
.language-yaml .token.atrule {
  color: #63a35c;
}

code.language-yaml {
  color: #183691;
}

/* Ruby */
.language-ruby .token.function {
  color: #333;
}

/* Markdown */
.language-markdown .token.url {
  color: #795da3;
}

/* Makefile */
.language-makefile .token.symbol {
  color: #795da3;
}

.language-makefile .token.variable {
  color: #183691;
}

.language-makefile .token.builtin {
  color: #0086b3;
}

/* Bash */
.language-bash .token.keyword {
  color: #0086b3;
}

/* highlight */
pre[data-line] {
  position: relative;
  padding: 1em 0 1em 3em;
}
pre[data-line] .line-highlight-wrapper {
  position: absolute;
  top: 0;
  left: 0;
  background-color: transparent;
  display: block;
  width: 100%;
}

pre[data-line] .line-highlight {
  position: absolute;
  left: 0;
  right: 0;
  padding: inherit 0;
  margin-top: 1em;
  background: hsla(24, 20%, 50%,.08);
  background: linear-gradient(to right, hsla(24, 20%, 50%,.1) 70%, hsla(24, 20%, 50%,0));
  pointer-events: none;
  line-height: inherit;
  white-space: pre;
}

pre[data-line] .line-highlight:before, 
pre[data-line] .line-highlight[data-end]:after {
  content: attr(data-start);
  position: absolute;
  top: .4em;
  left: .6em;
  min-width: 1em;
  padding: 0 .5em;
  background-color: hsla(24, 20%, 50%,.4);
  color: hsl(24, 20%, 95%);
  font: bold 65%/1.5 sans-serif;
  text-align: center;
  vertical-align: .3em;
  border-radius: 999px;
  text-shadow: none;
  box-shadow: 0 1px white;
}

pre[data-line] .line-highlight[data-end]:after {
  content: attr(data-end);
  top: auto;
  bottom: .4em;
}html body{font-family:"Helvetica Neue",Helvetica,"Segoe UI",Arial,freesans,sans-serif;font-size:16px;line-height:1.6;color:#333;background-color:#fff;overflow:initial;box-sizing:border-box;word-wrap:break-word}html body>:first-child{margin-top:0}html body h1,html body h2,html body h3,html body h4,html body h5,html body h6{line-height:1.2;margin-top:1em;margin-bottom:16px;color:#000}html body h1{font-size:2.25em;font-weight:300;padding-bottom:.3em}html body h2{font-size:1.75em;font-weight:400;padding-bottom:.3em}html body h3{font-size:1.5em;font-weight:500}html body h4{font-size:1.25em;font-weight:600}html body h5{font-size:1.1em;font-weight:600}html body h6{font-size:1em;font-weight:600}html body h1,html body h2,html body h3,html body h4,html body h5{font-weight:600}html body h5{font-size:1em}html body h6{color:#5c5c5c}html body strong{color:#000}html body del{color:#5c5c5c}html body a:not([href]){color:inherit;text-decoration:none}html body a{color:#08c;text-decoration:none}html body a:hover{color:#00a3f5;text-decoration:none}html body img{max-width:100%}html body>p{margin-top:0;margin-bottom:16px;word-wrap:break-word}html body>ul,html body>ol{margin-bottom:16px}html body ul,html body ol{padding-left:2em}html body ul.no-list,html body ol.no-list{padding:0;list-style-type:none}html body ul ul,html body ul ol,html body ol ol,html body ol ul{margin-top:0;margin-bottom:0}html body li{margin-bottom:0}html body li.task-list-item{list-style:none}html body li>p{margin-top:0;margin-bottom:0}html body .task-list-item-checkbox{margin:0 .2em .25em -1.8em;vertical-align:middle}html body .task-list-item-checkbox:hover{cursor:pointer}html body blockquote{margin:16px 0;font-size:inherit;padding:0 15px;color:#5c5c5c;background-color:#f0f0f0;border-left:4px solid #d6d6d6}html body blockquote>:first-child{margin-top:0}html body blockquote>:last-child{margin-bottom:0}html body hr{height:4px;margin:32px 0;background-color:#d6d6d6;border:0 none}html body table{margin:10px 0 15px 0;border-collapse:collapse;border-spacing:0;display:block;width:100%;overflow:auto;word-break:normal;word-break:keep-all}html body table th{font-weight:bold;color:#000}html body table td,html body table th{border:1px solid #d6d6d6;padding:6px 13px}html body dl{padding:0}html body dl dt{padding:0;margin-top:16px;font-size:1em;font-style:italic;font-weight:bold}html body dl dd{padding:0 16px;margin-bottom:16px}html body code{font-family:Menlo,Monaco,Consolas,'Courier New',monospace;font-size:.85em !important;color:#000;background-color:#f0f0f0;border-radius:3px;padding:.2em 0}html body code::before,html body code::after{letter-spacing:-0.2em;content:"\00a0"}html body pre>code{padding:0;margin:0;font-size:.85em !important;word-break:normal;white-space:pre;background:transparent;border:0}html body .highlight{margin-bottom:16px}html body .highlight pre,html body pre{padding:1em;overflow:auto;font-size:.85em !important;line-height:1.45;border:#d6d6d6;border-radius:3px}html body .highlight pre{margin-bottom:0;word-break:normal}html body pre code,html body pre tt{display:inline;max-width:initial;padding:0;margin:0;overflow:initial;line-height:inherit;word-wrap:normal;background-color:transparent;border:0}html body pre code:before,html body pre tt:before,html body pre code:after,html body pre tt:after{content:normal}html body p,html body blockquote,html body ul,html body ol,html body dl,html body pre{margin-top:0;margin-bottom:16px}html body kbd{color:#000;border:1px solid #d6d6d6;border-bottom:2px solid #c7c7c7;padding:2px 4px;background-color:#f0f0f0;border-radius:3px}@media print{html body{background-color:#fff}html body h1,html body h2,html body h3,html body h4,html body h5,html body h6{color:#000;page-break-after:avoid}html body blockquote{color:#5c5c5c}html body pre{page-break-inside:avoid}html body table{display:table}html body img{display:block;max-width:100%;max-height:100%}html body pre,html body code{word-wrap:break-word;white-space:pre}}.markdown-preview{width:100%;height:100%;box-sizing:border-box}.markdown-preview .pagebreak,.markdown-preview .newpage{page-break-before:always}.markdown-preview pre.line-numbers{position:relative;padding-left:3.8em;counter-reset:linenumber}.markdown-preview pre.line-numbers>code{position:relative}.markdown-preview pre.line-numbers .line-numbers-rows{position:absolute;pointer-events:none;top:1em;font-size:100%;left:0;width:3em;letter-spacing:-1px;border-right:1px solid #999;-webkit-user-select:none;-moz-user-select:none;-ms-user-select:none;user-select:none}.markdown-preview pre.line-numbers .line-numbers-rows>span{pointer-events:none;display:block;counter-increment:linenumber}.markdown-preview pre.line-numbers .line-numbers-rows>span:before{content:counter(linenumber);color:#999;display:block;padding-right:.8em;text-align:right}.markdown-preview .mathjax-exps .MathJax_Display{text-align:center !important}.markdown-preview:not([for="preview"]) .code-chunk .btn-group{display:none}.markdown-preview:not([for="preview"]) .code-chunk .status{display:none}.markdown-preview:not([for="preview"]) .code-chunk .output-div{margin-bottom:16px}.scrollbar-style::-webkit-scrollbar{width:8px}.scrollbar-style::-webkit-scrollbar-track{border-radius:10px;background-color:transparent}.scrollbar-style::-webkit-scrollbar-thumb{border-radius:5px;background-color:rgba(150,150,150,0.66);border:4px solid rgba(150,150,150,0.66);background-clip:content-box}html body[for="html-export"]:not([data-presentation-mode]){position:relative;width:100%;height:100%;top:0;left:0;margin:0;padding:0;overflow:auto}html body[for="html-export"]:not([data-presentation-mode]) .markdown-preview{position:relative;top:0}@media screen and (min-width:914px){html body[for="html-export"]:not([data-presentation-mode]) .markdown-preview{padding:2em calc(50% - 457px + 2em)}}@media screen and (max-width:914px){html body[for="html-export"]:not([data-presentation-mode]) .markdown-preview{padding:2em}}@media screen and (max-width:450px){html body[for="html-export"]:not([data-presentation-mode]) .markdown-preview{font-size:14px !important;padding:1em}}@media print{html body[for="html-export"]:not([data-presentation-mode]) #sidebar-toc-btn{display:none}}html body[for="html-export"]:not([data-presentation-mode]) #sidebar-toc-btn{position:fixed;bottom:8px;left:8px;font-size:28px;cursor:pointer;color:inherit;z-index:99;width:32px;text-align:center;opacity:.4}html body[for="html-export"]:not([data-presentation-mode])[html-show-sidebar-toc] #sidebar-toc-btn{opacity:1}html body[for="html-export"]:not([data-presentation-mode])[html-show-sidebar-toc] .md-sidebar-toc{position:fixed;top:0;left:0;width:300px;height:100%;padding:32px 0 48px 0;font-size:14px;box-shadow:0 0 4px rgba(150,150,150,0.33);box-sizing:border-box;overflow:auto;background-color:inherit}html body[for="html-export"]:not([data-presentation-mode])[html-show-sidebar-toc] .md-sidebar-toc::-webkit-scrollbar{width:8px}html body[for="html-export"]:not([data-presentation-mode])[html-show-sidebar-toc] .md-sidebar-toc::-webkit-scrollbar-track{border-radius:10px;background-color:transparent}html body[for="html-export"]:not([data-presentation-mode])[html-show-sidebar-toc] .md-sidebar-toc::-webkit-scrollbar-thumb{border-radius:5px;background-color:rgba(150,150,150,0.66);border:4px solid rgba(150,150,150,0.66);background-clip:content-box}html body[for="html-export"]:not([data-presentation-mode])[html-show-sidebar-toc] .md-sidebar-toc a{text-decoration:none}html body[for="html-export"]:not([data-presentation-mode])[html-show-sidebar-toc] .md-sidebar-toc ul{padding:0 1.6em;margin-top:.8em}html body[for="html-export"]:not([data-presentation-mode])[html-show-sidebar-toc] .md-sidebar-toc li{margin-bottom:.8em}html body[for="html-export"]:not([data-presentation-mode])[html-show-sidebar-toc] .md-sidebar-toc ul{list-style-type:none}html body[for="html-export"]:not([data-presentation-mode])[html-show-sidebar-toc] .markdown-preview{left:300px;width:calc(100% -  300px);padding:2em calc(50% - 457px -  150px);margin:0;box-sizing:border-box}@media screen and (max-width:1274px){html body[for="html-export"]:not([data-presentation-mode])[html-show-sidebar-toc] .markdown-preview{padding:2em}}@media screen and (max-width:450px){html body[for="html-export"]:not([data-presentation-mode])[html-show-sidebar-toc] .markdown-preview{width:100%}}html body[for="html-export"]:not([data-presentation-mode]):not([html-show-sidebar-toc]) .markdown-preview{left:50%;transform:translateX(-50%)}html body[for="html-export"]:not([data-presentation-mode]):not([html-show-sidebar-toc]) .md-sidebar-toc{display:none}
/* Please visit the URL below for more information: */
/*   https://shd101wyy.github.io/markdown-preview-enhanced/#/customize-css */

      </style>
    </head>
    <body for="html-export">
      <div class="mume markdown-preview  ">
      <h1 class="mume-header" id="xosera-xarks-open-source-embedded-retro-adapter">Xosera - Xark&apos;s Open Source Embedded Retro Adapter</h1>

<p>Xosera is a Verilog design currently for iCE40UltraPlus5K FPGA that implements an &quot;Embedded Retro Adapter&quot;<br>
designed primarily for the rosco_m68K series of retro computers (but adaptable to others).  It provides<br>
color video text and graphics generation similar to late 80s 68K era home computers (along with other<br>
capabilities).</p>
<p>This document is meant to provide the low-level reference information to operate it (and ideally<br>
matches the actual Verilog implementation). Please mention it if you spot a discrepency.</p>
<p><strong>Section Index:</strong></p>
<ul>
<li><a href="#xosera---xarks-open-source-embedded-retro-adapter">Xosera - Xark&apos;s Open Source Embedded Retro Adapter</a>
<ul>
<li><a href="#xosera-reference-information">Xosera Reference Information</a>
<ul>
<li><a href="#xosera-main-register-summary-16-bit-directly-accessible">Xosera Main Register Summary (16-bit directly accessible)</a></li>
<li><a href="#xosera-main-register-details">Xosera Main Register Details</a></li>
<li><a href="#xosera-extended-registermemory-summary">Xosera Extended Register/Memory Summary</a></li>
<li><a href="#xosera-aux_vid-registers">Xosera AUX_VID Registers</a><br>
- <a href="#read-write-aux_vid-registers">Read-Write AUX_VID Registers</a><br>
- <a href="#read-only-aux_vid-registers">Read-only AUX_VID Registers</a></li>
<li><a href="#xosera-video-modes">Xosera Video Modes</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<h2 class="mume-header" id="xosera-reference-information">Xosera Reference Information</h2>

<p>Xosera has 16 main 16-bit directly accessable bus registers that are used to control its operation.<br>
The even and odd bytes of each 16-bit word are accessed independently (Xosera uses an 8-bit data bus<br>
and &quot;bytesel&quot; signal).  It uses 68000 big-endian convention, so &quot;even&quot; addressed bytes contain the<br>
most significant 8-bits and the &quot;odd&quot; addresses contains the least significant 8-bits of the complete<br>
16-bit value. When writing values, typically the upper 8-bits are saved until the lower 8-bits are written<br>
and then the entire 16-bit value is stored.  For this reason typically you should update the first (even or<br>
high-byte) byte before the second (odd or low-byte) byte or update both with a MOVEP.W write.</p>
<p>Xosera&apos;s 128KB of VRAM is organized as 64K x 16-bit words, so a full VRAM address is 16-bits (and an<br>
individual byte is not directly accessible, only 16-bit words). [TODO: nibble masking writes is possible,<br>
but currently not wired up]</p>
<p>In addition to the main registers and VRAM, there is an additional extended register / memory bus that provides<br>
access to many more control registers for system control, video configuration, drawing engines and display<br>
co-processor as well as additional memory regions for tile definitions, color look-up and display coprocessor<br>
instructions.</p>
<h3 class="mume-header" id="xosera-main-register-summary-16-bit-directly-accessible">Xosera Main Register Summary (16-bit directly accessible)</h3>

<table>
<thead>
<tr>
<th>Reg #</th>
<th>Reg Name</th>
<th>R+/W+</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0</td>
<td><code>XR_ADDR</code></td>
<td>R /W+</td>
<td>XR register number/address for <code>XR_DATA</code> read/write access</td>
</tr>
<tr>
<td>0x1</td>
<td><code>XR_DATA</code></td>
<td>R /W+</td>
<td>read/write XR register/memory at <code>XR_ADDR</code> (<code>XR_ADDR</code> incr. on write)</td>
</tr>
<tr>
<td>0x2</td>
<td><code>RD_INCR</code></td>
<td>R /W</td>
<td>increment value for <code>RD_ADDR</code> read from <code>XDATA</code>/<code>XDATA_2</code></td>
</tr>
<tr>
<td>0x3</td>
<td><code>RD_ADDR</code></td>
<td>R /W+</td>
<td>VRAM address for reading from VRAM when <code>XDATA</code>/<code>XDATA_2</code> is read</td>
</tr>
<tr>
<td>0x4</td>
<td><code>WR_INCR</code></td>
<td>W /W</td>
<td>increment value for <code>WR_ADDR</code> on write to <code>XDATA</code>/<code>XDATA_2</code></td>
</tr>
<tr>
<td>0x5</td>
<td><code>WR_ADDR</code></td>
<td>R /W</td>
<td>VRAM address for writing to VRAM when <code>XDATA</code>/<code>XDATA_2</code> is written</td>
</tr>
<tr>
<td>0x6</td>
<td><code>XDATA</code></td>
<td>R+/W+</td>
<td>read/write VRAM word at <code>RD_ADDR</code>/<code>WR_ADDR</code> (and add <code>RD_INCR</code>/<code>WR_INCR</code>)</td>
</tr>
<tr>
<td>0x7</td>
<td><code>XDATA_2</code></td>
<td>R+/W+</td>
<td>2nd <code>XVID_DATA</code>(to allow for 32-bit read/write access)</td>
</tr>
<tr>
<td>0x8</td>
<td><code>XSYS_CTRL</code></td>
<td>R /W+</td>
<td>busy status, FPGA reconfig, interrupt status/control, write masking</td>
</tr>
<tr>
<td>0x9</td>
<td><code>XSYS_TIMER</code></td>
<td>R /W+</td>
<td>read 1/10<sup>th</sup> millisecond timer/write resets timer [TODO]</td>
</tr>
<tr>
<td>0xA</td>
<td><code>UNUSED_A</code></td>
<td>R /W</td>
<td>unused direct register 0xA [TODO]</td>
</tr>
<tr>
<td>0xB</td>
<td><code>UNUSED_B</code></td>
<td>R /W</td>
<td>unused direct register 0xB [TODO]</td>
</tr>
<tr>
<td>0xC</td>
<td><code>RW_INCR</code></td>
<td>R /W</td>
<td><code>RW_ADDR</code> increment value on read/write of <code>RW_DATA</code>/<code>RW_DATA_2</code></td>
</tr>
<tr>
<td>0xD</td>
<td><code>RW_ADDR</code></td>
<td>R /W+</td>
<td>read/write address for VRAM access from <code>RW_DATA</code>/<code>RW_DATA_2</code></td>
</tr>
<tr>
<td>0xE</td>
<td><code>RW_DATA</code></td>
<td>R+/W+</td>
<td>read/write VRAM word at <code>RW_ADDR</code> (and add <code>RW_INCR</code>)</td>
</tr>
<tr>
<td>0xF</td>
<td><code>RW_DATA_2</code></td>
<td>R+/W+</td>
<td>2nd <code>RW_DATA</code>(to allow for 32-bit read/write access)</td>
</tr>
</tbody>
</table>
<p>(<code>R+</code> or <code>W+</code> indicates that reading or writing this register has additional &quot;side effects&quot;)</p>
<h3 class="mume-header" id="xosera-main-register-details">Xosera Main Register Details</h3>

<dl>
<dt>0x0 <code>XR_ADDR</code> (R/W+) - eXtended Register Address</dt>
<dd>read/write extended register or memory address (with value accessed via read/write of <code>XR_DATA</code> register).<br>
<br><img src="data:image/svg+xml;charset=utf-8;base64,PD94bWwgdmVyc2lvbj0iMS4wIiBzdGFuZGFsb25lPSJubyI/Pgo8IURPQ1RZUEUgc3ZnIFBVQkxJQyAiLS8vVzNDLy9EVEQgU1ZHIDEuMS8vRU4iICJodHRwOi8vd3d3LnczLm9yZy9HcmFwaGljcy9TVkcvMS4xL0RURC9zdmcxMS5kdGQiPgo8IS0tIENyZWF0ZWQgd2l0aCBXYXZlRHJvbSAtLT4KPHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHhtbG5zOnhsaW5rPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rIiB3aWR0aD0iODAwIiBoZWlnaHQ9IjE4MiIgdmlld0JveD0iMCAwIDgwMCAxODIiIGNsYXNzPSJXYXZlRHJvbSI+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMC41LDAuNSkiIHRleHQtYW5jaG9yPSJtaWRkbGUiIGZvbnQtc2l6ZT0iMTQiIGZvbnQtZmFtaWx5PSJzYW5zLXNlcmlmIiBmb250LXdlaWdodD0ibm9ybWFsIj48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg0LDE0KSI+PGcgc3Ryb2tlPSJibGFjayIgc3Ryb2tlLXdpZHRoPSIxIiBzdHJva2UtbGluZWNhcD0icm91bmQiPjxsaW5lIHgyPSI3OTEiLz48bGluZSB5Mj0iMjYiLz48bGluZSB4Mj0iNzkxIiB5MT0iMjYiIHkyPSIyNiIvPjxsaW5lIHgxPSI3OTEiIHgyPSI3OTEiIHkyPSIyNiIvPjxsaW5lIHgxPSI3NDIiIHgyPSI3NDIiIHkyPSIzIi8+PGxpbmUgeDE9Ijc0MiIgeDI9Ijc0MiIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNjkyIiB4Mj0iNjkyIiB5Mj0iMyIvPjxsaW5lIHgxPSI2OTIiIHgyPSI2OTIiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjY0MyIgeDI9IjY0MyIgeTI9IjMiLz48bGluZSB4MT0iNjQzIiB4Mj0iNjQzIiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI1OTMiIHgyPSI1OTMiIHkyPSIzIi8+PGxpbmUgeDE9IjU5MyIgeDI9IjU5MyIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNTQ0IiB4Mj0iNTQ0IiB5Mj0iMyIvPjxsaW5lIHgxPSI1NDQiIHgyPSI1NDQiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjQ5NCIgeDI9IjQ5NCIgeTI9IjMiLz48bGluZSB4MT0iNDk0IiB4Mj0iNDk0IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI0NDUiIHgyPSI0NDUiIHkyPSIzIi8+PGxpbmUgeDE9IjQ0NSIgeDI9IjQ0NSIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMzk2IiB4Mj0iMzk2IiB5Mj0iMyIvPjxsaW5lIHgxPSIzOTYiIHgyPSIzOTYiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjM0NiIgeDI9IjM0NiIgeTI9IjMiLz48bGluZSB4MT0iMzQ2IiB4Mj0iMzQ2IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIyOTciIHgyPSIyOTciIHkyPSIzIi8+PGxpbmUgeDE9IjI5NyIgeDI9IjI5NyIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMjQ3IiB4Mj0iMjQ3IiB5Mj0iMyIvPjxsaW5lIHgxPSIyNDciIHgyPSIyNDciIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjE5OCIgeDI9IjE5OCIgeTI9IjI2Ii8+PGxpbmUgeDE9IjE0OCIgeDI9IjE0OCIgeTI9IjMiLz48bGluZSB4MT0iMTQ4IiB4Mj0iMTQ4IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI5OSIgeDI9Ijk5IiB5Mj0iMjYiLz48bGluZSB4MT0iNDkiIHgyPSI0OSIgeTI9IjMiLz48bGluZSB4MT0iNDkiIHgyPSI0OSIgeTE9IjI2IiB5Mj0iMjMiLz48L2c+PGc+PGc+PHJlY3QgeD0iMTk4IiB3aWR0aD0iNTkzIiBoZWlnaHQ9IjI2IiBzdHlsZT0iZmlsbC1vcGFjaXR5OjAuMTtmaWxsOmhzbCgxNzAsMTAwJSw1MCUpIi8+PHJlY3QgeD0iOTkiIHdpZHRoPSI5OSIgaGVpZ2h0PSIyNiIgc3R5bGU9ImZpbGwtb3BhY2l0eTowLjEiLz48cmVjdCB3aWR0aD0iOTkiIGhlaWdodD0iMjYiIHN0eWxlPSJmaWxsLW9wYWNpdHk6MC4xO2ZpbGw6aHNsKDQ1LDEwMCUsNTAlKSIvPjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyNSwtOSkiPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDc0MikiPjx0ZXh0IHk9IjYiPjA8L3RleHQ+PC9nPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDE5OCkiPjx0ZXh0IHk9IjYiPjExPC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgxNDgpIj48dGV4dCB5PSI2Ij4xMjwvdGV4dD48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoOTkpIj48dGV4dCB5PSI2Ij4xMzwvdGV4dD48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoNDkpIj48dGV4dCB5PSI2Ij4xNDwvdGV4dD48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMCkiPjx0ZXh0IHk9IjYiPjE1PC90ZXh0PjwvZz48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsMTMpIj48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg0NzApIj48dGV4dCB5PSI2Ij48dHNwYW4+cmVnaXN0ZXIgbnVtYmVyIC8gMTItYml0IFhSIGFkZHJlc3M8L3RzcGFuPjwvdGV4dD48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUpIj48dGV4dCB5PSI2Ij48dHNwYW4+WFIgcmVnaW9uPC90c3Bhbj48L3RleHQ+PC9nPjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyNSwzMykiPjxnPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDQ3MCkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj52aWRlbyAvIGNvcHBlciByZWdpc3RlcnMgKDAwMDAtMDAwRik8L3RzcGFuPjwvdGV4dD48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoNDcwLDE0KSI+PHRleHQgeT0iNiI+PHRzcGFuPnJlYWQtb25seSBpbmZvIHJlZ2lzdGVycyAoMDAxMC0wMDFGKTwvdHNwYW4+PC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg0NzAsMjgpIj48dGV4dCB5PSI2Ij48dHNwYW4+cGxheWZpZWxkLUEgcmVnaXN0ZXJzICgwMDIwLTAwMkYpPC90c3Bhbj48L3RleHQ+PC9nPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDQ3MCw0MikiPjx0ZXh0IHk9IjYiPjx0c3Bhbj5wbGF5ZmllbGQtQiByZWdpc3RlcnMgKDAwMzAtMDAzRik8L3RzcGFuPjwvdGV4dD48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoNDcwLDU2KSI+PHRleHQgeT0iNiI+PHRzcGFuPjJEIGJsaXQgcmVnaXN0ZXJzIFtUT0RPXSAoMDA0MC0wMDRGKTwvdHNwYW4+PC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg0NzAsNzApIj48dGV4dCB5PSI2Ij48dHNwYW4+cG9seSBkcmF3IHJlZ2lzdGVycyBbVE9ET10gKDAwNTAtMDA1Rik8L3RzcGFuPjwvdGV4dD48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoNDcwLDg0KSI+PHRleHQgeT0iNiI+PHRzcGFuPnBsYXlmaWVsZC1CIHJlZ2lzdGVycyAoMDAzMC0wMDNGKTwvdHNwYW4+PC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg0NzAsOTgpIj48dGV4dCB5PSI2Ij48dHNwYW4+Zm9udCBtZW1vcnkgKHdyaXRlLW9ubHkgNDAwMC04RkZGKTwvdHNwYW4+PC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg0NzAsMTEyKSI+PHRleHQgeT0iNiI+PHRzcGFuPmNvbG9yIG1lbW9yeSAod3JpdGUtb25seSA4MDAwLTgwRkYpPC90c3Bhbj48L3RleHQ+PC9nPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDQ3MCwxMjYpIj48dGV4dCB5PSI2Ij48dHNwYW4+Y29wcGVyIG1lbW9yeSAod3JpdGUtb25seSBDMDAwLUM/Pz8pPC90c3Bhbj48L3RleHQ+PC9nPjwvZz48Zz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyNSkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj4wMCA9PC90c3Bhbj48L3RleHQ+PC9nPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDI1LDE0KSI+PHRleHQgeT0iNiI+PHRzcGFuPjAwID08L3RzcGFuPjwvdGV4dD48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsMjgpIj48dGV4dCB5PSI2Ij48dHNwYW4+MDAgPTwvdHNwYW4+PC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyNSw0MikiPjx0ZXh0IHk9IjYiPjx0c3Bhbj4wMCA9PC90c3Bhbj48L3RleHQ+PC9nPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDI1LDU2KSI+PHRleHQgeT0iNiI+PHRzcGFuPjAwID08L3RzcGFuPjwvdGV4dD48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsNzApIj48dGV4dCB5PSI2Ij48dHNwYW4+MDAgPTwvdHNwYW4+PC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyNSw4NCkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj4wMSA9PC90c3Bhbj48L3RleHQ+PC9nPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDI1LDk4KSI+PHRleHQgeT0iNiI+PHRzcGFuPjEwID08L3RzcGFuPjwvdGV4dD48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsMTEyKSI+PHRleHQgeT0iNiI+PHRzcGFuPjExID08L3RzcGFuPjwvdGV4dD48L2c+PC9nPjwvZz48L2c+PC9nPjwvZz48L3N2Zz4="><br>Specifies the XR register or address to be accessed via <code>XR_DATA</code>.<br>
The upper 2 bits select XR registers or memory region and the lower 12 bits select the register number or<br>
memory word address within the region (see below for details of XR registers and memory).<br>
When <code>XR_ADDR</code> is written, the register/address specified will be read and made available for reading at <code>XR_DATA</code><br>
(<code>XR_ADDR</code> needs to be written each time before reading <code>XR_DATA</code> or the previously read value will be returned).<br>
After a word is written to <code>XR_DATA</code>, the lower 12-bits of <code>XR_ADDR</code> will be auto-incremented by 1 which<br>
allows writing to contiguous registers or memory by repeatedly writing to <code>XR_DATA</code>.</dd>
<dt>0x1 <code>XR_DATA</code> (R/W+) - eXtended Register Data</dt>
<dd>read/write extended register or memory data value from address in <code>XR_ADDR</code> register.<br>
<br><img src="data:image/svg+xml;charset=utf-8;base64,PD94bWwgdmVyc2lvbj0iMS4wIiBzdGFuZGFsb25lPSJubyI/Pgo8IURPQ1RZUEUgc3ZnIFBVQkxJQyAiLS8vVzNDLy9EVEQgU1ZHIDEuMS8vRU4iICJodHRwOi8vd3d3LnczLm9yZy9HcmFwaGljcy9TVkcvMS4xL0RURC9zdmcxMS5kdGQiPgo8IS0tIENyZWF0ZWQgd2l0aCBXYXZlRHJvbSAtLT4KPHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHhtbG5zOnhsaW5rPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rIiB3aWR0aD0iODAwIiBoZWlnaHQ9IjQyIiB2aWV3Qm94PSIwIDAgODAwIDQyIiBjbGFzcz0iV2F2ZURyb20iPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDAuNSwwLjUpIiB0ZXh0LWFuY2hvcj0ibWlkZGxlIiBmb250LXNpemU9IjE0IiBmb250LWZhbWlseT0ic2Fucy1zZXJpZiIgZm9udC13ZWlnaHQ9Im5vcm1hbCI+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoNCwxNCkiPjxnIHN0cm9rZT0iYmxhY2siIHN0cm9rZS13aWR0aD0iMSIgc3Ryb2tlLWxpbmVjYXA9InJvdW5kIj48bGluZSB4Mj0iNzkxIi8+PGxpbmUgeTI9IjI2Ii8+PGxpbmUgeDI9Ijc5MSIgeTE9IjI2IiB5Mj0iMjYiLz48bGluZSB4MT0iNzkxIiB4Mj0iNzkxIiB5Mj0iMjYiLz48bGluZSB4MT0iNzQyIiB4Mj0iNzQyIiB5Mj0iMyIvPjxsaW5lIHgxPSI3NDIiIHgyPSI3NDIiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjY5MiIgeDI9IjY5MiIgeTI9IjMiLz48bGluZSB4MT0iNjkyIiB4Mj0iNjkyIiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI2NDMiIHgyPSI2NDMiIHkyPSIzIi8+PGxpbmUgeDE9IjY0MyIgeDI9IjY0MyIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNTkzIiB4Mj0iNTkzIiB5Mj0iMyIvPjxsaW5lIHgxPSI1OTMiIHgyPSI1OTMiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjU0NCIgeDI9IjU0NCIgeTI9IjMiLz48bGluZSB4MT0iNTQ0IiB4Mj0iNTQ0IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI0OTQiIHgyPSI0OTQiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5NCIgeDI9IjQ5NCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNDQ1IiB4Mj0iNDQ1IiB5Mj0iMyIvPjxsaW5lIHgxPSI0NDUiIHgyPSI0NDUiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjM5NiIgeDI9IjM5NiIgeTI9IjMiLz48bGluZSB4MT0iMzk2IiB4Mj0iMzk2IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIzNDYiIHgyPSIzNDYiIHkyPSIzIi8+PGxpbmUgeDE9IjM0NiIgeDI9IjM0NiIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMjk3IiB4Mj0iMjk3IiB5Mj0iMyIvPjxsaW5lIHgxPSIyOTciIHgyPSIyOTciIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjI0NyIgeDI9IjI0NyIgeTI9IjMiLz48bGluZSB4MT0iMjQ3IiB4Mj0iMjQ3IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIxOTgiIHgyPSIxOTgiIHkyPSIzIi8+PGxpbmUgeDE9IjE5OCIgeDI9IjE5OCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMTQ4IiB4Mj0iMTQ4IiB5Mj0iMyIvPjxsaW5lIHgxPSIxNDgiIHgyPSIxNDgiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkyPSIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkxPSIyNiIgeTI9IjIzIi8+PC9nPjxnPjxnPjxyZWN0IHdpZHRoPSI3OTEiIGhlaWdodD0iMjYiIHN0eWxlPSJmaWxsLW9wYWNpdHk6MC4xO2ZpbGw6aHNsKDE3MCwxMDAlLDUwJSkiLz48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsLTkpIj48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg3NDIpIj48dGV4dCB5PSI2Ij4wPC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgwKSI+PHRleHQgeT0iNiI+MTU8L3RleHQ+PC9nPjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyNSwxMykiPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDM3MSkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj4xNi1iaXQgWFIgcmVnaXN0ZXIgLyBtZW1vcnkgZGF0YSB2YWx1ZSBvZiBYUl9BRERSPC90c3Bhbj48L3RleHQ+PC9nPjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyNSwzMykiLz48L2c+PC9nPjwvZz48L3N2Zz4="><br>Allows read/write access to the XR register or memory addressed by <code>XR_ADDR</code>.<br>
When <code>XR_ADDR</code> is set, the register/address specified will be read and made available for reading at <code>XR_DATA</code><br>
(<code>XR_ADDR</code> needs to be set each time before reading <code>XR_DATA</code> or the same value will be returned).<br>
After a word is written to <code>XR_DATA</code>, the lower 12-bits of <code>XR_ADDR</code> will be auto-incremented by 1 which<br>
allows writing to contiguous registers or memory by repeatedly writing to <code>XR_DATA</code>.</dd>
<dt>0x2 <code>RD_INCR</code> (R/W) - increment value for <code>RD_ADDR</code> when <code>XDATA</code>/<code>XDATA_2</code> is read</dt>
<dd>read/write twos-complement value added to <code>RD_ADDR</code> when <code>XDATA</code> or <code>XDATA_2</code> is read from.<br>
<br><img src="data:image/svg+xml;charset=utf-8;base64,PD94bWwgdmVyc2lvbj0iMS4wIiBzdGFuZGFsb25lPSJubyI/Pgo8IURPQ1RZUEUgc3ZnIFBVQkxJQyAiLS8vVzNDLy9EVEQgU1ZHIDEuMS8vRU4iICJodHRwOi8vd3d3LnczLm9yZy9HcmFwaGljcy9TVkcvMS4xL0RURC9zdmcxMS5kdGQiPgo8IS0tIENyZWF0ZWQgd2l0aCBXYXZlRHJvbSAtLT4KPHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHhtbG5zOnhsaW5rPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rIiB3aWR0aD0iODAwIiBoZWlnaHQ9IjQyIiB2aWV3Qm94PSIwIDAgODAwIDQyIiBjbGFzcz0iV2F2ZURyb20iPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDAuNSwwLjUpIiB0ZXh0LWFuY2hvcj0ibWlkZGxlIiBmb250LXNpemU9IjE0IiBmb250LWZhbWlseT0ic2Fucy1zZXJpZiIgZm9udC13ZWlnaHQ9Im5vcm1hbCI+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoNCwxNCkiPjxnIHN0cm9rZT0iYmxhY2siIHN0cm9rZS13aWR0aD0iMSIgc3Ryb2tlLWxpbmVjYXA9InJvdW5kIj48bGluZSB4Mj0iNzkxIi8+PGxpbmUgeTI9IjI2Ii8+PGxpbmUgeDI9Ijc5MSIgeTE9IjI2IiB5Mj0iMjYiLz48bGluZSB4MT0iNzkxIiB4Mj0iNzkxIiB5Mj0iMjYiLz48bGluZSB4MT0iNzQyIiB4Mj0iNzQyIiB5Mj0iMyIvPjxsaW5lIHgxPSI3NDIiIHgyPSI3NDIiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjY5MiIgeDI9IjY5MiIgeTI9IjMiLz48bGluZSB4MT0iNjkyIiB4Mj0iNjkyIiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI2NDMiIHgyPSI2NDMiIHkyPSIzIi8+PGxpbmUgeDE9IjY0MyIgeDI9IjY0MyIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNTkzIiB4Mj0iNTkzIiB5Mj0iMyIvPjxsaW5lIHgxPSI1OTMiIHgyPSI1OTMiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjU0NCIgeDI9IjU0NCIgeTI9IjMiLz48bGluZSB4MT0iNTQ0IiB4Mj0iNTQ0IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI0OTQiIHgyPSI0OTQiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5NCIgeDI9IjQ5NCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNDQ1IiB4Mj0iNDQ1IiB5Mj0iMyIvPjxsaW5lIHgxPSI0NDUiIHgyPSI0NDUiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjM5NiIgeDI9IjM5NiIgeTI9IjMiLz48bGluZSB4MT0iMzk2IiB4Mj0iMzk2IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIzNDYiIHgyPSIzNDYiIHkyPSIzIi8+PGxpbmUgeDE9IjM0NiIgeDI9IjM0NiIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMjk3IiB4Mj0iMjk3IiB5Mj0iMyIvPjxsaW5lIHgxPSIyOTciIHgyPSIyOTciIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjI0NyIgeDI9IjI0NyIgeTI9IjMiLz48bGluZSB4MT0iMjQ3IiB4Mj0iMjQ3IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIxOTgiIHgyPSIxOTgiIHkyPSIzIi8+PGxpbmUgeDE9IjE5OCIgeDI9IjE5OCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMTQ4IiB4Mj0iMTQ4IiB5Mj0iMyIvPjxsaW5lIHgxPSIxNDgiIHgyPSIxNDgiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkyPSIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkxPSIyNiIgeTI9IjIzIi8+PC9nPjxnPjxnPjxyZWN0IHdpZHRoPSI3OTEiIGhlaWdodD0iMjYiIHN0eWxlPSJmaWxsLW9wYWNpdHk6MC4xO2ZpbGw6aHNsKDE3MCwxMDAlLDUwJSkiLz48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsLTkpIj48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg3NDIpIj48dGV4dCB5PSI2Ij4wPC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgwKSI+PHRleHQgeT0iNiI+MTU8L3RleHQ+PC9nPjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyNSwxMykiPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDM3MSkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj4xNi1iaXQgUkRfSU5DUiB2YWx1ZSBmb3IgUkRfQUREUjwvdHNwYW4+PC90ZXh0PjwvZz48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsMzMpIi8+PC9nPjwvZz48L2c+PC9zdmc+"><br>Allows quickly reading Xosera VRAM from <code>XDATA</code>/<code>XDATA_2</code> when using a fixed <code>RD_ADDR</code> increment.<br>
Added to <code>RD_ADDR</code> when <code>XDATA</code> or <code>XDATA_2</code> is read from (twos complement so value can be negative).</dd>
<dt>0x3 <code>RD_ADDR</code> (R/W+) - VRAM read address for <code>XDATA</code>/<code>XDATA_2</code></dt>
<dd>read/write VRAM address read when <code>XDATA</code> or <code>XDATA_2</code> is read from.<br>
<br><img src="data:image/svg+xml;charset=utf-8;base64,PD94bWwgdmVyc2lvbj0iMS4wIiBzdGFuZGFsb25lPSJubyI/Pgo8IURPQ1RZUEUgc3ZnIFBVQkxJQyAiLS8vVzNDLy9EVEQgU1ZHIDEuMS8vRU4iICJodHRwOi8vd3d3LnczLm9yZy9HcmFwaGljcy9TVkcvMS4xL0RURC9zdmcxMS5kdGQiPgo8IS0tIENyZWF0ZWQgd2l0aCBXYXZlRHJvbSAtLT4KPHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHhtbG5zOnhsaW5rPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rIiB3aWR0aD0iODAwIiBoZWlnaHQ9IjQyIiB2aWV3Qm94PSIwIDAgODAwIDQyIiBjbGFzcz0iV2F2ZURyb20iPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDAuNSwwLjUpIiB0ZXh0LWFuY2hvcj0ibWlkZGxlIiBmb250LXNpemU9IjE0IiBmb250LWZhbWlseT0ic2Fucy1zZXJpZiIgZm9udC13ZWlnaHQ9Im5vcm1hbCI+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoNCwxNCkiPjxnIHN0cm9rZT0iYmxhY2siIHN0cm9rZS13aWR0aD0iMSIgc3Ryb2tlLWxpbmVjYXA9InJvdW5kIj48bGluZSB4Mj0iNzkxIi8+PGxpbmUgeTI9IjI2Ii8+PGxpbmUgeDI9Ijc5MSIgeTE9IjI2IiB5Mj0iMjYiLz48bGluZSB4MT0iNzkxIiB4Mj0iNzkxIiB5Mj0iMjYiLz48bGluZSB4MT0iNzQyIiB4Mj0iNzQyIiB5Mj0iMyIvPjxsaW5lIHgxPSI3NDIiIHgyPSI3NDIiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjY5MiIgeDI9IjY5MiIgeTI9IjMiLz48bGluZSB4MT0iNjkyIiB4Mj0iNjkyIiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI2NDMiIHgyPSI2NDMiIHkyPSIzIi8+PGxpbmUgeDE9IjY0MyIgeDI9IjY0MyIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNTkzIiB4Mj0iNTkzIiB5Mj0iMyIvPjxsaW5lIHgxPSI1OTMiIHgyPSI1OTMiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjU0NCIgeDI9IjU0NCIgeTI9IjMiLz48bGluZSB4MT0iNTQ0IiB4Mj0iNTQ0IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI0OTQiIHgyPSI0OTQiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5NCIgeDI9IjQ5NCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNDQ1IiB4Mj0iNDQ1IiB5Mj0iMyIvPjxsaW5lIHgxPSI0NDUiIHgyPSI0NDUiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjM5NiIgeDI9IjM5NiIgeTI9IjMiLz48bGluZSB4MT0iMzk2IiB4Mj0iMzk2IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIzNDYiIHgyPSIzNDYiIHkyPSIzIi8+PGxpbmUgeDE9IjM0NiIgeDI9IjM0NiIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMjk3IiB4Mj0iMjk3IiB5Mj0iMyIvPjxsaW5lIHgxPSIyOTciIHgyPSIyOTciIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjI0NyIgeDI9IjI0NyIgeTI9IjMiLz48bGluZSB4MT0iMjQ3IiB4Mj0iMjQ3IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIxOTgiIHgyPSIxOTgiIHkyPSIzIi8+PGxpbmUgeDE9IjE5OCIgeDI9IjE5OCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMTQ4IiB4Mj0iMTQ4IiB5Mj0iMyIvPjxsaW5lIHgxPSIxNDgiIHgyPSIxNDgiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkyPSIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkxPSIyNiIgeTI9IjIzIi8+PC9nPjxnPjxnPjxyZWN0IHdpZHRoPSI3OTEiIGhlaWdodD0iMjYiIHN0eWxlPSJmaWxsLW9wYWNpdHk6MC4xO2ZpbGw6aHNsKDE3MCwxMDAlLDUwJSkiLz48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsLTkpIj48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg3NDIpIj48dGV4dCB5PSI2Ij4wPC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgwKSI+PHRleHQgeT0iNiI+MTU8L3RleHQ+PC9nPjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyNSwxMykiPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDM3MSkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj4xNi1iaXQgVlJBTSByZWFkIGFkZHJlc3MgZm9yIFhEQVRBL1hEQVRBXzI8L3RzcGFuPjwvdGV4dD48L2c+PC9nPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDI1LDMzKSIvPjwvZz48L2c+PC9nPjwvc3ZnPg=="><br>Specifies VRAM address used when reading from VRAM via <code>XDATA</code>/<code>XDATA_2</code>.<br>
When <code>RD_ADDR</code> is written (or incremented by <code>RD_INCR</code>) the corresponding word in VRAM is read and made<br>
available for reading at <code>X_DATA</code> or <code>XDATA_2</code>.</dd>
<dt>0x4 <code>WR_INCR</code> (R/W) - increment value for <code>WR_ADDR</code> when <code>XDATA</code>/<code>XDATA_2</code> is written</dt>
<dd>read/write twos-complement value added to <code>WR_ADDR</code> when <code>XDATA</code> or <code>XDATA_2</code> is written from.<br>
<br><img src="data:image/svg+xml;charset=utf-8;base64,PD94bWwgdmVyc2lvbj0iMS4wIiBzdGFuZGFsb25lPSJubyI/Pgo8IURPQ1RZUEUgc3ZnIFBVQkxJQyAiLS8vVzNDLy9EVEQgU1ZHIDEuMS8vRU4iICJodHRwOi8vd3d3LnczLm9yZy9HcmFwaGljcy9TVkcvMS4xL0RURC9zdmcxMS5kdGQiPgo8IS0tIENyZWF0ZWQgd2l0aCBXYXZlRHJvbSAtLT4KPHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHhtbG5zOnhsaW5rPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rIiB3aWR0aD0iODAwIiBoZWlnaHQ9IjQyIiB2aWV3Qm94PSIwIDAgODAwIDQyIiBjbGFzcz0iV2F2ZURyb20iPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDAuNSwwLjUpIiB0ZXh0LWFuY2hvcj0ibWlkZGxlIiBmb250LXNpemU9IjE0IiBmb250LWZhbWlseT0ic2Fucy1zZXJpZiIgZm9udC13ZWlnaHQ9Im5vcm1hbCI+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoNCwxNCkiPjxnIHN0cm9rZT0iYmxhY2siIHN0cm9rZS13aWR0aD0iMSIgc3Ryb2tlLWxpbmVjYXA9InJvdW5kIj48bGluZSB4Mj0iNzkxIi8+PGxpbmUgeTI9IjI2Ii8+PGxpbmUgeDI9Ijc5MSIgeTE9IjI2IiB5Mj0iMjYiLz48bGluZSB4MT0iNzkxIiB4Mj0iNzkxIiB5Mj0iMjYiLz48bGluZSB4MT0iNzQyIiB4Mj0iNzQyIiB5Mj0iMyIvPjxsaW5lIHgxPSI3NDIiIHgyPSI3NDIiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjY5MiIgeDI9IjY5MiIgeTI9IjMiLz48bGluZSB4MT0iNjkyIiB4Mj0iNjkyIiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI2NDMiIHgyPSI2NDMiIHkyPSIzIi8+PGxpbmUgeDE9IjY0MyIgeDI9IjY0MyIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNTkzIiB4Mj0iNTkzIiB5Mj0iMyIvPjxsaW5lIHgxPSI1OTMiIHgyPSI1OTMiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjU0NCIgeDI9IjU0NCIgeTI9IjMiLz48bGluZSB4MT0iNTQ0IiB4Mj0iNTQ0IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI0OTQiIHgyPSI0OTQiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5NCIgeDI9IjQ5NCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNDQ1IiB4Mj0iNDQ1IiB5Mj0iMyIvPjxsaW5lIHgxPSI0NDUiIHgyPSI0NDUiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjM5NiIgeDI9IjM5NiIgeTI9IjMiLz48bGluZSB4MT0iMzk2IiB4Mj0iMzk2IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIzNDYiIHgyPSIzNDYiIHkyPSIzIi8+PGxpbmUgeDE9IjM0NiIgeDI9IjM0NiIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMjk3IiB4Mj0iMjk3IiB5Mj0iMyIvPjxsaW5lIHgxPSIyOTciIHgyPSIyOTciIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjI0NyIgeDI9IjI0NyIgeTI9IjMiLz48bGluZSB4MT0iMjQ3IiB4Mj0iMjQ3IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIxOTgiIHgyPSIxOTgiIHkyPSIzIi8+PGxpbmUgeDE9IjE5OCIgeDI9IjE5OCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMTQ4IiB4Mj0iMTQ4IiB5Mj0iMyIvPjxsaW5lIHgxPSIxNDgiIHgyPSIxNDgiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkyPSIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkxPSIyNiIgeTI9IjIzIi8+PC9nPjxnPjxnPjxyZWN0IHdpZHRoPSI3OTEiIGhlaWdodD0iMjYiIHN0eWxlPSJmaWxsLW9wYWNpdHk6MC4xO2ZpbGw6aHNsKDE3MCwxMDAlLDUwJSkiLz48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsLTkpIj48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg3NDIpIj48dGV4dCB5PSI2Ij4wPC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgwKSI+PHRleHQgeT0iNiI+MTU8L3RleHQ+PC9nPjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyNSwxMykiPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDM3MSkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj4xNi1iaXQgV1JfSU5DUiB2YWx1ZSBmb3IgV1JfQUREUjwvdHNwYW4+PC90ZXh0PjwvZz48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsMzMpIi8+PC9nPjwvZz48L2c+PC9zdmc+"><br>Allows quickly writing to Xosera VRAM via <code>XDATA</code>/<code>XDATA_2</code> when using a fixed <code>WR_ADDR</code> increment.<br>
Added to <code>WR_ADDR</code> when <code>XDATA</code> or <code>XDATA_2</code> is written to (twos complement so value can be negative).</dd>
<dt>0x5 <code>WR_ADDR</code> (R/W) - VRAM write address for <code>XDATA</code>/<code>XDATA_2</code></dt>
<dd>read/write VRAM address written when <code>XDATA</code> or <code>XDATA_2</code> is written to.<br>
<br><img src="data:image/svg+xml;charset=utf-8;base64,PD94bWwgdmVyc2lvbj0iMS4wIiBzdGFuZGFsb25lPSJubyI/Pgo8IURPQ1RZUEUgc3ZnIFBVQkxJQyAiLS8vVzNDLy9EVEQgU1ZHIDEuMS8vRU4iICJodHRwOi8vd3d3LnczLm9yZy9HcmFwaGljcy9TVkcvMS4xL0RURC9zdmcxMS5kdGQiPgo8IS0tIENyZWF0ZWQgd2l0aCBXYXZlRHJvbSAtLT4KPHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHhtbG5zOnhsaW5rPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rIiB3aWR0aD0iODAwIiBoZWlnaHQ9IjQyIiB2aWV3Qm94PSIwIDAgODAwIDQyIiBjbGFzcz0iV2F2ZURyb20iPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDAuNSwwLjUpIiB0ZXh0LWFuY2hvcj0ibWlkZGxlIiBmb250LXNpemU9IjE0IiBmb250LWZhbWlseT0ic2Fucy1zZXJpZiIgZm9udC13ZWlnaHQ9Im5vcm1hbCI+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoNCwxNCkiPjxnIHN0cm9rZT0iYmxhY2siIHN0cm9rZS13aWR0aD0iMSIgc3Ryb2tlLWxpbmVjYXA9InJvdW5kIj48bGluZSB4Mj0iNzkxIi8+PGxpbmUgeTI9IjI2Ii8+PGxpbmUgeDI9Ijc5MSIgeTE9IjI2IiB5Mj0iMjYiLz48bGluZSB4MT0iNzkxIiB4Mj0iNzkxIiB5Mj0iMjYiLz48bGluZSB4MT0iNzQyIiB4Mj0iNzQyIiB5Mj0iMyIvPjxsaW5lIHgxPSI3NDIiIHgyPSI3NDIiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjY5MiIgeDI9IjY5MiIgeTI9IjMiLz48bGluZSB4MT0iNjkyIiB4Mj0iNjkyIiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI2NDMiIHgyPSI2NDMiIHkyPSIzIi8+PGxpbmUgeDE9IjY0MyIgeDI9IjY0MyIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNTkzIiB4Mj0iNTkzIiB5Mj0iMyIvPjxsaW5lIHgxPSI1OTMiIHgyPSI1OTMiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjU0NCIgeDI9IjU0NCIgeTI9IjMiLz48bGluZSB4MT0iNTQ0IiB4Mj0iNTQ0IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI0OTQiIHgyPSI0OTQiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5NCIgeDI9IjQ5NCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNDQ1IiB4Mj0iNDQ1IiB5Mj0iMyIvPjxsaW5lIHgxPSI0NDUiIHgyPSI0NDUiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjM5NiIgeDI9IjM5NiIgeTI9IjMiLz48bGluZSB4MT0iMzk2IiB4Mj0iMzk2IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIzNDYiIHgyPSIzNDYiIHkyPSIzIi8+PGxpbmUgeDE9IjM0NiIgeDI9IjM0NiIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMjk3IiB4Mj0iMjk3IiB5Mj0iMyIvPjxsaW5lIHgxPSIyOTciIHgyPSIyOTciIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjI0NyIgeDI9IjI0NyIgeTI9IjMiLz48bGluZSB4MT0iMjQ3IiB4Mj0iMjQ3IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIxOTgiIHgyPSIxOTgiIHkyPSIzIi8+PGxpbmUgeDE9IjE5OCIgeDI9IjE5OCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMTQ4IiB4Mj0iMTQ4IiB5Mj0iMyIvPjxsaW5lIHgxPSIxNDgiIHgyPSIxNDgiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkyPSIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkxPSIyNiIgeTI9IjIzIi8+PC9nPjxnPjxnPjxyZWN0IHdpZHRoPSI3OTEiIGhlaWdodD0iMjYiIHN0eWxlPSJmaWxsLW9wYWNpdHk6MC4xO2ZpbGw6aHNsKDE3MCwxMDAlLDUwJSkiLz48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsLTkpIj48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg3NDIpIj48dGV4dCB5PSI2Ij4wPC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgwKSI+PHRleHQgeT0iNiI+MTU8L3RleHQ+PC9nPjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyNSwxMykiPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDM3MSkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj4xNi1iaXQgVlJBTSB3cml0ZSBhZGRyZXNzIGZvciBYREFUQS9YREFUQV8yPC90c3Bhbj48L3RleHQ+PC9nPjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyNSwzMykiLz48L2c+PC9nPjwvZz48L3N2Zz4="><br>Specifies VRAM address used when writing to VRAM via <code>XDATA</code>/<code>XDATA_2</code>.</dd>
<dt>0x6 <code>XDATA</code> (R+/W+) - VRAM memory value to read/write at VRAM address <code>RD_ADDR</code>/<code>WR_ADDR</code>, respectively</dt>
<dd>read/write VRAM value from VRAM at <code>RD_ADDR</code>/<code>WR_ADDR</code> and add <code>RD_INCR</code>/<code>WR_INCR</code> to <code>RD_ADDR</code>/<code>WR_ADDR</code>, respectively.<br>
<br><img src="data:image/svg+xml;charset=utf-8;base64,PD94bWwgdmVyc2lvbj0iMS4wIiBzdGFuZGFsb25lPSJubyI/Pgo8IURPQ1RZUEUgc3ZnIFBVQkxJQyAiLS8vVzNDLy9EVEQgU1ZHIDEuMS8vRU4iICJodHRwOi8vd3d3LnczLm9yZy9HcmFwaGljcy9TVkcvMS4xL0RURC9zdmcxMS5kdGQiPgo8IS0tIENyZWF0ZWQgd2l0aCBXYXZlRHJvbSAtLT4KPHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHhtbG5zOnhsaW5rPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rIiB3aWR0aD0iODAwIiBoZWlnaHQ9IjQyIiB2aWV3Qm94PSIwIDAgODAwIDQyIiBjbGFzcz0iV2F2ZURyb20iPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDAuNSwwLjUpIiB0ZXh0LWFuY2hvcj0ibWlkZGxlIiBmb250LXNpemU9IjE0IiBmb250LWZhbWlseT0ic2Fucy1zZXJpZiIgZm9udC13ZWlnaHQ9Im5vcm1hbCI+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoNCwxNCkiPjxnIHN0cm9rZT0iYmxhY2siIHN0cm9rZS13aWR0aD0iMSIgc3Ryb2tlLWxpbmVjYXA9InJvdW5kIj48bGluZSB4Mj0iNzkxIi8+PGxpbmUgeTI9IjI2Ii8+PGxpbmUgeDI9Ijc5MSIgeTE9IjI2IiB5Mj0iMjYiLz48bGluZSB4MT0iNzkxIiB4Mj0iNzkxIiB5Mj0iMjYiLz48bGluZSB4MT0iNzQyIiB4Mj0iNzQyIiB5Mj0iMyIvPjxsaW5lIHgxPSI3NDIiIHgyPSI3NDIiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjY5MiIgeDI9IjY5MiIgeTI9IjMiLz48bGluZSB4MT0iNjkyIiB4Mj0iNjkyIiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI2NDMiIHgyPSI2NDMiIHkyPSIzIi8+PGxpbmUgeDE9IjY0MyIgeDI9IjY0MyIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNTkzIiB4Mj0iNTkzIiB5Mj0iMyIvPjxsaW5lIHgxPSI1OTMiIHgyPSI1OTMiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjU0NCIgeDI9IjU0NCIgeTI9IjMiLz48bGluZSB4MT0iNTQ0IiB4Mj0iNTQ0IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI0OTQiIHgyPSI0OTQiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5NCIgeDI9IjQ5NCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNDQ1IiB4Mj0iNDQ1IiB5Mj0iMyIvPjxsaW5lIHgxPSI0NDUiIHgyPSI0NDUiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjM5NiIgeDI9IjM5NiIgeTI9IjMiLz48bGluZSB4MT0iMzk2IiB4Mj0iMzk2IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIzNDYiIHgyPSIzNDYiIHkyPSIzIi8+PGxpbmUgeDE9IjM0NiIgeDI9IjM0NiIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMjk3IiB4Mj0iMjk3IiB5Mj0iMyIvPjxsaW5lIHgxPSIyOTciIHgyPSIyOTciIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjI0NyIgeDI9IjI0NyIgeTI9IjMiLz48bGluZSB4MT0iMjQ3IiB4Mj0iMjQ3IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIxOTgiIHgyPSIxOTgiIHkyPSIzIi8+PGxpbmUgeDE9IjE5OCIgeDI9IjE5OCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMTQ4IiB4Mj0iMTQ4IiB5Mj0iMyIvPjxsaW5lIHgxPSIxNDgiIHgyPSIxNDgiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkyPSIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkxPSIyNiIgeTI9IjIzIi8+PC9nPjxnPjxnPjxyZWN0IHdpZHRoPSI3OTEiIGhlaWdodD0iMjYiIHN0eWxlPSJmaWxsLW9wYWNpdHk6MC4xO2ZpbGw6aHNsKDE3MCwxMDAlLDUwJSkiLz48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsLTkpIj48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg3NDIpIj48dGV4dCB5PSI2Ij4wPC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgwKSI+PHRleHQgeT0iNiI+MTU8L3RleHQ+PC9nPjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyNSwxMykiPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDM3MSkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj4xNi1iaXQgd29yZCB0byByZWFkL3dyaXRlIGZyb20gUkRfQUREUiAvIFdSX0FERFI8L3RzcGFuPjwvdGV4dD48L2c+PC9nPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDI1LDMzKSIvPjwvZz48L2c+PC9nPjwvc3ZnPg=="><br>When <code>XDATA</code> is read, returns data read from VRAM at <code>RD_ADDR</code>, adds <code>RD_INCR</code> to <code>RD_ADDR</code> and begins reading new value.<br>
When <code>XDATA</code> is written, begins writing value to VRAM at <code>WR_ADDR</code> and adds <code>WR_INCR</code> to <code>WR_ADDR</code>.</dd>
<dt>0x7 <code>XDATA_2</code> (R+/W+) - VRAM memory value to read/write at VRAM address <code>RD_ADDR</code>/<code>WR_ADDR</code>, respectively</dt>
<dd>read/write VRAM value from VRAM at <code>RD_ADDR</code>/<code>WR_ADDR</code> and add <code>RD_INCR</code>/<code>WR_INCR</code> to <code>RD_ADDR</code>/<code>WR_ADDR</code>, respectively.<br>
<br><img src="data:image/svg+xml;charset=utf-8;base64,PD94bWwgdmVyc2lvbj0iMS4wIiBzdGFuZGFsb25lPSJubyI/Pgo8IURPQ1RZUEUgc3ZnIFBVQkxJQyAiLS8vVzNDLy9EVEQgU1ZHIDEuMS8vRU4iICJodHRwOi8vd3d3LnczLm9yZy9HcmFwaGljcy9TVkcvMS4xL0RURC9zdmcxMS5kdGQiPgo8IS0tIENyZWF0ZWQgd2l0aCBXYXZlRHJvbSAtLT4KPHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHhtbG5zOnhsaW5rPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rIiB3aWR0aD0iODAwIiBoZWlnaHQ9IjQyIiB2aWV3Qm94PSIwIDAgODAwIDQyIiBjbGFzcz0iV2F2ZURyb20iPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDAuNSwwLjUpIiB0ZXh0LWFuY2hvcj0ibWlkZGxlIiBmb250LXNpemU9IjE0IiBmb250LWZhbWlseT0ic2Fucy1zZXJpZiIgZm9udC13ZWlnaHQ9Im5vcm1hbCI+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoNCwxNCkiPjxnIHN0cm9rZT0iYmxhY2siIHN0cm9rZS13aWR0aD0iMSIgc3Ryb2tlLWxpbmVjYXA9InJvdW5kIj48bGluZSB4Mj0iNzkxIi8+PGxpbmUgeTI9IjI2Ii8+PGxpbmUgeDI9Ijc5MSIgeTE9IjI2IiB5Mj0iMjYiLz48bGluZSB4MT0iNzkxIiB4Mj0iNzkxIiB5Mj0iMjYiLz48bGluZSB4MT0iNzQyIiB4Mj0iNzQyIiB5Mj0iMyIvPjxsaW5lIHgxPSI3NDIiIHgyPSI3NDIiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjY5MiIgeDI9IjY5MiIgeTI9IjMiLz48bGluZSB4MT0iNjkyIiB4Mj0iNjkyIiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI2NDMiIHgyPSI2NDMiIHkyPSIzIi8+PGxpbmUgeDE9IjY0MyIgeDI9IjY0MyIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNTkzIiB4Mj0iNTkzIiB5Mj0iMyIvPjxsaW5lIHgxPSI1OTMiIHgyPSI1OTMiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjU0NCIgeDI9IjU0NCIgeTI9IjMiLz48bGluZSB4MT0iNTQ0IiB4Mj0iNTQ0IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI0OTQiIHgyPSI0OTQiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5NCIgeDI9IjQ5NCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNDQ1IiB4Mj0iNDQ1IiB5Mj0iMyIvPjxsaW5lIHgxPSI0NDUiIHgyPSI0NDUiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjM5NiIgeDI9IjM5NiIgeTI9IjMiLz48bGluZSB4MT0iMzk2IiB4Mj0iMzk2IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIzNDYiIHgyPSIzNDYiIHkyPSIzIi8+PGxpbmUgeDE9IjM0NiIgeDI9IjM0NiIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMjk3IiB4Mj0iMjk3IiB5Mj0iMyIvPjxsaW5lIHgxPSIyOTciIHgyPSIyOTciIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjI0NyIgeDI9IjI0NyIgeTI9IjMiLz48bGluZSB4MT0iMjQ3IiB4Mj0iMjQ3IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIxOTgiIHgyPSIxOTgiIHkyPSIzIi8+PGxpbmUgeDE9IjE5OCIgeDI9IjE5OCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMTQ4IiB4Mj0iMTQ4IiB5Mj0iMyIvPjxsaW5lIHgxPSIxNDgiIHgyPSIxNDgiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkyPSIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkxPSIyNiIgeTI9IjIzIi8+PC9nPjxnPjxnPjxyZWN0IHdpZHRoPSI3OTEiIGhlaWdodD0iMjYiIHN0eWxlPSJmaWxsLW9wYWNpdHk6MC4xO2ZpbGw6aHNsKDE3MCwxMDAlLDUwJSkiLz48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsLTkpIj48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg3NDIpIj48dGV4dCB5PSI2Ij4wPC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgwKSI+PHRleHQgeT0iNiI+MTU8L3RleHQ+PC9nPjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyNSwxMykiPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDM3MSkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj4xNi1iaXQgd29yZCB0byByZWFkL3dyaXRlIGZyb20gUkRfQUREUiAvIFdSX0FERFI8L3RzcGFuPjwvdGV4dD48L2c+PC9nPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDI1LDMzKSIvPjwvZz48L2c+PC9nPjwvc3ZnPg=="><br>When <code>XDATA_2</code> is read, returns data from VRAM at <code>RD_ADDR</code>, adds <code>RD_INCR</code> to <code>RD_ADDR</code> and begins reading new VRAM value.<br>
When <code>XDATA_2</code> is written, begins writing value to VRAM at <code>WR_ADDR</code> and adds <code>WR_INCR</code> to <code>WR_ADDR</code>.<br>
NOTE: This register is identical to <code>XDATA</code> to allow for 32-bit &quot;long&quot; MOVEP.L transfers to/from <code>XDATA</code> for additional speed.</dd>
<dt>0x8 <code>XSYS_CTRL</code> (R/W+) - draw busy status, reconfigure, interrupt control and write masking control [TODO]</dt>
<dd>read draw busy, write to reboot FPGA or read/write interrupt control/status and <code>XDATA</code> nibble write mask.<br>
<br><img src="data:image/svg+xml;charset=utf-8;base64,PD94bWwgdmVyc2lvbj0iMS4wIiBzdGFuZGFsb25lPSJubyI/Pgo8IURPQ1RZUEUgc3ZnIFBVQkxJQyAiLS8vVzNDLy9EVEQgU1ZHIDEuMS8vRU4iICJodHRwOi8vd3d3LnczLm9yZy9HcmFwaGljcy9TVkcvMS4xL0RURC9zdmcxMS5kdGQiPgo8IS0tIENyZWF0ZWQgd2l0aCBXYXZlRHJvbSAtLT4KPHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHhtbG5zOnhsaW5rPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rIiB3aWR0aD0iODAwIiBoZWlnaHQ9Ijk4IiB2aWV3Qm94PSIwIDAgODAwIDk4IiBjbGFzcz0iV2F2ZURyb20iPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDAuNSwwLjUpIiB0ZXh0LWFuY2hvcj0ibWlkZGxlIiBmb250LXNpemU9IjE0IiBmb250LWZhbWlseT0ic2Fucy1zZXJpZiIgZm9udC13ZWlnaHQ9Im5vcm1hbCI+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoNCwxNCkiPjxnIHN0cm9rZT0iYmxhY2siIHN0cm9rZS13aWR0aD0iMSIgc3Ryb2tlLWxpbmVjYXA9InJvdW5kIj48bGluZSB4Mj0iNzkxIi8+PGxpbmUgeTI9IjI2Ii8+PGxpbmUgeDI9Ijc5MSIgeTE9IjI2IiB5Mj0iMjYiLz48bGluZSB4MT0iNzkxIiB4Mj0iNzkxIiB5Mj0iMjYiLz48bGluZSB4MT0iNzQyIiB4Mj0iNzQyIiB5Mj0iMyIvPjxsaW5lIHgxPSI3NDIiIHgyPSI3NDIiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjY5MiIgeDI9IjY5MiIgeTI9IjMiLz48bGluZSB4MT0iNjkyIiB4Mj0iNjkyIiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI2NDMiIHgyPSI2NDMiIHkyPSIzIi8+PGxpbmUgeDE9IjY0MyIgeDI9IjY0MyIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNTkzIiB4Mj0iNTkzIiB5Mj0iMyIvPjxsaW5lIHgxPSI1OTMiIHgyPSI1OTMiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjU0NCIgeDI9IjU0NCIgeTI9IjMiLz48bGluZSB4MT0iNTQ0IiB4Mj0iNTQ0IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI0OTQiIHgyPSI0OTQiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5NCIgeDI9IjQ5NCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNDQ1IiB4Mj0iNDQ1IiB5Mj0iMyIvPjxsaW5lIHgxPSI0NDUiIHgyPSI0NDUiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjM5NiIgeDI9IjM5NiIgeTI9IjI2Ii8+PGxpbmUgeDE9IjM0NiIgeDI9IjM0NiIgeTI9IjMiLz48bGluZSB4MT0iMzQ2IiB4Mj0iMzQ2IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIyOTciIHgyPSIyOTciIHkyPSIzIi8+PGxpbmUgeDE9IjI5NyIgeDI9IjI5NyIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMjQ3IiB4Mj0iMjQ3IiB5Mj0iMjYiLz48bGluZSB4MT0iMTk4IiB4Mj0iMTk4IiB5Mj0iMjYiLz48bGluZSB4MT0iMTQ4IiB4Mj0iMTQ4IiB5Mj0iMyIvPjxsaW5lIHgxPSIxNDgiIHgyPSIxNDgiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkyPSIyNiIvPjxsaW5lIHgxPSI0OSIgeDI9IjQ5IiB5Mj0iMjYiLz48L2c+PGc+PGc+PHJlY3QgeD0iMzk2IiB3aWR0aD0iMzk2IiBoZWlnaHQ9IjI2IiBzdHlsZT0iZmlsbC1vcGFjaXR5OjAuMTtmaWxsOmhzbCgxNzAsMTAwJSw1MCUpIi8+PHJlY3QgeD0iMjQ3IiB3aWR0aD0iMTQ4IiBoZWlnaHQ9IjI2IiBzdHlsZT0iZmlsbC1vcGFjaXR5OjAuMTtmaWxsOmhzbCgyMTUsMTAwJSw1MCUpIi8+PHJlY3QgeD0iMTk4IiB3aWR0aD0iNDkiIGhlaWdodD0iMjYiIHN0eWxlPSJmaWxsLW9wYWNpdHk6MC4xO2ZpbGw6aHNsKDQ1LDEwMCUsNTAlKSIvPjxyZWN0IHg9Ijk5IiB3aWR0aD0iOTkiIGhlaWdodD0iMjYiIHN0eWxlPSJmaWxsLW9wYWNpdHk6MC4xO2ZpbGw6aHNsKDAsMTAwJSw1MCUpIi8+PHJlY3QgeD0iNDkiIHdpZHRoPSI0OSIgaGVpZ2h0PSIyNiIgc3R5bGU9ImZpbGwtb3BhY2l0eTowLjE7ZmlsbDpoc2woMCwxMDAlLDUwJSkiLz48cmVjdCB3aWR0aD0iNDkiIGhlaWdodD0iMjYiIHN0eWxlPSJmaWxsLW9wYWNpdHk6MC4xO2ZpbGw6aHNsKDEyNiwxMDAlLDUwJSkiLz48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsLTkpIj48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg3NDIpIj48dGV4dCB5PSI2Ij4wPC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgzOTYpIj48dGV4dCB5PSI2Ij43PC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgzNDYpIj48dGV4dCB5PSI2Ij44PC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyNDcpIj48dGV4dCB5PSI2Ij4xMDwvdGV4dD48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMTk4KSI+PHRleHQgeT0iNiI+MTE8L3RleHQ+PC9nPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDE0OCkiPjx0ZXh0IHk9IjYiPjEyPC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg5OSkiPjx0ZXh0IHk9IjYiPjEzPC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg0OSkiPjx0ZXh0IHk9IjYiPjE0PC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgwKSI+PHRleHQgeT0iNiI+MTU8L3RleHQ+PC9nPjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyNSwxMykiPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDU2OSkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj5YREFUQSAvIFhEQVRBXzIgbmliYmxlIHdyaXRlIG1hc2s8L3RzcGFuPjwvdGV4dD48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjk3KSI+PHRleHQgeT0iNiI+PHRzcGFuPmludGVycnVwdCBzb3VyY2U8L3RzcGFuPjwvdGV4dD48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMTk4KSI+PHRleHQgeT0iNiI+PHRzcGFuPmludHIuIGVuPC90c3Bhbj48L3RleHQ+PC9nPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDEyNCkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj5ib290IGNvbmZpZzwvdHNwYW4+PC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg0OSkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj5ib290PC90c3Bhbj48L3RleHQ+PC9nPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDApIj48dGV4dCB5PSI2Ij48dHNwYW4+YnVzeTwvdHNwYW4+PC90ZXh0PjwvZz48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsMzMpIj48Zz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg1NjkpIj48dGV4dCB5PSI2Ij48dHNwYW4+Wzc6NF0gZm9yIFhEQVRBLCBbMzowXSBmb3IgWERBVEFfMjwvdHNwYW4+PC90ZXh0PjwvZz48L2c+PGc+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjk3KSI+PHRleHQgeT0iNiI+PHRzcGFuPlsxMF0gdnN5bmMgaW50cjwvdHNwYW4+PC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyOTcsMTQpIj48dGV4dCB5PSI2Ij48dHNwYW4+WzldIGNvcHBlciBpbnRyPC90c3Bhbj48L3RleHQ+PC9nPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDI5NywyOCkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj5bOF0gZHJhdyBkb25lIGludHI8L3RzcGFuPjwvdGV4dD48L2c+PC9nPjxnPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDE5OCkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj4wID0gb2ZmPC90c3Bhbj48L3RleHQ+PC9nPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDE5OCwxNCkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj4xID0gb248L3RzcGFuPjwvdGV4dD48L2c+PC9nPjxnPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDEyNCkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj4wMCA9IDY0MHg0ODA8L3RzcGFuPjwvdGV4dD48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMTI0LDE0KSI+PHRleHQgeT0iNiI+PHRzcGFuPjAxID0gODQ4eDQ4MDwvdHNwYW4+PC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgxMjQsMjgpIj48dGV4dCB5PSI2Ij48dHNwYW4+MTAgPSBjdXN0b20yPC90c3Bhbj48L3RleHQ+PC9nPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDEyNCw0MikiPjx0ZXh0IHk9IjYiPjx0c3Bhbj4xMSA9IGN1c3RvbTM8L3RzcGFuPjwvdGV4dD48L2c+PC9nPjxnPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDQ5KSI+PHRleHQgeT0iNiI+PHRzcGFuPjEgPTwvdHNwYW4+PC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg0OSwxNCkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj5ib290PC90c3Bhbj48L3RleHQ+PC9nPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDQ5LDI4KSI+PHRleHQgeT0iNiI+PHRzcGFuPkZQR0E8L3RzcGFuPjwvdGV4dD48L2c+PC9nPjxnPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDApIj48dGV4dCB5PSI2Ij48dHNwYW4+MCA9IGlkbGU8L3RzcGFuPjwvdGV4dD48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMCwxNCkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj4xID0gYnVzeTwvdHNwYW4+PC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgwLDI4KSI+PHRleHQgeT0iNiI+PHRzcGFuPmRyYXdpbmc8L3RzcGFuPjwvdGV4dD48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMCw0MikiPjx0ZXh0IHk9IjYiPjx0c3Bhbi8+PC90ZXh0PjwvZz48L2c+PC9nPjwvZz48L2c+PC9nPjwvc3ZnPg=="><br>When <code>XSYS_CTRL</code> is read:<br>&#x2003;[15] is draw busy, [11] is interrupt enable, [10-8] is interupt source, [7-0] is <code>XDATA</code>/<code>XDATA_2</code> nibble write mask.<br>
When <code>XSYS_CTRL</code> is written:<br>&#x2003;[14] set to reboot FPGA to [13-12] config, [11] set interrupt enable, [10-8] set also <em>generates</em> interrupt, [7-0] set nibble mask.</dd>
<dt>0x9 <code>XSYS_TIMER</code> (RO) - 1/10<sup>th</sup> of millisecond timer (0 - 6553.5 ms)</dt>
<dd>read-only 16-bit timer, increments every 1/10<sup>th</sup> of a millisecond<br>
<br><img src="data:image/svg+xml;charset=utf-8;base64,PD94bWwgdmVyc2lvbj0iMS4wIiBzdGFuZGFsb25lPSJubyI/Pgo8IURPQ1RZUEUgc3ZnIFBVQkxJQyAiLS8vVzNDLy9EVEQgU1ZHIDEuMS8vRU4iICJodHRwOi8vd3d3LnczLm9yZy9HcmFwaGljcy9TVkcvMS4xL0RURC9zdmcxMS5kdGQiPgo8IS0tIENyZWF0ZWQgd2l0aCBXYXZlRHJvbSAtLT4KPHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHhtbG5zOnhsaW5rPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rIiB3aWR0aD0iODAwIiBoZWlnaHQ9IjQyIiB2aWV3Qm94PSIwIDAgODAwIDQyIiBjbGFzcz0iV2F2ZURyb20iPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDAuNSwwLjUpIiB0ZXh0LWFuY2hvcj0ibWlkZGxlIiBmb250LXNpemU9IjE0IiBmb250LWZhbWlseT0ic2Fucy1zZXJpZiIgZm9udC13ZWlnaHQ9Im5vcm1hbCI+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoNCwxNCkiPjxnIHN0cm9rZT0iYmxhY2siIHN0cm9rZS13aWR0aD0iMSIgc3Ryb2tlLWxpbmVjYXA9InJvdW5kIj48bGluZSB4Mj0iNzkxIi8+PGxpbmUgeTI9IjI2Ii8+PGxpbmUgeDI9Ijc5MSIgeTE9IjI2IiB5Mj0iMjYiLz48bGluZSB4MT0iNzkxIiB4Mj0iNzkxIiB5Mj0iMjYiLz48bGluZSB4MT0iNzQyIiB4Mj0iNzQyIiB5Mj0iMyIvPjxsaW5lIHgxPSI3NDIiIHgyPSI3NDIiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjY5MiIgeDI9IjY5MiIgeTI9IjMiLz48bGluZSB4MT0iNjkyIiB4Mj0iNjkyIiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI2NDMiIHgyPSI2NDMiIHkyPSIzIi8+PGxpbmUgeDE9IjY0MyIgeDI9IjY0MyIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNTkzIiB4Mj0iNTkzIiB5Mj0iMyIvPjxsaW5lIHgxPSI1OTMiIHgyPSI1OTMiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjU0NCIgeDI9IjU0NCIgeTI9IjMiLz48bGluZSB4MT0iNTQ0IiB4Mj0iNTQ0IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI0OTQiIHgyPSI0OTQiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5NCIgeDI9IjQ5NCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNDQ1IiB4Mj0iNDQ1IiB5Mj0iMyIvPjxsaW5lIHgxPSI0NDUiIHgyPSI0NDUiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjM5NiIgeDI9IjM5NiIgeTI9IjMiLz48bGluZSB4MT0iMzk2IiB4Mj0iMzk2IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIzNDYiIHgyPSIzNDYiIHkyPSIzIi8+PGxpbmUgeDE9IjM0NiIgeDI9IjM0NiIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMjk3IiB4Mj0iMjk3IiB5Mj0iMyIvPjxsaW5lIHgxPSIyOTciIHgyPSIyOTciIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjI0NyIgeDI9IjI0NyIgeTI9IjMiLz48bGluZSB4MT0iMjQ3IiB4Mj0iMjQ3IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIxOTgiIHgyPSIxOTgiIHkyPSIzIi8+PGxpbmUgeDE9IjE5OCIgeDI9IjE5OCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMTQ4IiB4Mj0iMTQ4IiB5Mj0iMyIvPjxsaW5lIHgxPSIxNDgiIHgyPSIxNDgiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkyPSIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkxPSIyNiIgeTI9IjIzIi8+PC9nPjxnPjxnPjxyZWN0IHdpZHRoPSI3OTEiIGhlaWdodD0iMjYiIHN0eWxlPSJmaWxsLW9wYWNpdHk6MC4xO2ZpbGw6aHNsKDE3MCwxMDAlLDUwJSkiLz48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsLTkpIj48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg3NDIpIj48dGV4dCB5PSI2Ij4wPC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgwKSI+PHRleHQgeT0iNiI+MTU8L3RleHQ+PC9nPjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyNSwxMykiPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDM3MSkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj4xNi1iaXQgdGVudGggb2YgbWlsbGlzZWNvbmQgdGltZXI8L3RzcGFuPjwvdGV4dD48L2c+PC9nPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDI1LDMzKSIvPjwvZz48L2c+PC9nPjwvc3ZnPg=="><br>Can be used for fairly accurate timing.  When value wraps, internal fractional value is maintined (so as accurate<br>
as FPGA PLL clock).</dd>
<dt>0xA <code>UNUSED_A</code> (R/W) - unused register 0xA</dt>
<dd>unused direct register 0xA</dd>
<dt>0xB <code>UNUSED_B</code> (R/W) - unused register 0xB</dt>
<dd>unused direct register 0xB</dd>
<dt>0xC <code>RW_INCR</code> (R/W) - increment value for <code>RW_ADDR</code> when <code>RW_DATA</code>/<code>RW_DATA_2</code> is read or written</dt>
<dd>read/write twos-complement value added to <code>RW_ADDR</code> when <code>RW_DATA</code> or <code>RW_DATA_2</code> is read from or written to.<br>
<br><img src="data:image/svg+xml;charset=utf-8;base64,PD94bWwgdmVyc2lvbj0iMS4wIiBzdGFuZGFsb25lPSJubyI/Pgo8IURPQ1RZUEUgc3ZnIFBVQkxJQyAiLS8vVzNDLy9EVEQgU1ZHIDEuMS8vRU4iICJodHRwOi8vd3d3LnczLm9yZy9HcmFwaGljcy9TVkcvMS4xL0RURC9zdmcxMS5kdGQiPgo8IS0tIENyZWF0ZWQgd2l0aCBXYXZlRHJvbSAtLT4KPHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHhtbG5zOnhsaW5rPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rIiB3aWR0aD0iODAwIiBoZWlnaHQ9IjQyIiB2aWV3Qm94PSIwIDAgODAwIDQyIiBjbGFzcz0iV2F2ZURyb20iPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDAuNSwwLjUpIiB0ZXh0LWFuY2hvcj0ibWlkZGxlIiBmb250LXNpemU9IjE0IiBmb250LWZhbWlseT0ic2Fucy1zZXJpZiIgZm9udC13ZWlnaHQ9Im5vcm1hbCI+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoNCwxNCkiPjxnIHN0cm9rZT0iYmxhY2siIHN0cm9rZS13aWR0aD0iMSIgc3Ryb2tlLWxpbmVjYXA9InJvdW5kIj48bGluZSB4Mj0iNzkxIi8+PGxpbmUgeTI9IjI2Ii8+PGxpbmUgeDI9Ijc5MSIgeTE9IjI2IiB5Mj0iMjYiLz48bGluZSB4MT0iNzkxIiB4Mj0iNzkxIiB5Mj0iMjYiLz48bGluZSB4MT0iNzQyIiB4Mj0iNzQyIiB5Mj0iMyIvPjxsaW5lIHgxPSI3NDIiIHgyPSI3NDIiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjY5MiIgeDI9IjY5MiIgeTI9IjMiLz48bGluZSB4MT0iNjkyIiB4Mj0iNjkyIiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI2NDMiIHgyPSI2NDMiIHkyPSIzIi8+PGxpbmUgeDE9IjY0MyIgeDI9IjY0MyIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNTkzIiB4Mj0iNTkzIiB5Mj0iMyIvPjxsaW5lIHgxPSI1OTMiIHgyPSI1OTMiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjU0NCIgeDI9IjU0NCIgeTI9IjMiLz48bGluZSB4MT0iNTQ0IiB4Mj0iNTQ0IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI0OTQiIHgyPSI0OTQiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5NCIgeDI9IjQ5NCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNDQ1IiB4Mj0iNDQ1IiB5Mj0iMyIvPjxsaW5lIHgxPSI0NDUiIHgyPSI0NDUiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjM5NiIgeDI9IjM5NiIgeTI9IjMiLz48bGluZSB4MT0iMzk2IiB4Mj0iMzk2IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIzNDYiIHgyPSIzNDYiIHkyPSIzIi8+PGxpbmUgeDE9IjM0NiIgeDI9IjM0NiIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMjk3IiB4Mj0iMjk3IiB5Mj0iMyIvPjxsaW5lIHgxPSIyOTciIHgyPSIyOTciIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjI0NyIgeDI9IjI0NyIgeTI9IjMiLz48bGluZSB4MT0iMjQ3IiB4Mj0iMjQ3IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIxOTgiIHgyPSIxOTgiIHkyPSIzIi8+PGxpbmUgeDE9IjE5OCIgeDI9IjE5OCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMTQ4IiB4Mj0iMTQ4IiB5Mj0iMyIvPjxsaW5lIHgxPSIxNDgiIHgyPSIxNDgiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkyPSIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkxPSIyNiIgeTI9IjIzIi8+PC9nPjxnPjxnPjxyZWN0IHdpZHRoPSI3OTEiIGhlaWdodD0iMjYiIHN0eWxlPSJmaWxsLW9wYWNpdHk6MC4xO2ZpbGw6aHNsKDE3MCwxMDAlLDUwJSkiLz48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsLTkpIj48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg3NDIpIj48dGV4dCB5PSI2Ij4wPC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgwKSI+PHRleHQgeT0iNiI+MTU8L3RleHQ+PC9nPjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyNSwxMykiPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDM3MSkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj4xNi1iaXQgUldfSU5DUiB2YWx1ZSBmb3IgUldfQUREUjwvdHNwYW4+PC90ZXh0PjwvZz48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsMzMpIi8+PC9nPjwvZz48L2c+PC9zdmc+"><br>Allows quickly reading/writing Xosera VRAM from <code>RW_DATA</code>/<code>RW_DATA_2</code> when using a fixed <code>RW_ADDR</code> increment.<br>
Added to <code>RW_ADDR</code> when <code>RW_DATA</code> or <code>RW_DATA_2</code> is read from (twos complement so value can be negative).</dd>
<dt>0xD <code>RW_ADDR</code> (R/W+) - VRAM read/write address for accessed at <code>RW_DATA</code>/<code>RW_DATA_2</code></dt>
<dd>read/write VRAM address read when <code>RW_DATA</code> or <code>RW_DATA_2</code> is read from or written to.<br>
<br><img src="data:image/svg+xml;charset=utf-8;base64,PD94bWwgdmVyc2lvbj0iMS4wIiBzdGFuZGFsb25lPSJubyI/Pgo8IURPQ1RZUEUgc3ZnIFBVQkxJQyAiLS8vVzNDLy9EVEQgU1ZHIDEuMS8vRU4iICJodHRwOi8vd3d3LnczLm9yZy9HcmFwaGljcy9TVkcvMS4xL0RURC9zdmcxMS5kdGQiPgo8IS0tIENyZWF0ZWQgd2l0aCBXYXZlRHJvbSAtLT4KPHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHhtbG5zOnhsaW5rPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rIiB3aWR0aD0iODAwIiBoZWlnaHQ9IjQyIiB2aWV3Qm94PSIwIDAgODAwIDQyIiBjbGFzcz0iV2F2ZURyb20iPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDAuNSwwLjUpIiB0ZXh0LWFuY2hvcj0ibWlkZGxlIiBmb250LXNpemU9IjE0IiBmb250LWZhbWlseT0ic2Fucy1zZXJpZiIgZm9udC13ZWlnaHQ9Im5vcm1hbCI+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoNCwxNCkiPjxnIHN0cm9rZT0iYmxhY2siIHN0cm9rZS13aWR0aD0iMSIgc3Ryb2tlLWxpbmVjYXA9InJvdW5kIj48bGluZSB4Mj0iNzkxIi8+PGxpbmUgeTI9IjI2Ii8+PGxpbmUgeDI9Ijc5MSIgeTE9IjI2IiB5Mj0iMjYiLz48bGluZSB4MT0iNzkxIiB4Mj0iNzkxIiB5Mj0iMjYiLz48bGluZSB4MT0iNzQyIiB4Mj0iNzQyIiB5Mj0iMyIvPjxsaW5lIHgxPSI3NDIiIHgyPSI3NDIiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjY5MiIgeDI9IjY5MiIgeTI9IjMiLz48bGluZSB4MT0iNjkyIiB4Mj0iNjkyIiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI2NDMiIHgyPSI2NDMiIHkyPSIzIi8+PGxpbmUgeDE9IjY0MyIgeDI9IjY0MyIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNTkzIiB4Mj0iNTkzIiB5Mj0iMyIvPjxsaW5lIHgxPSI1OTMiIHgyPSI1OTMiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjU0NCIgeDI9IjU0NCIgeTI9IjMiLz48bGluZSB4MT0iNTQ0IiB4Mj0iNTQ0IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI0OTQiIHgyPSI0OTQiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5NCIgeDI9IjQ5NCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNDQ1IiB4Mj0iNDQ1IiB5Mj0iMyIvPjxsaW5lIHgxPSI0NDUiIHgyPSI0NDUiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjM5NiIgeDI9IjM5NiIgeTI9IjMiLz48bGluZSB4MT0iMzk2IiB4Mj0iMzk2IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIzNDYiIHgyPSIzNDYiIHkyPSIzIi8+PGxpbmUgeDE9IjM0NiIgeDI9IjM0NiIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMjk3IiB4Mj0iMjk3IiB5Mj0iMyIvPjxsaW5lIHgxPSIyOTciIHgyPSIyOTciIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjI0NyIgeDI9IjI0NyIgeTI9IjMiLz48bGluZSB4MT0iMjQ3IiB4Mj0iMjQ3IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIxOTgiIHgyPSIxOTgiIHkyPSIzIi8+PGxpbmUgeDE9IjE5OCIgeDI9IjE5OCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMTQ4IiB4Mj0iMTQ4IiB5Mj0iMyIvPjxsaW5lIHgxPSIxNDgiIHgyPSIxNDgiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkyPSIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkxPSIyNiIgeTI9IjIzIi8+PC9nPjxnPjxnPjxyZWN0IHdpZHRoPSI3OTEiIGhlaWdodD0iMjYiIHN0eWxlPSJmaWxsLW9wYWNpdHk6MC4xO2ZpbGw6aHNsKDE3MCwxMDAlLDUwJSkiLz48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsLTkpIj48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg3NDIpIj48dGV4dCB5PSI2Ij4wPC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgwKSI+PHRleHQgeT0iNiI+MTU8L3RleHQ+PC9nPjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyNSwxMykiPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDM3MSkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj4xNi1iaXQgVlJBTSByZWFkIG9yIHdyaXRlIGFkZHJlc3MgZm9yIFJXX0RBVEEgLyBSV19EQVRBXzI8L3RzcGFuPjwvdGV4dD48L2c+PC9nPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDI1LDMzKSIvPjwvZz48L2c+PC9nPjwvc3ZnPg=="><br>Specifies VRAM address used when reading or writing from VRAM via <code>RW_DATA</code>/<code>RW_DATA_2</code>.<br>
When <code>RW_ADDR</code> is written (or incremented by <code>RW_INCR</code>) the corresponding word in VRAM is read and made<br>
available for reading at <code>WR_DATA</code> or <code>WR_DATA_2</code>.  Since this read always happens (even when only intending to write), prefer RW_ADDR for<br>
reading (but minor overhead).</dd>
<dt>0xE <code>RW_DATA</code> (R+/W+) - VRAM memory value to read/write at VRAM address <code>RW_ADDR</code></dt>
<dd>read or write VRAM value in VRAM at <code>RW_ADDR</code> and add <code>RW_INCR</code> to <code>RW_ADDR</code><br>
<br><img src="data:image/svg+xml;charset=utf-8;base64,PD94bWwgdmVyc2lvbj0iMS4wIiBzdGFuZGFsb25lPSJubyI/Pgo8IURPQ1RZUEUgc3ZnIFBVQkxJQyAiLS8vVzNDLy9EVEQgU1ZHIDEuMS8vRU4iICJodHRwOi8vd3d3LnczLm9yZy9HcmFwaGljcy9TVkcvMS4xL0RURC9zdmcxMS5kdGQiPgo8IS0tIENyZWF0ZWQgd2l0aCBXYXZlRHJvbSAtLT4KPHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHhtbG5zOnhsaW5rPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rIiB3aWR0aD0iODAwIiBoZWlnaHQ9IjQyIiB2aWV3Qm94PSIwIDAgODAwIDQyIiBjbGFzcz0iV2F2ZURyb20iPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDAuNSwwLjUpIiB0ZXh0LWFuY2hvcj0ibWlkZGxlIiBmb250LXNpemU9IjE0IiBmb250LWZhbWlseT0ic2Fucy1zZXJpZiIgZm9udC13ZWlnaHQ9Im5vcm1hbCI+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoNCwxNCkiPjxnIHN0cm9rZT0iYmxhY2siIHN0cm9rZS13aWR0aD0iMSIgc3Ryb2tlLWxpbmVjYXA9InJvdW5kIj48bGluZSB4Mj0iNzkxIi8+PGxpbmUgeTI9IjI2Ii8+PGxpbmUgeDI9Ijc5MSIgeTE9IjI2IiB5Mj0iMjYiLz48bGluZSB4MT0iNzkxIiB4Mj0iNzkxIiB5Mj0iMjYiLz48bGluZSB4MT0iNzQyIiB4Mj0iNzQyIiB5Mj0iMyIvPjxsaW5lIHgxPSI3NDIiIHgyPSI3NDIiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjY5MiIgeDI9IjY5MiIgeTI9IjMiLz48bGluZSB4MT0iNjkyIiB4Mj0iNjkyIiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI2NDMiIHgyPSI2NDMiIHkyPSIzIi8+PGxpbmUgeDE9IjY0MyIgeDI9IjY0MyIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNTkzIiB4Mj0iNTkzIiB5Mj0iMyIvPjxsaW5lIHgxPSI1OTMiIHgyPSI1OTMiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjU0NCIgeDI9IjU0NCIgeTI9IjMiLz48bGluZSB4MT0iNTQ0IiB4Mj0iNTQ0IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI0OTQiIHgyPSI0OTQiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5NCIgeDI9IjQ5NCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNDQ1IiB4Mj0iNDQ1IiB5Mj0iMyIvPjxsaW5lIHgxPSI0NDUiIHgyPSI0NDUiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjM5NiIgeDI9IjM5NiIgeTI9IjMiLz48bGluZSB4MT0iMzk2IiB4Mj0iMzk2IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIzNDYiIHgyPSIzNDYiIHkyPSIzIi8+PGxpbmUgeDE9IjM0NiIgeDI9IjM0NiIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMjk3IiB4Mj0iMjk3IiB5Mj0iMyIvPjxsaW5lIHgxPSIyOTciIHgyPSIyOTciIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjI0NyIgeDI9IjI0NyIgeTI9IjMiLz48bGluZSB4MT0iMjQ3IiB4Mj0iMjQ3IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIxOTgiIHgyPSIxOTgiIHkyPSIzIi8+PGxpbmUgeDE9IjE5OCIgeDI9IjE5OCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMTQ4IiB4Mj0iMTQ4IiB5Mj0iMyIvPjxsaW5lIHgxPSIxNDgiIHgyPSIxNDgiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkyPSIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkxPSIyNiIgeTI9IjIzIi8+PC9nPjxnPjxnPjxyZWN0IHdpZHRoPSI3OTEiIGhlaWdodD0iMjYiIHN0eWxlPSJmaWxsLW9wYWNpdHk6MC4xO2ZpbGw6aHNsKDE3MCwxMDAlLDUwJSkiLz48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsLTkpIj48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg3NDIpIj48dGV4dCB5PSI2Ij4wPC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgwKSI+PHRleHQgeT0iNiI+MTU8L3RleHQ+PC9nPjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyNSwxMykiPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDM3MSkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj4xNi1iaXQgd29yZCB0byByZWFkIG9yIHdyaXRlIGZyb20gUldfQUREUjwvdHNwYW4+PC90ZXh0PjwvZz48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsMzMpIi8+PC9nPjwvZz48L2c+PC9zdmc+"><br>When <code>RW_DATA</code> is read, returns data from VRAM at <code>RW_ADDR</code>, adds <code>RW_INCR</code> to <code>RW_ADDR</code> and begins reading new VRAM value.<br>
When <code>RW_DATA</code> is written, begins writing value to VRAM at <code>RW_ADDR</code> and adds <code>RW_INCR</code> to <code>RW_ADDR</code> and begins reading new VRAM value.</dd>
<dt>0xF <code>RW_DATA_2</code> (R+/W+) - VRAM memory value to read/write at VRAM address <code>RW_ADDR</code></dt>
<dd>read or write VRAM value in VRAM at <code>RW_ADDR</code> and add <code>RW_INCR</code> to <code>RW_ADDR</code><br>
<br><img src="data:image/svg+xml;charset=utf-8;base64,PD94bWwgdmVyc2lvbj0iMS4wIiBzdGFuZGFsb25lPSJubyI/Pgo8IURPQ1RZUEUgc3ZnIFBVQkxJQyAiLS8vVzNDLy9EVEQgU1ZHIDEuMS8vRU4iICJodHRwOi8vd3d3LnczLm9yZy9HcmFwaGljcy9TVkcvMS4xL0RURC9zdmcxMS5kdGQiPgo8IS0tIENyZWF0ZWQgd2l0aCBXYXZlRHJvbSAtLT4KPHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHhtbG5zOnhsaW5rPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rIiB3aWR0aD0iODAwIiBoZWlnaHQ9IjQyIiB2aWV3Qm94PSIwIDAgODAwIDQyIiBjbGFzcz0iV2F2ZURyb20iPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDAuNSwwLjUpIiB0ZXh0LWFuY2hvcj0ibWlkZGxlIiBmb250LXNpemU9IjE0IiBmb250LWZhbWlseT0ic2Fucy1zZXJpZiIgZm9udC13ZWlnaHQ9Im5vcm1hbCI+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoNCwxNCkiPjxnIHN0cm9rZT0iYmxhY2siIHN0cm9rZS13aWR0aD0iMSIgc3Ryb2tlLWxpbmVjYXA9InJvdW5kIj48bGluZSB4Mj0iNzkxIi8+PGxpbmUgeTI9IjI2Ii8+PGxpbmUgeDI9Ijc5MSIgeTE9IjI2IiB5Mj0iMjYiLz48bGluZSB4MT0iNzkxIiB4Mj0iNzkxIiB5Mj0iMjYiLz48bGluZSB4MT0iNzQyIiB4Mj0iNzQyIiB5Mj0iMyIvPjxsaW5lIHgxPSI3NDIiIHgyPSI3NDIiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjY5MiIgeDI9IjY5MiIgeTI9IjMiLz48bGluZSB4MT0iNjkyIiB4Mj0iNjkyIiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI2NDMiIHgyPSI2NDMiIHkyPSIzIi8+PGxpbmUgeDE9IjY0MyIgeDI9IjY0MyIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNTkzIiB4Mj0iNTkzIiB5Mj0iMyIvPjxsaW5lIHgxPSI1OTMiIHgyPSI1OTMiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjU0NCIgeDI9IjU0NCIgeTI9IjMiLz48bGluZSB4MT0iNTQ0IiB4Mj0iNTQ0IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSI0OTQiIHgyPSI0OTQiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5NCIgeDI9IjQ5NCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iNDQ1IiB4Mj0iNDQ1IiB5Mj0iMyIvPjxsaW5lIHgxPSI0NDUiIHgyPSI0NDUiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjM5NiIgeDI9IjM5NiIgeTI9IjMiLz48bGluZSB4MT0iMzk2IiB4Mj0iMzk2IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIzNDYiIHgyPSIzNDYiIHkyPSIzIi8+PGxpbmUgeDE9IjM0NiIgeDI9IjM0NiIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMjk3IiB4Mj0iMjk3IiB5Mj0iMyIvPjxsaW5lIHgxPSIyOTciIHgyPSIyOTciIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjI0NyIgeDI9IjI0NyIgeTI9IjMiLz48bGluZSB4MT0iMjQ3IiB4Mj0iMjQ3IiB5MT0iMjYiIHkyPSIyMyIvPjxsaW5lIHgxPSIxOTgiIHgyPSIxOTgiIHkyPSIzIi8+PGxpbmUgeDE9IjE5OCIgeDI9IjE5OCIgeTE9IjI2IiB5Mj0iMjMiLz48bGluZSB4MT0iMTQ4IiB4Mj0iMTQ4IiB5Mj0iMyIvPjxsaW5lIHgxPSIxNDgiIHgyPSIxNDgiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkyPSIzIi8+PGxpbmUgeDE9Ijk5IiB4Mj0iOTkiIHkxPSIyNiIgeTI9IjIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkyPSIzIi8+PGxpbmUgeDE9IjQ5IiB4Mj0iNDkiIHkxPSIyNiIgeTI9IjIzIi8+PC9nPjxnPjxnPjxyZWN0IHdpZHRoPSI3OTEiIGhlaWdodD0iMjYiIHN0eWxlPSJmaWxsLW9wYWNpdHk6MC4xO2ZpbGw6aHNsKDE3MCwxMDAlLDUwJSkiLz48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsLTkpIj48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSg3NDIpIj48dGV4dCB5PSI2Ij4wPC90ZXh0PjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgwKSI+PHRleHQgeT0iNiI+MTU8L3RleHQ+PC9nPjwvZz48ZyB0cmFuc2Zvcm09InRyYW5zbGF0ZSgyNSwxMykiPjxnIHRyYW5zZm9ybT0idHJhbnNsYXRlKDM3MSkiPjx0ZXh0IHk9IjYiPjx0c3Bhbj4xNi1iaXQgd29yZCB0byByZWFkIG9yIHdyaXRlIGZyb20gUldfQUREUjwvdHNwYW4+PC90ZXh0PjwvZz48L2c+PGcgdHJhbnNmb3JtPSJ0cmFuc2xhdGUoMjUsMzMpIi8+PC9nPjwvZz48L2c+PC9zdmc+"><br>When <code>RW_DATA_2</code> is read, returns data from VRAM at <code>RW_ADDR</code>, adds <code>RW_INCR</code> to <code>RW_ADDR</code> and begins reading new VRAM value.<br>
When <code>RW_DATA_2</code> is written, begins writing value to VRAM at <code>RW_ADDR</code> and adds <code>RW_INCR</code> to <code>RW_ADDR</code> and begins reading new VRAM value.<br>
NOTE: This register is identical to <code>RW_DATA</code> to allow for 32-bit &quot;long&quot; MOVEP.L transfers to/from <code>RW_DATA</code> for additional speed.</dd>
</dl>
<h3 class="mume-header" id="xosera-extended-registermemory-summary">Xosera Extended Register/Memory Summary</h3>

<table>
<thead>
<tr>
<th>Name</th>
<th>Address Range</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>AUX_VID_</code>*</td>
<td>0x0000-0x3FFF</td>
<td>R/W*</td>
<td>AUX_VID register area, see below</td>
</tr>
<tr>
<td><code>AUX_W_FONT</code></td>
<td>0x4000-0x4FFF</td>
<td>W/O</td>
<td>8KB font/tile memory (4K words, high byte first for 8-bit font)</td>
</tr>
<tr>
<td><code>AUX_W_COLORTBL</code></td>
<td>0x8000-0x80FF</td>
<td>W/O</td>
<td>256 word color lookup table (0xXRGB)</td>
</tr>
<tr>
<td><code>AUX_W_COPPER</code>*</td>
<td>0xC000-0x?FFF</td>
<td>W/O</td>
<td>TODO TBD (audio registers?)</td>
</tr>
</tbody>
</table>
<p>To access the AUX region, write the AUX address to <code>XVID_AUX_ADDR</code>, then write to <code>XVID_AUX_DATA</code>.</p>
<p>Each word written to <code>XVID_AUX_DATA</code> will also automatically increment <code>XVID_AUX_ADDR</code> (this allows faster consecutive writes, like for palette or font RAM update).  Note that this is not the case when reading <code>XVID_AUX_ADDR</code> (you <em>must</em> write <code>XVID_AUX_ADDR</code> to trigger a read).</p>
<p>TODO Make font memory read/write (perhaps with restrictions/slow read while in use)</p>
<h3 class="mume-header" id="xosera-aux_vid-registers">Xosera AUX_VID Registers</h3>

<p>This AUX region has registers that deal with video generation configuration and video status.</p>
<p>To access these registers, write the register address to <code>XVID_AUX_ADDR</code>, then read or write register data to <code>XVID_AUX_DATA</code>.  Note that some read-only registers overlap some write-only registers.</p>
<h6 class="mume-header" id="read-write-aux_vid-registers">Read-Write AUX_VID Registers</h6>

<table>
<thead>
<tr>
<th>Reg #</th>
<th>Name</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0</td>
<td><code>AUX_DISPSTART</code></td>
<td>R/W</td>
<td>[15:0] starting VRAM address for display (wraps at 0xffff)</td>
</tr>
<tr>
<td>0x1</td>
<td><code>AUX_DISPWIDTH</code></td>
<td>R/W</td>
<td>[15:0] words per display line</td>
</tr>
<tr>
<td>0x2</td>
<td><code>AUX_SCROLLXY</code></td>
<td>R/W</td>
<td>[15:8] H pixel scroll, [4:0] V pixel scroll</td>
</tr>
<tr>
<td>0x3</td>
<td><code>AUX_FONTCTRL</code></td>
<td>R/W</td>
<td>[15:10] font addr bank,[7] 0=fontRAM/1=VRAM, [3:0] font height-1 (stored x8 or x16)</td>
</tr>
<tr>
<td>0x4</td>
<td><code>AUX_GFXCTRL</code></td>
<td>R/W</td>
<td>[15:8] colorbase [7] disable video, [6] bitmap mode [5:4] bpp, [3:2] H repeat, [1:0] V repeat</td>
</tr>
<tr>
<td>0x5</td>
<td><code>AUX_LINESTART</code></td>
<td>R/W</td>
<td>[15:0] VRAM address for next display line (reset to <code>DISPSTART</code> at start of frame)</td>
</tr>
<tr>
<td>0x6</td>
<td><code>AUX_LINEINTR</code></td>
<td>R/W</td>
<td>[15] scanline interrupt enable [10:0] interrupt scanline (e.g., 0-479)</td>
</tr>
<tr>
<td>0x7</td>
<td><code>AUX_SCREEN_WIDTH</code></td>
<td>R/W</td>
<td>[9:0] number of physical pixels of window width (e.g. 640)</td>
</tr>
</tbody>
</table>
<h6 class="mume-header" id="read-only-aux_vid-registers">Read-only AUX_VID Registers</h6>

<table>
<thead>
<tr>
<th>Reg #</th>
<th>Name</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x8</td>
<td><code>AUX_R_WIDTH</code></td>
<td>R/O</td>
<td>[15:0] configured display resolution width (e.g., 640 or 848)</td>
</tr>
<tr>
<td>0x9</td>
<td><code>AUX_R_HEIGHT</code></td>
<td>R/O</td>
<td>[15:0] configured display resolution height (e.g. 480)</td>
</tr>
<tr>
<td>0xA</td>
<td><code>AUX_R_FEATURES</code></td>
<td>R/O</td>
<td>[15:0] configured features [bits TBD]</td>
</tr>
<tr>
<td>0xB</td>
<td><code>AUX_R_SCANLINE</code></td>
<td>R/O</td>
<td>[15] in V blank (non-visible), [14] in H blank [10:0] V scanline (&lt; HEIGHT visible)</td>
</tr>
<tr>
<td>0xC</td>
<td><code>AUX_R_GITHASH_H</code></td>
<td>R/O</td>
<td>[15:0] high 16-bits of 32-bit Git hash build identifier</td>
</tr>
<tr>
<td>0xD</td>
<td><code>AUX_R_GITHASH_L</code></td>
<td>R/O</td>
<td>[15:0] low 16-bits of 32-bit Git hash build identifier</td>
</tr>
<tr>
<td>0xE</td>
<td><code>AUX_R_UNUSED_E</code></td>
<td>R/O</td>
<td></td>
</tr>
<tr>
<td>0xF</td>
<td><code>AUX_R_UNUSED_F</code></td>
<td>R/O</td>
<td></td>
</tr>
</tbody>
</table>
<h3 class="mume-header" id="xosera-video-modes">Xosera Video Modes</h3>

<p>Xosera always outputs a fixed video resolution (either 640x480 or 848x480 widescreen at 60 Hz, and can be re-configured at run-time),<br>
but it uses several different video generation modes and options to control how the display is generated.</p>
<table>
<thead>
<tr>
<th>Mode</th>
<th>Tile size</th>
<th>640x480 (4:3)</th>
<th>848x480 (16:9)</th>
<th>Colors</th>
</tr>
</thead>
<tbody>
<tr>
<td>Text</td>
<td>8x16</td>
<td>80x30 tiles<br> 2400 words</td>
<td>106 x 30 tiles<br> 3180 words</td>
<td>2 from 16 color palette per tile using attribute byte</td>
</tr>
<tr>
<td>Text</td>
<td>8x8</td>
<td>80x60 tiles<br> 4800 words</td>
<td>106 x 60 tiles<br> 6360 words</td>
<td>2 from 16 color palette per tile using attribute byte</td>
</tr>
</tbody>
</table>
<p>Tile size can be 8x16 (4KB) or 8x8 (2KB) as stored, but can be truncated vertically when displayed (e.g., for 8x10).<br>
There is 8KB font memory in 4 2KB banks (e.g. 2 8x16 fonts, or 1 8x16 font and 2 8x8 fonts).</p>
<p>Font/tile memory is writable in AUX address space (but not readable).<br>
(Graphics modes coming soon...)</p>

      </div>
      
      
    
    
    
    
    
    
    
    
  
    </body></html>