\doxysection{Peripheral SAI clock source selection}
\label{group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e}\index{Peripheral SAI clock source selection@{Peripheral SAI clock source selection}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ LL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}~0x00000000U
\item 
\#define \textbf{ LL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLKSOURCE\+\_\+\+PLL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+0}
\item 
\#define \textbf{ LL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLKSOURCE\+\_\+\+PIN}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+1}
\item 
\#define \textbf{ LL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLKSOURCE\+\_\+\+HSI}~(\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+0} $\vert$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+1})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e_ga38d5f7aec83cf8ad0dc7ca847458e7c7}} 
\index{Peripheral SAI clock source selection@{Peripheral SAI clock source selection}!LL\_RCC\_SAI1\_CLKSOURCE\_HSI@{LL\_RCC\_SAI1\_CLKSOURCE\_HSI}}
\index{LL\_RCC\_SAI1\_CLKSOURCE\_HSI@{LL\_RCC\_SAI1\_CLKSOURCE\_HSI}!Peripheral SAI clock source selection@{Peripheral SAI clock source selection}}
\doxysubsubsection{LL\_RCC\_SAI1\_CLKSOURCE\_HSI}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLKSOURCE\+\_\+\+HSI~(\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+0} $\vert$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+1})}

HSI clock used as SAI1 clock source 

Definition at line \textbf{ 398} of file \textbf{ stm32g4xx\+\_\+ll\+\_\+rcc.\+h}.

\mbox{\label{group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e_gae0504a7d07a1f2a4011853532faf548a}} 
\index{Peripheral SAI clock source selection@{Peripheral SAI clock source selection}!LL\_RCC\_SAI1\_CLKSOURCE\_PIN@{LL\_RCC\_SAI1\_CLKSOURCE\_PIN}}
\index{LL\_RCC\_SAI1\_CLKSOURCE\_PIN@{LL\_RCC\_SAI1\_CLKSOURCE\_PIN}!Peripheral SAI clock source selection@{Peripheral SAI clock source selection}}
\doxysubsubsection{LL\_RCC\_SAI1\_CLKSOURCE\_PIN}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLKSOURCE\+\_\+\+PIN~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+1}}

EXT clock used as SAI1 clock source 

Definition at line \textbf{ 397} of file \textbf{ stm32g4xx\+\_\+ll\+\_\+rcc.\+h}.

\mbox{\label{group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e_ga663591967a3710c1ff56f8d3d3d86fcf}} 
\index{Peripheral SAI clock source selection@{Peripheral SAI clock source selection}!LL\_RCC\_SAI1\_CLKSOURCE\_PLL@{LL\_RCC\_SAI1\_CLKSOURCE\_PLL}}
\index{LL\_RCC\_SAI1\_CLKSOURCE\_PLL@{LL\_RCC\_SAI1\_CLKSOURCE\_PLL}!Peripheral SAI clock source selection@{Peripheral SAI clock source selection}}
\doxysubsubsection{LL\_RCC\_SAI1\_CLKSOURCE\_PLL}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLKSOURCE\+\_\+\+PLL~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+0}}

PLL clock used as SAI1 clock source 

Definition at line \textbf{ 396} of file \textbf{ stm32g4xx\+\_\+ll\+\_\+rcc.\+h}.

\mbox{\label{group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e_ga4e7f90409a78845f526a4d67fe5d9ced}} 
\index{Peripheral SAI clock source selection@{Peripheral SAI clock source selection}!LL\_RCC\_SAI1\_CLKSOURCE\_SYSCLK@{LL\_RCC\_SAI1\_CLKSOURCE\_SYSCLK}}
\index{LL\_RCC\_SAI1\_CLKSOURCE\_SYSCLK@{LL\_RCC\_SAI1\_CLKSOURCE\_SYSCLK}!Peripheral SAI clock source selection@{Peripheral SAI clock source selection}}
\doxysubsubsection{LL\_RCC\_SAI1\_CLKSOURCE\_SYSCLK}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK~0x00000000U}

System clock used as SAI1 clock source 

Definition at line \textbf{ 395} of file \textbf{ stm32g4xx\+\_\+ll\+\_\+rcc.\+h}.

