$date
	Mon Aug 18 23:57:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_vending_mealy $end
$var wire 1 ! dispense $end
$var wire 1 " chg5 $end
$var reg 1 # clk $end
$var reg 2 $ coin [1:0] $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 " chg5 $end
$var wire 1 # clk $end
$var wire 2 & coin [1:0] $end
$var wire 1 ! dispense $end
$var wire 1 % rst $end
$var parameter 32 ' total_0 $end
$var parameter 32 ( total_10 $end
$var parameter 32 ) total_15 $end
$var parameter 32 * total_5 $end
$var reg 2 + next_state [1:0] $end
$var reg 2 , pres_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 *
b11 )
b10 (
b0 '
$end
#0
$dumpvars
bx ,
bx +
b0 &
1%
b0 $
0#
0"
0!
$end
#5000
b0 +
b0 ,
1#
#10000
0#
#15000
1#
#20000
0#
0%
#25000
b1 +
b1 $
b1 &
1#
#30000
0#
#35000
b10 +
b1 ,
1#
#40000
0#
#45000
1!
b0 +
b10 ,
b10 $
b10 &
1#
#50000
0#
#55000
0!
b0 $
b0 &
b0 ,
1#
#60000
0#
#65000
1#
#70000
0#
#75000
b10 +
b10 $
b10 &
1#
#80000
0#
#85000
1!
b0 +
b10 ,
1#
#90000
0#
#95000
0!
b1 +
b1 $
b1 &
b0 ,
1#
#100000
0#
#105000
b0 +
b1 ,
b0 $
b0 &
1#
#110000
0#
#115000
b0 ,
1#
#120000
0#
#125000
b1 +
b1 $
b1 &
1#
#130000
0#
#135000
b0 +
b0 $
b0 &
b1 ,
1#
#140000
0#
#145000
b10 +
b0 ,
b10 $
b10 &
1#
#150000
0#
#155000
b11 +
b1 $
b1 &
b10 ,
1#
#160000
0#
#165000
1!
b0 +
1"
b11 ,
b10 $
b10 &
1#
#170000
0#
#175000
0!
b10 +
0"
b0 ,
1#
#180000
0#
#185000
1!
b0 +
b10 ,
1#
#190000
0#
#195000
0!
b10 +
b0 ,
1#
#200000
0#
#205000
1!
b0 +
b10 ,
1#
#210000
0#
