Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: filter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "filter.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "filter"
Output Format                      : NGC
Target Device                      : xc3s400-4-pq208

---- Source Options
Top Module Name                    : filter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "d.v" in library work
Module <filter> compiled
No errors in compilation
Analysis of file <"filter.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <filter> in library <work> with parameters.
	coeff1 = "1111101101"
	coeff10 = "0000101101"
	coeff11 = "0010010100"
	coeff12 = "0000101101"
	coeff13 = "1110011011"
	coeff14 = "1110101110"
	coeff15 = "0000011000"
	coeff16 = "0000110000"
	coeff17 = "0000001000"
	coeff18 = "1111111110"
	coeff19 = "0000001000"
	coeff2 = "1111111101"
	coeff20 = "1111111101"
	coeff21 = "1111101101"
	coeff3 = "0000001000"
	coeff4 = "1111111110"
	coeff5 = "0000001000"
	coeff6 = "0000110000"
	coeff7 = "0000011000"
	coeff8 = "1110101110"
	coeff9 = "1110011011"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <filter>.
	coeff1 = 10'sb1111101101
	coeff10 = 10'sb0000101101
	coeff11 = 10'sb0010010100
	coeff12 = 10'sb0000101101
	coeff13 = 10'sb1110011011
	coeff14 = 10'sb1110101110
	coeff15 = 10'sb0000011000
	coeff16 = 10'sb0000110000
	coeff17 = 10'sb0000001000
	coeff18 = 10'sb1111111110
	coeff19 = 10'sb0000001000
	coeff2 = 10'sb1111111101
	coeff20 = 10'sb1111111101
	coeff21 = 10'sb1111101101
	coeff3 = 10'sb0000001000
	coeff4 = 10'sb1111111110
	coeff5 = 10'sb0000001000
	coeff6 = 10'sb0000110000
	coeff7 = 10'sb0000011000
	coeff8 = 10'sb1110101110
	coeff9 = 10'sb1110011011
Module <filter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <filter>.
    Related source file is "d.v".
WARNING:Xst:646 - Signal <sum20<24:23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_temp_9<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_temp_8<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_temp_7<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_temp_6<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_temp_5<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_temp_4<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_temp_3<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_temp_2<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_temp_19<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_temp_18<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_temp_17<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_temp_16<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_temp_15<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_temp_14<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_temp_13<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_temp_12<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_temp_11<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_temp_10<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_temp_1<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add_temp<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 26-bit adder for signal <add_temp>.
    Found 26-bit adder for signal <add_temp_1>.
    Found 26-bit adder for signal <add_temp_10>.
    Found 26-bit adder for signal <add_temp_11>.
    Found 26-bit adder for signal <add_temp_12>.
    Found 26-bit adder for signal <add_temp_13>.
    Found 26-bit adder for signal <add_temp_14>.
    Found 26-bit adder for signal <add_temp_15>.
    Found 26-bit adder for signal <add_temp_16>.
    Found 26-bit adder for signal <add_temp_17>.
    Found 26-bit adder for signal <add_temp_18>.
    Found 26-bit adder for signal <add_temp_19>.
    Found 26-bit adder for signal <add_temp_2>.
    Found 26-bit adder for signal <add_temp_3>.
    Found 26-bit adder for signal <add_temp_4>.
    Found 26-bit adder for signal <add_temp_5>.
    Found 26-bit adder for signal <add_temp_6>.
    Found 26-bit adder for signal <add_temp_7>.
    Found 26-bit adder for signal <add_temp_8>.
    Found 26-bit adder for signal <add_temp_9>.
    Found 294-bit register for signal <delay_pipeline>.
    Found 15-bit adder for signal <mulpwr2_temp$addsub0000> created at line 216.
    Found 15-bit adder for signal <mulpwr2_temp_1$addsub0000> created at line 246.
    Found 14-bit register for signal <output_register>.
    Found 23-bit adder for signal <output_typeconvert$add0000> created at line 358.
    Found 14x7-bit multiplier for signal <product1$mult0000> created at line 256.
    Found 14x8-bit multiplier for signal <product10$mult0000> created at line 234.
    Found 14x10-bit multiplier for signal <product11>.
    Found 14x8-bit multiplier for signal <product12$mult0000> created at line 230.
    Found 14x9-bit multiplier for signal <product13$mult0000> created at line 228.
    Found 14x9-bit multiplier for signal <product14$mult0000> created at line 226.
    Found 14x7-bit multiplier for signal <product15$mult0000> created at line 224.
    Found 14x8-bit multiplier for signal <product16$mult0000> created at line 222.
    Found 14x4-bit multiplier for signal <product2$mult0000> created at line 252.
    Found 14x4-bit multiplier for signal <product20$mult0000> created at line 212.
    Found 14x7-bit multiplier for signal <product21$mult0000> created at line 210.
    Found 14x8-bit multiplier for signal <product6$mult0000> created at line 242.
    Found 14x7-bit multiplier for signal <product7$mult0000> created at line 240.
    Found 14x9-bit multiplier for signal <product8$mult0000> created at line 238.
    Found 14x9-bit multiplier for signal <product9$mult0000> created at line 236.
INFO:Xst:738 - HDL ADVISOR - 294 flip-flops were inferred for signal <delay_pipeline>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 308 D-type flip-flop(s).
	inferred  23 Adder/Subtractor(s).
	inferred  15 Multiplier(s).
Unit <filter> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 15
 14x10-bit multiplier                                  : 1
 14x4-bit multiplier                                   : 2
 14x7-bit multiplier                                   : 4
 14x8-bit multiplier                                   : 4
 14x9-bit multiplier                                   : 4
# Adders/Subtractors                                   : 23
 15-bit adder                                          : 2
 23-bit adder                                          : 1
 26-bit adder                                          : 20
# Registers                                            : 22
 14-bit register                                       : 22

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 15
 14x10-bit multiplier                                  : 1
 14x4-bit multiplier                                   : 2
 14x7-bit multiplier                                   : 4
 14x8-bit multiplier                                   : 4
 14x9-bit multiplier                                   : 4
# Adders/Subtractors                                   : 23
 15-bit adder                                          : 2
 23-bit adder                                          : 4
 25-bit adder                                          : 17
# Registers                                            : 308
 Flip-Flops                                            : 308

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <filter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block filter, actual ratio is 11.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 308
 Flip-Flops                                            : 308

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : filter.ngr
Top Level Output File Name         : filter
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 31

Cell Usage :
# BELS                             : 1455
#      GND                         : 1
#      INV                         : 26
#      LUT1                        : 15
#      LUT2                        : 452
#      MUXCY                       : 473
#      VCC                         : 1
#      XORCY                       : 487
# FlipFlops/Latches                : 308
#      FDCE                        : 308
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 16
#      OBUF                        : 14
# MULTs                            : 15
#      MULT18X18                   : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-4 

 Number of Slices:                      424  out of   3584    11%  
 Number of Slice Flip Flops:            308  out of   7168     4%  
 Number of 4 input LUTs:                493  out of   7168     6%  
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    141    21%  
 Number of MULT18X18s:                   15  out of     16    93%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 308   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 308   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 65.301ns (Maximum Frequency: 15.314MHz)
   Minimum input arrival time before clock: 4.857ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 65.301ns (frequency: 15.314MHz)
  Total number of paths / destination ports: 6622209029756681 / 294
-------------------------------------------------------------------------
Delay:               65.301ns (Levels of Logic = 63)
  Source:            delay_pipeline_0_2 (FF)
  Destination:       output_register_13 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: delay_pipeline_0_2 to output_register_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.720   0.877  delay_pipeline_0_2 (delay_pipeline_0_2)
     MULT18X18:A2->P2      1   2.024   1.140  Mmult_product1_mult0000 (product1<2>)
     LUT2:I0->O            1   0.551   0.000  Madd_add_temp_Madd_lut<2> (Madd_add_temp_Madd_lut<2>)
     MUXCY:S->O            1   0.500   0.000  Madd_add_temp_Madd_cy<2> (Madd_add_temp_Madd_cy<2>)
     XORCY:CI->O           1   0.904   0.996  Madd_add_temp_Madd_xor<3> (add_temp<3>)
     LUT2:I1->O            1   0.551   0.000  Madd_add_temp_1_Madd_lut<3> (Madd_add_temp_1_Madd_lut<3>)
     MUXCY:S->O            1   0.500   0.000  Madd_add_temp_1_Madd_cy<3> (Madd_add_temp_1_Madd_cy<3>)
     XORCY:CI->O           1   0.904   0.996  Madd_add_temp_1_Madd_xor<4> (add_temp_1<4>)
     LUT2:I1->O            1   0.551   0.000  Madd_add_temp_2_Madd_lut<4> (Madd_add_temp_2_Madd_lut<4>)
     MUXCY:S->O            1   0.500   0.000  Madd_add_temp_2_Madd_cy<4> (Madd_add_temp_2_Madd_cy<4>)
     XORCY:CI->O           1   0.904   0.996  Madd_add_temp_2_Madd_xor<5> (add_temp_2<5>)
     LUT2:I1->O            1   0.551   0.000  Madd_add_temp_3_Madd_lut<5> (Madd_add_temp_3_Madd_lut<5>)
     MUXCY:S->O            1   0.500   0.000  Madd_add_temp_3_Madd_cy<5> (Madd_add_temp_3_Madd_cy<5>)
     XORCY:CI->O           1   0.904   0.996  Madd_add_temp_3_Madd_xor<6> (add_temp_3<6>)
     LUT2:I1->O            1   0.551   0.000  Madd_add_temp_4_Madd_lut<6> (Madd_add_temp_4_Madd_lut<6>)
     MUXCY:S->O            1   0.500   0.000  Madd_add_temp_4_Madd_cy<6> (Madd_add_temp_4_Madd_cy<6>)
     XORCY:CI->O           1   0.904   0.996  Madd_add_temp_4_Madd_xor<7> (add_temp_4<7>)
     LUT2:I1->O            1   0.551   0.000  Madd_add_temp_5_Madd_lut<7> (Madd_add_temp_5_Madd_lut<7>)
     MUXCY:S->O            1   0.500   0.000  Madd_add_temp_5_Madd_cy<7> (Madd_add_temp_5_Madd_cy<7>)
     XORCY:CI->O           1   0.904   0.996  Madd_add_temp_5_Madd_xor<8> (add_temp_5<8>)
     LUT2:I1->O            1   0.551   0.000  Madd_add_temp_6_Madd_lut<8> (Madd_add_temp_6_Madd_lut<8>)
     MUXCY:S->O            1   0.500   0.000  Madd_add_temp_6_Madd_cy<8> (Madd_add_temp_6_Madd_cy<8>)
     XORCY:CI->O           1   0.904   0.996  Madd_add_temp_6_Madd_xor<9> (add_temp_6<9>)
     LUT2:I1->O            1   0.551   0.000  Madd_add_temp_7_Madd_lut<9> (Madd_add_temp_7_Madd_lut<9>)
     MUXCY:S->O            1   0.500   0.000  Madd_add_temp_7_Madd_cy<9> (Madd_add_temp_7_Madd_cy<9>)
     XORCY:CI->O           1   0.904   0.996  Madd_add_temp_7_Madd_xor<10> (add_temp_7<10>)
     LUT2:I1->O            1   0.551   0.000  Madd_add_temp_8_Madd_lut<10> (Madd_add_temp_8_Madd_lut<10>)
     MUXCY:S->O            1   0.500   0.000  Madd_add_temp_8_Madd_cy<10> (Madd_add_temp_8_Madd_cy<10>)
     XORCY:CI->O           1   0.904   0.996  Madd_add_temp_8_Madd_xor<11> (add_temp_8<11>)
     LUT2:I1->O            1   0.551   0.000  Madd_add_temp_9_Madd_lut<11> (Madd_add_temp_9_Madd_lut<11>)
     MUXCY:S->O            1   0.500   0.000  Madd_add_temp_9_Madd_cy<11> (Madd_add_temp_9_Madd_cy<11>)
     XORCY:CI->O           1   0.904   0.996  Madd_add_temp_9_Madd_xor<12> (add_temp_9<12>)
     LUT2:I1->O            1   0.551   0.000  Madd_add_temp_10_Madd_lut<12> (Madd_add_temp_10_Madd_lut<12>)
     MUXCY:S->O            1   0.500   0.000  Madd_add_temp_10_Madd_cy<12> (Madd_add_temp_10_Madd_cy<12>)
     XORCY:CI->O           1   0.904   0.996  Madd_add_temp_10_Madd_xor<13> (add_temp_10<13>)
     LUT2:I1->O            1   0.551   0.000  Madd_add_temp_11_Madd_lut<13> (Madd_add_temp_11_Madd_lut<13>)
     MUXCY:S->O            1   0.500   0.000  Madd_add_temp_11_Madd_cy<13> (Madd_add_temp_11_Madd_cy<13>)
     XORCY:CI->O           1   0.904   0.996  Madd_add_temp_11_Madd_xor<14> (add_temp_11<14>)
     LUT2:I1->O            1   0.551   0.000  Madd_add_temp_12_Madd_lut<14> (Madd_add_temp_12_Madd_lut<14>)
     MUXCY:S->O            1   0.500   0.000  Madd_add_temp_12_Madd_cy<14> (Madd_add_temp_12_Madd_cy<14>)
     XORCY:CI->O           1   0.904   0.996  Madd_add_temp_12_Madd_xor<15> (add_temp_12<15>)
     LUT2:I1->O            1   0.551   0.000  Madd_add_temp_13_Madd_lut<15> (Madd_add_temp_13_Madd_lut<15>)
     MUXCY:S->O            1   0.500   0.000  Madd_add_temp_13_Madd_cy<15> (Madd_add_temp_13_Madd_cy<15>)
     XORCY:CI->O           1   0.904   0.996  Madd_add_temp_13_Madd_xor<16> (add_temp_13<16>)
     LUT2:I1->O            1   0.551   0.000  Madd_add_temp_14_Madd_lut<16> (Madd_add_temp_14_Madd_lut<16>)
     MUXCY:S->O            1   0.500   0.000  Madd_add_temp_14_Madd_cy<16> (Madd_add_temp_14_Madd_cy<16>)
     XORCY:CI->O           1   0.904   0.996  Madd_add_temp_14_Madd_xor<17> (add_temp_14<17>)
     LUT2:I1->O            1   0.551   0.000  Madd_add_temp_15_Madd_lut<17> (Madd_add_temp_15_Madd_lut<17>)
     MUXCY:S->O            1   0.500   0.000  Madd_add_temp_15_Madd_cy<17> (Madd_add_temp_15_Madd_cy<17>)
     XORCY:CI->O           1   0.904   0.996  Madd_add_temp_15_Madd_xor<18> (add_temp_15<18>)
     LUT2:I1->O            1   0.551   0.000  Madd_add_temp_16_Madd_lut<18> (Madd_add_temp_16_Madd_lut<18>)
     MUXCY:S->O            1   0.500   0.000  Madd_add_temp_16_Madd_cy<18> (Madd_add_temp_16_Madd_cy<18>)
     XORCY:CI->O           1   0.904   0.996  Madd_add_temp_16_Madd_xor<19> (add_temp_16<19>)
     LUT2:I1->O            1   0.551   0.000  Madd_add_temp_17_Madd_Madd_lut<19> (Madd_add_temp_17_Madd_Madd_lut<19>)
     MUXCY:S->O            1   0.500   0.000  Madd_add_temp_17_Madd_Madd_cy<19> (Madd_add_temp_17_Madd_Madd_cy<19>)
     XORCY:CI->O           1   0.904   0.996  Madd_add_temp_17_Madd_Madd_xor<20> (add_temp_17<20>)
     LUT2:I1->O            1   0.551   0.000  Madd_add_temp_18_Madd_Madd_lut<20> (Madd_add_temp_18_Madd_Madd_lut<20>)
     MUXCY:S->O            1   0.500   0.000  Madd_add_temp_18_Madd_Madd_cy<20> (Madd_add_temp_18_Madd_Madd_cy<20>)
     XORCY:CI->O           1   0.904   0.996  Madd_add_temp_18_Madd_Madd_xor<21> (add_temp_18<21>)
     LUT2:I1->O            1   0.551   0.000  Madd_add_temp_19_Madd_lut<21> (Madd_add_temp_19_Madd_lut<21>)
     XORCY:LI->O           1   0.622   1.140  Madd_add_temp_19_Madd_xor<21> (add_temp_19<21>)
     LUT1:I0->O            1   0.551   0.000  Madd_output_typeconvert_add0000_cy<21>_rt (Madd_output_typeconvert_add0000_cy<21>_rt)
     MUXCY:S->O            0   0.500   0.000  Madd_output_typeconvert_add0000_cy<21> (Madd_output_typeconvert_add0000_cy<21>)
     XORCY:CI->O           1   0.904   0.000  Madd_output_typeconvert_add0000_xor<22> (output_typeconvert<13>)
     FDCE:D                    0.203          output_register_13
    ----------------------------------------
    Total                     65.301ns (43.220ns logic, 22.081ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 322 / 322
-------------------------------------------------------------------------
Offset:              4.857ns (Levels of Logic = 1)
  Source:            clk_enable (PAD)
  Destination:       delay_pipeline_0_0 (FF)
  Destination Clock: clk rising

  Data Path: clk_enable to delay_pipeline_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           308   0.821   3.434  clk_enable_IBUF (clk_enable_IBUF)
     FDCE:CE                   0.602          delay_pipeline_0_0
    ----------------------------------------
    Total                      4.857ns (1.423ns logic, 3.434ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            output_register_13 (FF)
  Destination:       filter_out<13> (PAD)
  Source Clock:      clk rising

  Data Path: output_register_13 to filter_out<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.720   0.801  output_register_13 (output_register_13)
     OBUF:I->O                 5.644          filter_out_13_OBUF (filter_out<13>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.98 secs
 
--> 

Total memory usage is 4530432 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    1 (   0 filtered)

