library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;

entity Encoder8to3  is
  port (A, B: in std_logic; OUTPUT: out std_logic);
end entity Encoder8to3;

architecture Struct of Encoder8to3 is
  signal S1, S2, S3, S4, S5 : std_logic;
begin
  NAND1: NAND_2 port map (A => A, B => A, Y => A_BAR);
  NAND2: NAND_2 port map (A => B, B => B, Y => B_BAR);
  NAND3: NAND_2 port map (A => A_BAR, B => B_BAR, Y => OUTPUT);
end Struct;