// Seed: 3556419184
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output reg id_1;
  for (id_5 = id_2; 1; id_1 = -1'b0) begin : LABEL_0
    tri id_6 = 1;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd55,
    parameter id_2 = 32'd47
) (
    input  supply0 _id_0
    , id_4,
    output logic   id_1,
    input  supply0 _id_2
);
  wire [1 : id_2] id_5;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_5
  );
  initial id_1.id_4 = id_5;
  logic [id_0 : 1] id_6;
  logic id_7;
  if (1 ? 1 : 1) begin : LABEL_0
    logic id_8, id_9, id_10;
  end
endmodule
