<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>gen_prev_trig_reg</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active</thread>
	</reg_ops>
	<thread>
		<name>gen_active</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>Gaussian_Blur_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld</thread>
	</reg_ops>
	<thread>
		<name>gen_vld</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>Gaussian_Blur_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>Gaussian_Blur_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>Gaussian_Blur_N_Muxb_1_2_1_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>Gaussian_Blur_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>do_filter</thread>
		<reg_op>
			<id>6226</id>
			<source_loc>5704</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6228</id>
			<source_loc>5734</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>4</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>do_filter</name>
		<resource>
			<latency>0</latency>
			<delay>0.8859</delay>
			<module_name>Gaussian_Blur_Mul_9Sx8U_9S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>*</label>
			<unit_area>250.0020</unit_area>
			<comb_area>250.0020</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>500.0040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>2.8431</delay>
			<module_name>Gaussian_Blur_Div_11Ux2U_11U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>/</label>
			<unit_area>173.3940</unit_area>
			<comb_area>173.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>173.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7771</delay>
			<module_name>Gaussian_Blur_Add_10Sx9S_11S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>68.7420</unit_area>
			<comb_area>68.7420</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>68.7420</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7421</delay>
			<module_name>Gaussian_Blur_Abs_11S_11U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>(/*ABS*/((sc_int&lt;11&gt; )( a ))&lt;0?(sc_uint&lt;11&gt; )-(( a )):(sc_uint&lt;11&gt; )(( a )))</label>
			<unit_area>66.0060</unit_area>
			<comb_area>66.0060</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>66.0060</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6642</delay>
			<module_name>Gaussian_Blur_Add_9Sx9S_10S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>63.6120</unit_area>
			<comb_area>63.6120</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>63.6120</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6950</delay>
			<module_name>Gaussian_Blur_Minus_11U_11S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>-</label>
			<unit_area>43.0920</unit_area>
			<comb_area>43.0920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>43.0920</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>Gaussian_Blur_N_Mux_11_2_0_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>26.3340</unit_area>
			<comb_area>26.3340</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>26.3340</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3137</delay>
			<module_name>Gaussian_Blur_Add_4Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>15.0480</unit_area>
			<comb_area>15.0480</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>15.0480</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1353</delay>
			<module_name>Gaussian_Blur_Add_2Ux1U_2U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>6.1560</unit_area>
			<comb_area>6.1560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>12.3120</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1945</delay>
			<module_name>Gaussian_Blur_Mul_2Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>11.2860</unit_area>
			<comb_area>11.2860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>11.2860</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1216</delay>
			<module_name>Gaussian_Blur_LessThan_2Ux2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&lt;</label>
			<unit_area>5.1300</unit_area>
			<comb_area>5.1300</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>10.2600</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>Gaussian_Blur_ROM_9X9_filter</module_name>
			<resource_kind>ROM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>88</reg_bits>
		<reg_count>11</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>88</count>
			<total_area>481.5360</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>357.9327</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1829.5587</total_area>
		<comb_area>1347.0227</comb_area>
		<seq_area>480.5360</seq_area>
		<total_bits>88</total_bits>
		<state_count>9</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>3</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>Gaussian_Blur_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>Gaussian_Blur_N_Muxb_1_2_1_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<thread>
		<name>gen_busy</name>
		<resource>
			<latency>0</latency>
			<delay>0.1649</delay>
			<module_name>Gaussian_Blur_gen_busy_r_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_fifo_addr</thread>
	</reg_ops>
	<thread>
		<name>gen_fifo_addr</name>
		<resource>
			<latency>0</latency>
			<delay>0.2258</delay>
			<module_name>Gaussian_Blur_gen_fifo_addr_alt0_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>8.5500</unit_area>
			<comb_area>8.5500</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.5500</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>16.8837</total_area>
		<comb_area>11.4117</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_fifo_out</thread>
	</reg_ops>
	<thread>
		<name>gen_fifo_out</name>
		<resource>
			<latency>0</latency>
			<delay>0.0600</delay>
			<module_name>Gaussian_Blur_N_Mux_9_2_2_1</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>105.7293</unit_area>
			<comb_area>105.7293</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>105.7293</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>105.7293</total_area>
		<comb_area>105.7293</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_fifo_data</thread>
	</reg_ops>
	<thread>
		<name>gen_fifo_data</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>Gaussian_Blur_N_Mux_9_2_2_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.5460</unit_area>
			<comb_area>21.5460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.5460</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>9</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>9</count>
			<total_area>49.2480</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>70.7940</total_area>
		<comb_area>21.5460</comb_area>
		<seq_area>49.2480</seq_area>
		<total_bits>9</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<thread>
		<name>gen_active_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_in_vld</thread>
	</reg_ops>
	<thread>
		<name>gen_in_vld</name>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>0.0000</total_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_fifo_in</thread>
	</reg_ops>
	<thread>
		<name>gen_fifo_in</name>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>0.0000</total_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>do_filter</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>3</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>27</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>28</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>29</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>4</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>5</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<reg_share>
		<survivor>gs_ctrl0</survivor>
		<absorbed>gs_ctrl1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl0</survivor>
		<absorbed>gs_ctrl2</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl0</survivor>
		<absorbed>gs_ctrl3</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl0</survivor>
		<absorbed>gs_ctrl4</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl0</survivor>
		<absorbed>gs_ctrl5</absorbed>
	</reg_share>
	<memory_mapping>
		<array>
			<name>filter</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<word_count>9</word_count>
			<bits_per_word>9</bits_per_word>
			<total_bits>81</total_bits>
			<simple_depth>11</simple_depth>
			<compact_depth>9</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>filter</name>
			<module_name>Gaussian_Blur_ROM_9X9_filter</module_name>
			<word_count>9</word_count>
			<bits_per_word>9</bits_per_word>
			<total_bits>81</total_bits>
			<source_loc>985</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype W="9">sc_int</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<resource>
		<latency>0</latency>
		<delay>0.8859</delay>
		<module_name>Gaussian_Blur_Mul_9Sx8U_9S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>250.0020</unit_area>
		<comb_area>250.0020</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>500.0040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>2.8431</delay>
		<module_name>Gaussian_Blur_Div_11Ux2U_11U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>/</label>
		<unit_area>173.3940</unit_area>
		<comb_area>173.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>173.3940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>Gaussian_Blur_N_Mux_9_2_2_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>105.7293</unit_area>
		<comb_area>105.7293</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>105.7293</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.7771</delay>
		<module_name>Gaussian_Blur_Add_10Sx9S_11S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>68.7420</unit_area>
		<comb_area>68.7420</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>68.7420</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.7421</delay>
		<module_name>Gaussian_Blur_Abs_11S_11U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(/*ABS*/((sc_int&lt;11&gt; )( a ))&lt;0?(sc_uint&lt;11&gt; )-(( a )):(sc_uint&lt;11&gt; )(( a )))</label>
		<unit_area>66.0060</unit_area>
		<comb_area>66.0060</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>66.0060</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.6642</delay>
		<module_name>Gaussian_Blur_Add_9Sx9S_10S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>63.6120</unit_area>
		<comb_area>63.6120</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>63.6120</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.6950</delay>
		<module_name>Gaussian_Blur_Minus_11U_11S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>-</label>
		<unit_area>43.0920</unit_area>
		<comb_area>43.0920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>43.0920</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>Gaussian_Blur_N_Mux_11_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>26.3340</unit_area>
		<comb_area>26.3340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>26.3340</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>Gaussian_Blur_N_Mux_9_2_2_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>21.5460</unit_area>
		<comb_area>21.5460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>21.5460</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3137</delay>
		<module_name>Gaussian_Blur_Add_4Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>15.0480</unit_area>
		<comb_area>15.0480</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>15.0480</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1353</delay>
		<module_name>Gaussian_Blur_Add_2Ux1U_2U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>12.3120</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1945</delay>
		<module_name>Gaussian_Blur_Mul_2Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>11.2860</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1216</delay>
		<module_name>Gaussian_Blur_LessThan_2Ux2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>5.1300</unit_area>
		<comb_area>5.1300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>10.2600</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2258</delay>
		<module_name>Gaussian_Blur_gen_fifo_addr_alt0_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>1</count>
		<not_in_use/>
		<unit_area>8.5500</unit_area>
		<comb_area>8.5500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.5500</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>Gaussian_Blur_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.4460</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>Gaussian_Blur_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>1</count>
		<not_in_use/>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>Gaussian_Blur_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>Gaussian_Blur_N_Muxb_1_2_1_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.3940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>Gaussian_Blur_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>Gaussian_Blur_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>Gaussian_Blur_ROM_9X9_filter</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>102</reg_bits>
	<reg_count>23</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>102</count>
		<total_area>759.2400</total_area>
		<unit_area>7.4435</unit_area>
		<comb_area>0.2012</comb_area>
		<seq_area>7.2424</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>377.5695</mux_area>
	<control_area>64.7811</control_area>
	<total_area>2345.2899</total_area>
	<comb_area>1606.5699</comb_area>
	<seq_area>738.7200</seq_area>
	<total_bits>102</total_bits>
	<state_count>41</state_count>
	<netlist>
		<module_name>Gaussian_Blur</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>i_clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>970</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>i_rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>971</source_loc>
		</port>
		<source_loc>
			<id>6135</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>977,6130</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_rgb_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>6135</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>6268</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5741,978,5590,6104,6122</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>6268</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>i_rgb_data</name>
			<datatype W="25">sc_int</datatype>
			<source_loc>5706</source_loc>
		</port>
		<source_loc>
			<id>6080</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>980,6074</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_result_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>6080</source_loc>
		</port>
		<source_loc>
			<id>6283</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7757,981,5564</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>6283</source_loc>
			<async/>
		</port>
		<port>
			<direction>out</direction>
			<name>o_result_data</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5777</source_loc>
		</port>
		<signal>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>5544</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>6278</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5555,5553</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_Xor_1Ux1U_1U_1_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6278</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6087</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5565,6084,6086</sub_loc>
		</source_loc>
		<source_loc>
			<id>6088</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6087,6089,6090</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>6088</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>Gaussian_Blur_Or_1Ux1U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5563</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_N_Muxb_1_2_1_4_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5591</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6266</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14451,14148,5586,5587,5592,5600,5601,6124</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>6266</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>Gaussian_Blur_gen_busy_r_4_28_gen_busy_i_rgb_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14125</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2808</id>
			<loc_kind>DECL</loc_kind>
			<label>div</label>
			<file_id>3</file_id>
			<line>1772</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>4784</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>972,859,2808</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_gen_busy_r_4_28_gdiv</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4784</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2806</id>
			<loc_kind>DECL</loc_kind>
			<label>new_req</label>
			<file_id>3</file_id>
			<line>1744</line>
			<col>12</col>
		</source_loc>
		<source_loc>
			<id>4782</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>972,859,2806</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_gen_busy_r_4_28_gnew_req</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4782</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_N_Mux_9_2_2_4_31_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6196</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6262</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5988,6180,6192,6197,6203</sub_loc>
		</source_loc>
		<signal>
			<name>stall_fifo_1_stall_fifo_1_0</name>
			<datatype W="9">sc_int</datatype>
			<source_loc>6262</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_9</module_name>
		</signal>
		<source_loc>
			<id>6167</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5886,6158,6194,6220,5902,6209,6211,6215,6216,6219</sub_loc>
		</source_loc>
		<signal>
			<name>active_0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6167</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>Gaussian_Blur_gen_fifo_addr_alt0_4_29_amtmp004</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5856</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_gen_fifo_addr_alt0_4_29_amtmp003</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5856</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_gen_fifo_addr_alt0_4_29_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6160</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6252</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5952,5888,6154,6155,6161,6170,6171,6178</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_dsel</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6252</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>2347</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<source_loc>
			<id>6166</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5884,6157</sub_loc>
		</source_loc>
		<signal>
			<name>r_busy</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6166</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl9</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2236</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>Gaussian_Blur_N_Mux_11_2_0_4_25_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2322</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_Minus_11U_11S_4_23_out1</name>
			<datatype W="11">sc_int</datatype>
			<source_loc>5728</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_Abs_11S_11U_4_20_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5724</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2018</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>68</line>
			<col>14</col>
		</source_loc>
		<source_loc>
			<id>5236</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>974,2018</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_Add_9Sx9S_10S_4_13_in2</name>
			<datatype W="9">sc_int</datatype>
			<source_loc>5236</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl8</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2236</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>2021</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>68</line>
			<col>28</col>
		</source_loc>
		<source_loc>
			<id>5234</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>976,2021</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_Add_10Sx9S_11S_4_12_in1</name>
			<datatype W="9">sc_int</datatype>
			<source_loc>5234</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl7</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2236</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>Gaussian_Blur_Add_10Sx9S_11S_4_12_in2</name>
			<datatype W="10">sc_int</datatype>
			<source_loc>5516</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl6</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2236</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>Gaussian_Blur_Mul_9Sx8U_9S_4_11_out1</name>
			<datatype W="9">sc_int</datatype>
			<source_loc>5712</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_Mul_9Sx8U_9S_4_11_in1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2341</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_Mul_9Sx8U_9S_4_10_out1</name>
			<datatype W="9">sc_int</datatype>
			<source_loc>5714</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_Mul_9Sx8U_9S_4_10_in1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2342</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_Mul_9Sx8U_9S_4_10_in2</name>
			<datatype W="9">sc_int</datatype>
			<source_loc>14000</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_Add_2Ux1U_2U_4_9_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>14006</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_Add_4Ux2U_4U_4_8_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>5708</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5189</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13987,13994,14001</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_Add_4Ux2U_4U_4_8_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>5189</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_Mul_2Ux2U_4U_4_7_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>5707</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5193</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13989,13996,14003</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_Mul_2Ux2U_4U_4_7_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>5193</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_Add_2Ux1U_2U_4_6_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>14007</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2236</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>Gaussian_Blur_Div_11Ux2U_11U_4_21_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5803</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_27</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5803</source_loc>
			<area>82.7640</area>
			<comb_area>0.0000</comb_area>
			<seq_area>82.7640</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_11</module_name>
		</signal>
		<source_loc>
			<id>6235</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6182,6181</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_N_Mux_9_2_2_1_30_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6235</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5809</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5800,5801,5799</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_26</name>
			<datatype W="10">sc_uint</datatype>
			<source_loc>5809</source_loc>
			<area>75.2400</area>
			<comb_area>0.0000</comb_area>
			<seq_area>75.2400</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_10</module_name>
		</signal>
		<signal>
			<name>Gaussian_Blur_Add_2Ux1U_2U_4_9_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>5797</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6247</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13949,5797</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_25</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>6247</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<source_loc>
			<id>5808</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5794,5795</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_24</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>5808</source_loc>
			<area>67.7160</area>
			<comb_area>0.0000</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_9</module_name>
		</signal>
		<signal>
			<name>Gaussian_Blur_Add_9Sx9S_10S_4_13_out1</name>
			<datatype W="10">sc_int</datatype>
			<source_loc>5801</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2019</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>68</line>
			<col>20</col>
		</source_loc>
		<source_loc>
			<id>5235</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>975,2019</sub_loc>
		</source_loc>
		<source_loc>
			<id>6240</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5235,5791,5792</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_23</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6240</source_loc>
			<area>67.7160</area>
			<comb_area>0.0000</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_9</module_name>
		</signal>
		<source_loc>
			<id>6236</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5513,5727</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_Add_10Sx9S_11S_4_12_out1</name>
			<datatype W="11">sc_int</datatype>
			<source_loc>6236</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5806</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5788,5789</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_22</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>5806</source_loc>
			<area>67.7160</area>
			<comb_area>0.0000</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_9</module_name>
		</signal>
		<signal>
			<name>Gaussian_Blur_Add_2Ux1U_2U_4_6_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>5786</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6244</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13947,5786</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_21</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>6244</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>s_reg_20</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>5784</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<source_loc>
			<id>6137</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5770,6132,6125</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_gen_busy_r_4_28_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>6137</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6081</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5771,6076,6085,6075</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_And_1Ux1U_1U_4_26_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6081</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6232</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5576,5574</sub_loc>
		</source_loc>
		<signal>
			<name>Gaussian_Blur_Not_1U_1U_1_3_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6232</source_loc>
			<async/>
		</signal>
		<signal>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>5780</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>Gaussian_Blur_LessThan_2Ux2U_1U_4_16_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5720</source_loc>
			<async/>
		</signal>
		<signal>
			<name>Gaussian_Blur_LessThan_2Ux2U_1U_4_17_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5717</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6133</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5773,6123</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>6133</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>Gaussian_Blur_N_Mux_11_2_0_4_25_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>5729</source_loc>
			<async/>
		</signal>
		<signal>
			<name>o_result_data_slice</name>
			<datatype W="24">sc_int</datatype>
			<source_loc>5777</source_loc>
			<area>180.5760</area>
			<comb_area>0.0000</comb_area>
			<seq_area>180.5760</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_24</module_name>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>2347</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<source_loc>
			<id>6270</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5616,5704,5734,6226,6228</sub_loc>
		</source_loc>
		<signal>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6270</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>filter_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>14702</source_loc>
			<async/>
			<preserved/>
		</signal>
		<source_loc>
			<id>6201</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6179,6195,6224,5904,6223,5799</sub_loc>
		</source_loc>
		<signal>
			<name>filter_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6201</source_loc>
		</signal>
		<source_loc>
			<id>5854</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5799</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_ROM_9X9_filter</module_name>
			<name>filter</name>
			<instance_name>filter</instance_name>
			<thread>do_filter</thread>
			<port_conn>in1,filter_in1</port_conn>
			<port_conn>out1,filter_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>5854</source_loc>
		</module_inst>
		<source_loc>
			<id>1934</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>13</line>
			<col>19</col>
		</source_loc>
		<source_loc>
			<id>5210</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>971,1934</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_result_data_slice</name>
			<clock>i_clk</clock>
			<module_name>mux_24bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>74.5082</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1832</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>23</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>o_result_data_slice</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_N_Mux_11_2_0_4_25_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3260</controller_delay>
			<lhs>
				<name>i_rgb_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>Gaussian_Blur_LessThan_2Ux2U_1U_4_17_out1</name>
				<name>Gaussian_Blur_LessThan_2Ux2U_1U_4_16_out1</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1832</controller_delay>
			<lhs>
				<name>o_result_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_Not_1U_1U_1_3_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_stall0</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall0</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>Gaussian_Blur_gen_busy_r_4_28_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>Gaussian_Blur_And_1Ux1U_1U_4_26_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_20</name>
			<clock>i_clk</clock>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2546</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_20</name>
			</lhs>
			<rhs>
				<name>s_reg_21</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>Gaussian_Blur_LessThan_2Ux2U_1U_4_17_out1</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_21</name>
			<clock>i_clk</clock>
			<controller_delay>0.2546</controller_delay>
			<rhs>
				<name>Gaussian_Blur_Add_2Ux1U_2U_4_6_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_21</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>Gaussian_Blur_LessThan_2Ux2U_1U_4_17_out1</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_22</name>
			<clock>i_clk</clock>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1832</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_22</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>Gaussian_Blur_Add_10Sx9S_11S_4_12_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_23</name>
			<clock>i_clk</clock>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1832</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_23</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>Gaussian_Blur_Add_9Sx9S_10S_4_13_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_24</name>
			<clock>i_clk</clock>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1832</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_24</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>Gaussian_Blur_Add_10Sx9S_11S_4_12_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_25</name>
			<clock>i_clk</clock>
			<controller_delay>0.1832</controller_delay>
			<rhs>
				<name>Gaussian_Blur_Add_2Ux1U_2U_4_9_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_25</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_26</name>
			<clock>i_clk</clock>
			<module_name>mux_10bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>31.0450</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1832</controller_delay>
			<rhs>
				<name>Gaussian_Blur_N_Mux_9_2_2_1_30_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_26</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_Add_9Sx9S_10S_4_13_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_27</name>
			<clock>i_clk</clock>
			<controller_delay>0.1832</controller_delay>
			<rhs>
				<name>Gaussian_Blur_Div_11Ux2U_11U_4_21_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_27</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_Gaussian_Blur_Add_2Ux1U_2U_4_6_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_21</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add_2Ux1U_2U_4_6_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Add_2Ux1U_2U_4_6</name>
			<dissolved_from>Gaussian_Blur_Add_2Ux1U_2U_4_6</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>Gaussian_Blur_Add_2Ux1U_2U_4_6_in2</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add_2Ux1U_2U_4_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2307</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_Gaussian_Blur_Mul_2Ux2U_4U_4_7_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_25</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Mul_2Ux2U_4U_4_7_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
				<name>Gaussian_Blur_LessThan_2Ux2U_1U_4_17_out1</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Mul_2Ux2U_4U_4_7</name>
			<dissolved_from>Gaussian_Blur_Mul_2Ux2U_4U_4_7</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>Gaussian_Blur_Mul_2Ux2U_4U_4_7_in2</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Mul_2Ux2U_4U_4_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>14707</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_Gaussian_Blur_Add_4Ux2U_4U_4_8_in1</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_20</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add_4Ux2U_4U_4_8_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_21</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
				<name>Gaussian_Blur_LessThan_2Ux2U_1U_4_17_out1</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Add_4Ux2U_4U_4_8</name>
			<dissolved_from>Gaussian_Blur_Add_4Ux2U_4U_4_8</dissolved_from>
			<async/>
			<rhs>
				<name>Gaussian_Blur_Add_4Ux2U_4U_4_8_in1</name>
			</rhs>
			<rhs>
				<name>Gaussian_Blur_Mul_2Ux2U_4U_4_7_out1</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add_4Ux2U_4U_4_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>14702</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_Gaussian_Blur_Add_2Ux1U_2U_4_9_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_25</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add_2Ux1U_2U_4_9_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
				<name>Gaussian_Blur_LessThan_2Ux2U_1U_4_17_out1</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Add_2Ux1U_2U_4_9</name>
			<dissolved_from>Gaussian_Blur_Add_2Ux1U_2U_4_9</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>Gaussian_Blur_Add_2Ux1U_2U_4_9_in2</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add_2Ux1U_2U_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2307</source_loc>
			<thread>do_filter</thread>
		</thread>
		<assign>
			<name>drive_filter_in1</name>
			<lhs>
				<name>filter_in1</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_Add_4Ux2U_4U_4_8_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>drive_Gaussian_Blur_Mul_9Sx8U_9S_4_10_in2</name>
			<async/>
			<module_name>mux_9bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>27.9405</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_26</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Mul_9Sx8U_9S_4_10_in2</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_N_Mux_9_2_2_1_30_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_Gaussian_Blur_Mul_9Sx8U_9S_4_10_in1</name>
			<async/>
			<module_name>mux_8bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_data_slice</name>
					</rhs>
					<lsb>16</lsb>
					<msb>23</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Mul_9Sx8U_9S_4_10_in1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Mul_9Sx8U_9S_4_10</name>
			<dissolved_from>Gaussian_Blur_Mul_9Sx8U_9S_4_10</dissolved_from>
			<async/>
			<rhs>
				<name>Gaussian_Blur_Mul_9Sx8U_9S_4_10_in1</name>
			</rhs>
			<rhs>
				<name>Gaussian_Blur_Mul_9Sx8U_9S_4_10_in2</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Mul_9Sx8U_9S_4_10_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2289</source_loc>
			<thread>do_filter</thread>
		</thread>
		<assign>
			<name>drive_Gaussian_Blur_Mul_9Sx8U_9S_4_11_in1</name>
			<lhs>
				<name>Gaussian_Blur_Mul_9Sx8U_9S_4_11_in1</name>
			</lhs>
			<rhs>
				<name>i_rgb_data</name>
			</rhs>
		</assign>
		<thread>
			<name>Gaussian_Blur_Mul_9Sx8U_9S_4_11</name>
			<dissolved_from>Gaussian_Blur_Mul_9Sx8U_9S_4_11</dissolved_from>
			<async/>
			<rhs>
				<name>Gaussian_Blur_Mul_9Sx8U_9S_4_11_in1</name>
			</rhs>
			<rhs>
				<name>Gaussian_Blur_N_Mux_9_2_2_1_30_out1</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Mul_9Sx8U_9S_4_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2289</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_Gaussian_Blur_Add_10Sx9S_11S_4_12_in2</name>
			<async/>
			<module_name>mux_10bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>31.0450</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_26</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add_10Sx9S_11S_4_12_in2</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_Mul_9Sx8U_9S_4_10_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl6</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_Gaussian_Blur_Add_10Sx9S_11S_4_12_in1</name>
			<async/>
			<module_name>mux_9bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>27.9405</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_24</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add_10Sx9S_11S_4_12_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_22</name>
			</rhs>
			<cond>
				<name>gs_ctrl7</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Add_10Sx9S_11S_4_12</name>
			<dissolved_from>Gaussian_Blur_Add_10Sx9S_11S_4_12</dissolved_from>
			<async/>
			<rhs>
				<name>Gaussian_Blur_Add_10Sx9S_11S_4_12_in1</name>
			</rhs>
			<rhs>
				<name>Gaussian_Blur_Add_10Sx9S_11S_4_12_in2</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add_10Sx9S_11S_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2320</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_Gaussian_Blur_Add_9Sx9S_10S_4_13_in2</name>
			<async/>
			<module_name>mux_9bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>27.9405</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_22</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add_9Sx9S_10S_4_13_in2</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_Mul_9Sx8U_9S_4_11_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl8</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Add_9Sx9S_10S_4_13</name>
			<dissolved_from>Gaussian_Blur_Add_9Sx9S_10S_4_13</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_23</name>
			</rhs>
			<rhs>
				<name>Gaussian_Blur_Add_9Sx9S_10S_4_13_in2</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Add_9Sx9S_10S_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2318</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_LessThan_2Ux2U_1U_4_16</name>
			<dissolved_from>Gaussian_Blur_LessThan_2Ux2U_1U_4_16</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_21</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_LessThan_2Ux2U_1U_4_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2254</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_LessThan_2Ux2U_1U_4_17</name>
			<dissolved_from>Gaussian_Blur_LessThan_2Ux2U_1U_4_17</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_25</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_LessThan_2Ux2U_1U_4_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2254</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Abs_11S_11U_4_20</name>
			<dissolved_from>Gaussian_Blur_Abs_11S_11U_4_20</dissolved_from>
			<async/>
			<rhs>
				<name>Gaussian_Blur_Add_10Sx9S_11S_4_12_out1</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Abs_11S_11U_4_20_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2322</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Div_11Ux2U_11U_4_21</name>
			<dissolved_from>Gaussian_Blur_Div_11Ux2U_11U_4_21</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>Gaussian_Blur_Abs_11S_11U_4_20_out1</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Div_11Ux2U_11U_4_21_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2322</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Minus_11U_11S_4_23</name>
			<dissolved_from>Gaussian_Blur_Minus_11U_11S_4_23</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_27</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Minus_11U_11S_4_23_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2322</source_loc>
			<thread>do_filter</thread>
		</thread>
		<assign>
			<name>drive_Gaussian_Blur_N_Mux_11_2_0_4_25_ctrl1</name>
			<lhs>
				<name>Gaussian_Blur_N_Mux_11_2_0_4_25_ctrl1</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_Add_10Sx9S_11S_4_12_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>Gaussian_Blur_N_Mux_11_2_0_4_25</name>
			<dissolved_from>Gaussian_Blur_N_Mux_11_2_0_4_25</dissolved_from>
			<async/>
			<mux_area>26.3340</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>Gaussian_Blur_Minus_11U_11S_4_23_out1</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_N_Mux_11_2_0_4_25_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_27</name>
			</rhs>
			<cond>
				<name>Gaussian_Blur_N_Mux_11_2_0_4_25_ctrl1</name>
			</cond>
			<source_loc>2322</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_r_busy</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>r_busy</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl9</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>5210</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<module_name>mux_3bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>8.1493</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2546</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>Gaussian_Blur_LessThan_2Ux2U_1U_4_17_out1</name>
				<name>Gaussian_Blur_LessThan_2Ux2U_1U_4_16_out1</name>
			</cond>
			<source_loc>2236</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1832</controller_delay>
			<lhs>
				<name>gs_ctrl0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2236</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl6</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1832</controller_delay>
			<lhs>
				<name>gs_ctrl6</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2236</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl7</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1832</controller_delay>
			<lhs>
				<name>gs_ctrl7</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2236</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl8</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1832</controller_delay>
			<lhs>
				<name>gs_ctrl8</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2236</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl9</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1832</controller_delay>
			<lhs>
				<name>gs_ctrl9</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2236</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_fifo_dsel</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>fifo_dsel</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_gen_fifo_addr_alt0_4_29_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>1934</source_loc>
			<thread>gen_fifo_addr</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_gen_fifo_addr_alt0_4_29_p4</name>
			<dissolved_from>Gaussian_Blur_gen_fifo_addr_alt0_4_29</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>fifo_dsel</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_gen_fifo_addr_alt0_4_29_out1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>Gaussian_Blur_gen_fifo_addr_alt0_4_29_amtmp004</name>
				<name>Gaussian_Blur_gen_fifo_addr_alt0_4_29_amtmp003</name>
			</cond>
			<source_loc>6038</source_loc>
			<thread>gen_fifo_addr</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_gen_fifo_addr_alt0_4_29_p3</name>
			<dissolved_from>Gaussian_Blur_gen_fifo_addr_alt0_4_29</dissolved_from>
			<async/>
			<rhs>
				<name>fifo_dsel</name>
			</rhs>
			<rhs>
				<name>r_busy</name>
			</rhs>
			<rhs>
				<name>active_0</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_gen_fifo_addr_alt0_4_29_amtmp003</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>5856</source_loc>
			<thread>gen_fifo_addr</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_gen_fifo_addr_alt0_4_29_p2</name>
			<dissolved_from>Gaussian_Blur_gen_fifo_addr_alt0_4_29</dissolved_from>
			<async/>
			<rhs>
				<name>fifo_dsel</name>
			</rhs>
			<rhs>
				<name>r_busy</name>
			</rhs>
			<rhs>
				<name>active_0</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_gen_fifo_addr_alt0_4_29_amtmp004</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>5856</source_loc>
			<thread>gen_fifo_addr</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_N_Mux_9_2_2_1_30</name>
			<dissolved_from>Gaussian_Blur_N_Mux_9_2_2_1_30</dissolved_from>
			<async/>
			<mux_area>105.7293</mux_area>
			<mux_delay>0.0600</mux_delay>
			<control_delay>0.0600</control_delay>
			<rhs>
				<name>stall_fifo_1_stall_fifo_1_0</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_N_Mux_9_2_2_1_30_out1</name>
			</lhs>
			<rhs>
				<name>filter_out1</name>
			</rhs>
			<cond>
				<name>fifo_dsel</name>
			</cond>
			<source_loc>6040</source_loc>
			<thread>gen_fifo_out</thread>
		</thread>
		<thread>
			<name>drive_stall_fifo_1_stall_fifo_1_0</name>
			<clock>i_clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>Gaussian_Blur_N_Mux_9_2_2_4_31_out1</name>
			</rhs>
			<lhs>
				<name>stall_fifo_1_stall_fifo_1_0</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>6203</source_loc>
			<thread>gen_fifo_data</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_N_Mux_9_2_2_4_31</name>
			<dissolved_from>Gaussian_Blur_N_Mux_9_2_2_4_31</dissolved_from>
			<async/>
			<mux_area>21.5460</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>filter_out1</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_N_Mux_9_2_2_4_31_out1</name>
			</lhs>
			<rhs>
				<name>stall_fifo_1_stall_fifo_1_0</name>
			</rhs>
			<cond>
				<name>active_0</name>
			</cond>
			<source_loc>6040</source_loc>
			<thread>gen_fifo_data</thread>
		</thread>
		<thread>
			<name>drive_active_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3260</controller_delay>
			<lhs>
				<name>active_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>Gaussian_Blur_LessThan_2Ux2U_1U_4_17_out1</name>
				<name>Gaussian_Blur_LessThan_2Ux2U_1U_4_16_out1</name>
			</cond>
			<source_loc>1934</source_loc>
			<thread>gen_active_0</thread>
		</thread>
		<assign>
			<name>drive_i_rgb_busy</name>
			<lhs>
				<name>i_rgb_busy</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_gen_busy_r_4_28_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>Gaussian_Blur_gen_busy_r_4_28_p8</name>
			<dissolved_from>Gaussian_Blur_gen_busy_r_4_28</dissolved_from>
			<async/>
			<rhs>
				<name>Gaussian_Blur_gen_busy_r_4_28_gnew_req</name>
				<name>Gaussian_Blur_gen_busy_r_4_28_gdiv</name>
				<name>Gaussian_Blur_gen_busy_r_4_28_gen_busy_i_rgb_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_gen_busy_r_4_28_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10365</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_gen_busy_r_4_28_p7</name>
			<dissolved_from>Gaussian_Blur_gen_busy_r_4_28</dissolved_from>
			<async/>
			<rhs>
				<name>Gaussian_Blur_gen_busy_r_4_28_gdiv</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_gen_busy_r_4_28_gen_busy_i_rgb_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10364</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_gen_busy_r_4_28_p6</name>
			<dissolved_from>Gaussian_Blur_gen_busy_r_4_28</dissolved_from>
			<async/>
			<rhs>
				<name>Gaussian_Blur_gen_busy_r_4_28_gnew_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_gen_busy_r_4_28_gdiv</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10352</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_gen_busy_r_4_28_p5</name>
			<dissolved_from>Gaussian_Blur_gen_busy_r_4_28</dissolved_from>
			<async/>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_gen_busy_r_4_28_gnew_req</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10321</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_rgb_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_N_Muxb_1_2_1_4_4_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10091</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_N_Muxb_1_2_1_4_4</name>
			<dissolved_from>Gaussian_Blur_N_Muxb_1_2_1_4_4</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_N_Muxb_1_2_1_4_4_out1</name>
			</lhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<cond>
				<name>i_rgb_m_busy_req_0</name>
			</cond>
			<source_loc>14715</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<assign>
			<name>drive_o_result_vld</name>
			<lhs>
				<name>o_result_vld</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_Or_1Ux1U_1U_4_2_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>Gaussian_Blur_Or_1Ux1U_1U_4_2</name>
			<dissolved_from>Gaussian_Blur_Or_1Ux1U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>Gaussian_Blur_Xor_1Ux1U_1U_1_1_out1</name>
			</rhs>
			<rhs>
				<name>o_result_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Or_1Ux1U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>8254</source_loc>
			<thread>gen_vld</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>Gaussian_Blur_And_1Ux1U_1U_4_26_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8106</source_loc>
			<thread>gen_unacked_req</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_And_1Ux1U_1U_4_26</name>
			<dissolved_from>Gaussian_Blur_And_1Ux1U_1U_4_26</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_vld</name>
			</rhs>
			<rhs>
				<name>o_result_busy</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_And_1Ux1U_1U_4_26_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>9405</source_loc>
			<thread>gen_stalling</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Xor_1Ux1U_1U_1_1</name>
			<dissolved_from>Gaussian_Blur_Xor_1Ux1U_1U_1_1</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Xor_1Ux1U_1U_1_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>7607</source_loc>
			<thread>gen_active</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7474</source_loc>
			<thread>gen_prev_trig_reg</thread>
		</thread>
		<thread>
			<name>Gaussian_Blur_Not_1U_1U_1_3</name>
			<dissolved_from>Gaussian_Blur_Not_1U_1U_1_3</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>Gaussian_Blur_Not_1U_1U_1_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>6959</source_loc>
			<thread>gen_next_trig_reg</thread>
		</thread>
		<assign>
			<name>drive_o_result_data</name>
			<lhs>
				<name>o_result_data</name>
			</lhs>
			<rhs>
				<name>o_result_data_slice</name>
			</rhs>
		</assign>
		<source_loc>
			<id>5845</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5728</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Minus_11U_11S_4</module_name>
			<name>Gaussian_Blur_Minus_11U_11S_4_23</name>
			<instance_name>Gaussian_Blur_Minus_11U_11S_4_23</instance_name>
			<source_loc>5845</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_Minus_11U_11S_4_23</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5842</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5717</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_LessThan_2Ux2U_1U_4</module_name>
			<name>Gaussian_Blur_LessThan_2Ux2U_1U_4_17</name>
			<instance_name>Gaussian_Blur_LessThan_2Ux2U_1U_4_17</instance_name>
			<source_loc>5842</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_LessThan_2Ux2U_1U_4_17</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5839</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5720</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_LessThan_2Ux2U_1U_4</module_name>
			<name>Gaussian_Blur_LessThan_2Ux2U_1U_4_16</name>
			<instance_name>Gaussian_Blur_LessThan_2Ux2U_1U_4_16</instance_name>
			<source_loc>5839</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_LessThan_2Ux2U_1U_4_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5838</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5803</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Div_11Ux2U_11U_4</module_name>
			<name>Gaussian_Blur_Div_11Ux2U_11U_4_21</name>
			<instance_name>Gaussian_Blur_Div_11Ux2U_11U_4_21</instance_name>
			<source_loc>5838</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_Div_11Ux2U_11U_4_21</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5831</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5792,5800,5801</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Add_9Sx9S_10S_4</module_name>
			<name>Gaussian_Blur_Add_9Sx9S_10S_4_13</name>
			<instance_name>Gaussian_Blur_Add_9Sx9S_10S_4_13</instance_name>
			<source_loc>5831</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_Add_9Sx9S_10S_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5848</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5707</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Mul_2Ux2U_4U_4</module_name>
			<name>Gaussian_Blur_Mul_2Ux2U_4U_4_7</name>
			<instance_name>Gaussian_Blur_Mul_2Ux2U_4U_4_7</instance_name>
			<source_loc>5848</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_Mul_2Ux2U_4U_4_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5851</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5710,5714</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Mul_9Sx8U_9S_4</module_name>
			<name>Gaussian_Blur_Mul_9Sx8U_9S_4_10</name>
			<instance_name>Gaussian_Blur_Mul_9Sx8U_9S_4_10</instance_name>
			<source_loc>5851</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_Mul_9Sx8U_9S_4_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5852</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5712</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Mul_9Sx8U_9S_4</module_name>
			<name>Gaussian_Blur_Mul_9Sx8U_9S_4_11</name>
			<instance_name>Gaussian_Blur_Mul_9Sx8U_9S_4_11</instance_name>
			<source_loc>5852</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_Mul_9Sx8U_9S_4_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5853</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5729</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_N_Mux_11_2_0_4</module_name>
			<name>Gaussian_Blur_N_Mux_11_2_0_4_25</name>
			<instance_name>Gaussian_Blur_N_Mux_11_2_0_4_25</instance_name>
			<source_loc>5853</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_N_Mux_11_2_0_4_25</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6082</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6075</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_And_1Ux1U_1U_4</module_name>
			<name>Gaussian_Blur_And_1Ux1U_1U_4_26</name>
			<instance_name>Gaussian_Blur_And_1Ux1U_1U_4_26</instance_name>
			<source_loc>6082</source_loc>
			<thread>gen_stalling</thread>
			<dissolved_to>Gaussian_Blur_And_1Ux1U_1U_4_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6138</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6125</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_gen_busy_r_4</module_name>
			<name>Gaussian_Blur_gen_busy_r_4_28</name>
			<instance_name>Gaussian_Blur_gen_busy_r_4_28</instance_name>
			<source_loc>6138</source_loc>
			<thread>gen_busy</thread>
			<dissolved_to>Gaussian_Blur_gen_busy_r_4_28_p8</dissolved_to>
			<dissolved_to>Gaussian_Blur_gen_busy_r_4_28_p7</dissolved_to>
			<dissolved_to>Gaussian_Blur_gen_busy_r_4_28_p6</dissolved_to>
			<dissolved_to>Gaussian_Blur_gen_busy_r_4_28_p5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6172</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6160</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_gen_fifo_addr_alt0_4</module_name>
			<name>Gaussian_Blur_gen_fifo_addr_alt0_4_29</name>
			<instance_name>Gaussian_Blur_gen_fifo_addr_alt0_4_29</instance_name>
			<source_loc>6172</source_loc>
			<thread>gen_fifo_addr</thread>
			<dissolved_to>Gaussian_Blur_gen_fifo_addr_alt0_4_29_p4</dissolved_to>
			<dissolved_to>Gaussian_Blur_gen_fifo_addr_alt0_4_29_p3</dissolved_to>
			<dissolved_to>Gaussian_Blur_gen_fifo_addr_alt0_4_29_p2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6183</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6181</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_N_Mux_9_2_2_1</module_name>
			<name>Gaussian_Blur_N_Mux_9_2_2_1_30</name>
			<instance_name>Gaussian_Blur_N_Mux_9_2_2_1_30</instance_name>
			<source_loc>6183</source_loc>
			<thread>gen_fifo_out</thread>
			<dissolved_to>Gaussian_Blur_N_Mux_9_2_2_1_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6204</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6196</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_N_Mux_9_2_2_4</module_name>
			<name>Gaussian_Blur_N_Mux_9_2_2_4_31</name>
			<instance_name>Gaussian_Blur_N_Mux_9_2_2_4_31</instance_name>
			<source_loc>6204</source_loc>
			<thread>gen_fifo_data</thread>
			<dissolved_to>Gaussian_Blur_N_Mux_9_2_2_4_31</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5556</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5553</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Xor_1Ux1U_1U_1</module_name>
			<name>Gaussian_Blur_Xor_1Ux1U_1U_1_1</name>
			<instance_name>Gaussian_Blur_Xor_1Ux1U_1U_1_1</instance_name>
			<source_loc>5556</source_loc>
			<thread>gen_active</thread>
			<dissolved_to>Gaussian_Blur_Xor_1Ux1U_1U_1_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5567</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5563</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Or_1Ux1U_1U_4</module_name>
			<name>Gaussian_Blur_Or_1Ux1U_1U_4_2</name>
			<instance_name>Gaussian_Blur_Or_1Ux1U_1U_4_2</instance_name>
			<source_loc>5567</source_loc>
			<thread>gen_vld</thread>
			<dissolved_to>Gaussian_Blur_Or_1Ux1U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5822</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5786</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Add_2Ux1U_2U_4</module_name>
			<name>Gaussian_Blur_Add_2Ux1U_2U_4_6</name>
			<instance_name>Gaussian_Blur_Add_2Ux1U_2U_4_6</instance_name>
			<source_loc>5822</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_Add_2Ux1U_2U_4_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5828</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5708</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Add_4Ux2U_4U_4</module_name>
			<name>Gaussian_Blur_Add_4Ux2U_4U_4_8</name>
			<instance_name>Gaussian_Blur_Add_4Ux2U_4U_4_8</instance_name>
			<source_loc>5828</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_Add_4Ux2U_4U_4_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5825</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5797</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Add_2Ux1U_2U_4</module_name>
			<name>Gaussian_Blur_Add_2Ux1U_2U_4_9</name>
			<instance_name>Gaussian_Blur_Add_2Ux1U_2U_4_9</instance_name>
			<source_loc>5825</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_Add_2Ux1U_2U_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5813</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5789,5795,5723,5727</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Add_10Sx9S_11S_4</module_name>
			<name>Gaussian_Blur_Add_10Sx9S_11S_4_12</name>
			<instance_name>Gaussian_Blur_Add_10Sx9S_11S_4_12</instance_name>
			<source_loc>5813</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_Add_10Sx9S_11S_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5810</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5724</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Abs_11S_11U_4</module_name>
			<name>Gaussian_Blur_Abs_11S_11U_4_20</name>
			<instance_name>Gaussian_Blur_Abs_11S_11U_4_20</instance_name>
			<source_loc>5810</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>Gaussian_Blur_Abs_11S_11U_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5602</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5591</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_N_Muxb_1_2_1_4</module_name>
			<name>Gaussian_Blur_N_Muxb_1_2_1_4_4</name>
			<instance_name>Gaussian_Blur_N_Muxb_1_2_1_4_4</instance_name>
			<source_loc>5602</source_loc>
			<thread>gen_unvalidated_req</thread>
			<dissolved_to>Gaussian_Blur_N_Muxb_1_2_1_4_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5577</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5574</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>Gaussian_Blur_Not_1U_1U_1</module_name>
			<name>Gaussian_Blur_Not_1U_1U_1_3</name>
			<instance_name>Gaussian_Blur_Not_1U_1U_1_3</instance_name>
			<source_loc>5577</source_loc>
			<thread>gen_next_trig_reg</thread>
			<dissolved_to>Gaussian_Blur_Not_1U_1U_1_3</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 6 warnings, area=2345, bits=102</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>847</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1433</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2588</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>198</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>300</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>472</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>491</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>494</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>815</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>852</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2776</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3280</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>38</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>259</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>217</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>217</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>72</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>54</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>813</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>814</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1131</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1155</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>21</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>1251</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>16</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>152</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>51</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>102</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2723</code_num>
			<count>47</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>47</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>17</count>
		</message_count>
	</message_counts>
	<end_time>Thu May  6 05:53:37 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>25</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>2</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>36</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>36</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>5</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>81</real_time>
			<cpu_time>7</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>81</real_time>
			<cpu_time>43</cpu_time>
		</phase>
	</timers>
	<footprint>534548</footprint>
	<subprocess_footprint>714072</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
