directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(1).lpi#2 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(1).lpi#2
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(1).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(1).lpi#2
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(1)(0)(1).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(1).lpi#2
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(1)(0)(1).sva#1 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(1).lpi#2
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_embed(1)(0)(0).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(1).lpi#2
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(1).lpi#2 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(1).lpi#2
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(1).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(1).lpi#2
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(1)(0)(0).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(1).lpi#2
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(1)(0)(0).sva#1 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(1).lpi#2
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_embed(0)(0)(3).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(1).lpi#2
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(1).lpi#2 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(1).lpi#2
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(1).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(1).lpi#2
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(1)(0)(2).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(1).lpi#2
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(1)(0)(2).sva#1 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(1).lpi#2
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_embed(1)(0)(1).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(1).lpi#2
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(1).lpi#2 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(1).lpi#2
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(1).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(1).lpi#2
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(0)(0)(1).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(1).lpi#2
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(0)(0)(1).sva#1 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(1).lpi#2
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_embed(0)(0)(1).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(1).lpi#2
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(1).lpi#2 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(1).lpi#2
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(1).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(1).lpi#2
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(0)(0)(0).sva#1 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(1).lpi#2
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(0)(0)(0).sva#2 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(1).lpi#2
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(0)(0)(0).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(1).lpi#2
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_embed(0)(0)(0).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(1).lpi#2
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(1).lpi#2 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(1).lpi#2
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(1).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(1).lpi#2
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(0)(0)(2).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(1).lpi#2
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(0)(0)(2).sva#1 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(1).lpi#2
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_embed(0)(0)(2).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(1).lpi#2
directive set /dut/dut:core/core/for:for:strm_in.tmp.sva(31:2) REGISTER_NAME for:for:strm_in.tmp.sva(31:2)
directive set /dut/dut:core/core/APPLY_ROTARY_POS_EMB_LOOP_6:mux#33.itm(39:16) REGISTER_NAME for:for:strm_in.tmp.sva(31:2)
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_2#2:conc#1.mut(71:48) REGISTER_NAME for:for:strm_in.tmp.sva(31:2)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(3)#1.lpi#3(39:16) REGISTER_NAME for:for:strm_in.tmp.sva(31:2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(0)(0)(1).lpi#3(39:16) REGISTER_NAME for:for:strm_in.tmp.sva(31:2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(10).lpi#3(39:16) REGISTER_NAME for:for:strm_in.tmp.sva(31:2)
directive set /dut/dut:core/core/operator_<40,24,true,AC_TRN,AC_WRAP>#1:slc(operator_<40,24,true,AC_TRN,AC_WRAP>#1:div:cmp.z)(17-0).itm REGISTER_NAME operator_<40,24,true,AC_TRN,AC_WRAP>#1:slc(operator_<40,24,true,AC_TRN,AC_WRAP>#1:div:cmp.z)(17-0).itm
directive set /dut/dut:core/core/operator_<40,24,true,AC_TRN,AC_WRAP>#3:slc(operator_<40,24,true,AC_TRN,AC_WRAP>#1:div:cmp.z)(17-0).itm REGISTER_NAME operator_<40,24,true,AC_TRN,AC_WRAP>#1:slc(operator_<40,24,true,AC_TRN,AC_WRAP>#1:div:cmp.z)(17-0).itm
directive set /dut/dut:core/core/APPLY_ROTARY_POS_EMB_LOOP_6:cosval:read_rom(cos_tab.rom_map_1).cse.sva REGISTER_NAME operator_<40,24,true,AC_TRN,AC_WRAP>#1:slc(operator_<40,24,true,AC_TRN,AC_WRAP>#1:div:cmp.z)(17-0).itm
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_3#1:packed_val.sva REGISTER_NAME operator_<40,24,true,AC_TRN,AC_WRAP>#1:slc(operator_<40,24,true,AC_TRN,AC_WRAP>#1:div:cmp.z)(17-0).itm
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_3#3:packed_val.sva REGISTER_NAME operator_<40,24,true,AC_TRN,AC_WRAP>#1:slc(operator_<40,24,true,AC_TRN,AC_WRAP>#1:div:cmp.z)(17-0).itm
directive set /dut/dut:core/core/RMS_NORM_LOOP_2:mux#23.itm REGISTER_NAME operator_<40,24,true,AC_TRN,AC_WRAP>#1:slc(operator_<40,24,true,AC_TRN,AC_WRAP>#1:div:cmp.z)(17-0).itm
directive set /dut/dut:core/core/RMS_NORM_LOOP_2#2:mux#24.itm REGISTER_NAME operator_<40,24,true,AC_TRN,AC_WRAP>#1:slc(operator_<40,24,true,AC_TRN,AC_WRAP>#1:div:cmp.z)(17-0).itm
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj(0)(0)(3).lpi#3(15:0) REGISTER_NAME operator_<40,24,true,AC_TRN,AC_WRAP>#1:slc(operator_<40,24,true,AC_TRN,AC_WRAP>#1:div:cmp.z)(17-0).itm
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(9).sva REGISTER_NAME attention<2,1,16,16,4,4>:quantized_hidden_states(0)(9).sva
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(9).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:quantized_hidden_states(0)(9).sva
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(6).sva REGISTER_NAME attention<2,1,16,16,4,4>:quantized_hidden_states(0)(6).sva
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(6).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:quantized_hidden_states(0)(6).sva
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(8).sva REGISTER_NAME attention<2,1,16,16,4,4>:quantized_hidden_states(0)(8).sva
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(8).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:quantized_hidden_states(0)(8).sva
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(7).sva REGISTER_NAME attention<2,1,16,16,4,4>:quantized_hidden_states(0)(7).sva
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(7).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:quantized_hidden_states(0)(7).sva
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva(3:0) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva(3:0)
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_2#3:j(4:0).sva(3:0) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva(3:0)
directive set /dut/dut:core/core/QUANTIZE_ACTIVATION_LOOP_3#1:j(4:0).sva(3:0) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva(3:0)
directive set /dut/dut:core/core/RMS_NORM_LOOP_1#2:i(4:0).sva(3:0) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva(3:0)
directive set /dut/dut:core/core/RMS_NORM_LOOP_1#1:i(4:0).sva(3:0) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva(3:0)
directive set /dut/dut:core/core/RMS_NORM_LOOP_2#2:acc.itm REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva(3:0)
directive set /dut/dut:core/core/RMS_NORM_LOOP_2:acc.itm REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva(3:0)
directive set /dut/dut:core/core/compute_sqrt#1:for:i(3:0).sva REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva(3:0)
directive set /dut/dut:core/core/compute_sqrt#1:for:i(3:0).sva#1 REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva(3:0)
directive set /dut/dut:core/core/compute_sqrt:for:i(3:0).sva REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva(3:0)
directive set /dut/dut:core/core/compute_sqrt:for:i(3:0).sva#1 REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva(3:0)
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_4#1:l(1:0).sva REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva(3:0)
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_4#1:l(1:0).sva#1 REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva(3:0)
directive set /dut/dut:core/core/CACHE_UPDATE_LOOP_2:j(1:0).sva REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva(3:0)
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_4:l(2:0).sva#1 REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva(3:0)
directive set /dut/dut:core/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_3:acc#15.sdt REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva(3:0)
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva(3:0) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva(3:0)
directive set /dut/dut:core/core/QUANTIZE_ACTIVATION_LOOP_3:j(4:0).sva(3:0) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva(3:0)
directive set /dut/dut:core/core/RMS_NORM_LOOP_2#2:mux#20.itm(3:0) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva(3:0)
directive set /dut/dut:core/core/RMS_NORM_LOOP_2:mux#20.itm(3:0) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva(3:0)
directive set /dut/dut:core/core/QUANTIZE_ACTIVATION_LOOP_2#1:j(4:0).sva(3:0) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva(3:0)
directive set /dut/dut:core/core/QUANTIZE_ACTIVATION_LOOP_2:j(4:0).sva(3:0) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva(3:0)
directive set /dut/dut:core/core/for:for:j(4:0).sva(3:0) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva(3:0)
directive set /dut/dut:core/core/APPLY_ROTARY_POS_EMB_LOOP_6:k(2:0).sva#1 REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva(3:0)
directive set /dut/dut:core/core/CACHE_UPDATE_LOOP_3#1:k(2:0).sva#1 REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva(3:0)
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_3:acc#5.sdt REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva(3:0)
directive set /dut/dut:core/core/SOFTMAX_LOOP_4:x:acc#3.sdt REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva(3:0)
directive set /dut/dut:core/core/SOFTMAX_LOOP_5:acc#4.sdt REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva(3:0)
directive set /dut/dut:core/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_3:acc#10.sdt REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva(3:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva#1(2) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva(3:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva(2) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva(3:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(7).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(7).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(7).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(7).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(7).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(7).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(7).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(7).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(7).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(7).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(7).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(7).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(7).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(7).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(8).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(8).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(8).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(8).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(6).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(6).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(6).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(6).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(9).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(9).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(9).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(9).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(5).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(5).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(5).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(5).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(10).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(10).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(10).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(10).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(4).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(4).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(4).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(4).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(11).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(11).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(11).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(11).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(12).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(12).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(12).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(12).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(13).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(13).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(13).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(13).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(1).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(1).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(1).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(1).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(14).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(14).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(14).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(14).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(0).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(0).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(0).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(0).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(15).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(15).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(15).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(15).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(8).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(8).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(8).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(8).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(6).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(6).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(6).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(6).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(9).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(9).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(9).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(9).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(5).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(5).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(5).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(5).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(10).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(10).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(10).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(10).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(2)(0)(3).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(10).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(4).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(4).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(4).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(4).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(11).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(11).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(11).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(11).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(3)(0)(0).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(11).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(12).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(12).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(12).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(12).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(3)(0)(1).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(12).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(13).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(13).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(13).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(13).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(3)(0)(2).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(13).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(1).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(1).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(1).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(1).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(2)(0)(2).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(1).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(14).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(14).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(14).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(14).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(3)(0)(3).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(14).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(0).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(0).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(0).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(0).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(2)(0)(1).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(0).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(15).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(15).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(15).sva#2(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(15).lpi#3(39:16)
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_4:l(2:0).sva(1:0) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_0.sva REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_3:and.tmp#4.sva REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/APPLY_ROTARY_POS_EMB_LOOP_3:and.stg_2_0.sva REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva#1(4) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva(4) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(9).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:v_proj_re(0)(9).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(9).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:v_proj_re(0)(9).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(9).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:v_proj_re(0)(9).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj(0)(0)(2).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:v_proj_re(0)(9).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(8).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:v_proj_re(0)(8).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(8).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:v_proj_re(0)(8).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(8).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:v_proj_re(0)(8).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj(0)(0)(1).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:v_proj_re(0)(8).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(15).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(15).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(15).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(15).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(15).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(15).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(15).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(15).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(3)(0)(3).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(15).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(0).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(0).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(0).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(0).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(0).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(0).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(0).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(0).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(2)(0)(0).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(0).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(14).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(14).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(14).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(14).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(14).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(14).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(14).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(14).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(14).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(14).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(14).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(14).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(3)(0)(2).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(14).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(1).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(1).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(1).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(1).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(1).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(1).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(1).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(1).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(2)(0)(1).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(1).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(13).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(13).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(13).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(13).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(13).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(13).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(13).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(13).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(13).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(13).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(13).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(13).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(3)(0)(1).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(13).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(12).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(12).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(12).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(12).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(12).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(12).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(12).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(12).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(12).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(12).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(12).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(12).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(3)(0)(0).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(12).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(11).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(11).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(11).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(11).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(11).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(11).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(11).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(11).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(11).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(11).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(11).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(11).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(2)(0)(3).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(11).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(4).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(4).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(4).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(4).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(4).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(4).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(4).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(4).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(4).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(4).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(4).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(4).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(10).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(10).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(10).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(10).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(10).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(10).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(10).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(10).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(10).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(10).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(10).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(10).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(2)(0)(2).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(10).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(5).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(5).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(5).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(5).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(5).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(5).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(5).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(5).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(5).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(5).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(5).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(5).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(9).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(9).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(9).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(9).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(9).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(9).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(9).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(9).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(9).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(9).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(9).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(9).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(6).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(6).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(6).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(6).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(6).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(6).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(6).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(6).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(6).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(6).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(6).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(6).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(8).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(8).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(8).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(8).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(8).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(8).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(8).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(8).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(8).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(8).lpi#4(15:0)
directive set /dut/dut:core/core/output(0)(8).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj_re(0)(8).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(15).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(15).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(15).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(15).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(15).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(15).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(15).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(15).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(0).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(0).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(0).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(0).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(0).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(0).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(0).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(0).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(14).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(14).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(14).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(14).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(14).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(14).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(14).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(14).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(1).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(1).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(1).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(1).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(1).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(1).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(1).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(1).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(13).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(13).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(13).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(13).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(13).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(13).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(13).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(13).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(12).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(12).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(12).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(12).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(12).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(12).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(12).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(12).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(3).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(3).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(3).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(3).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(3).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(3).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(3).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(3).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(11).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(11).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(11).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(11).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(11).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(11).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(11).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(11).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(4).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(4).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(4).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(4).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(4).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(4).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(4).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(4).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(10).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(10).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(10).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(10).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(10).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(10).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(10).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(10).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(5).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(5).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(5).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(5).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(5).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(5).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(5).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(5).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(9).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(9).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(9).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(9).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(9).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(9).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(9).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(9).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(6).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(6).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(6).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(6).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(6).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(6).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(6).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(6).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(8).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(8).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(8).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(8).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(8).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(8).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(8).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(8).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(7).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(7).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(7).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(7).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(7).sva#2(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(7).lpi#4(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(7).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj_re(0)(7).lpi#4(15:0)
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_2:j(4:0).sva#1 REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2:j(4:0).sva#1
directive set /dut/dut:core/core/for:for:j(4:0).sva#1 REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2:j(4:0).sva#1
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva#1 REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva#1
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_2#3:j(4:0).sva#1 REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva#1
directive set /dut/dut:core/core/QUANTIZE_ACTIVATION_LOOP_3#1:j(4:0).sva#1 REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva#1
directive set /dut/dut:core/core/QUANTIZE_ACTIVATION_LOOP_3:j(4:0).sva#1 REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva#1
directive set /dut/dut:core/core/RMS_NORM_LOOP_1#1:i(4:0).sva#1 REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva#1
directive set /dut/dut:core/core/RMS_NORM_LOOP_1#2:i(4:0).sva#1 REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva#1
directive set /dut/dut:core/core/RMS_NORM_LOOP_2#2.dfr.sva REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva#1
directive set /dut/dut:core/core/RMS_NORM_LOOP_2.dfr.sva REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva#1
directive set /dut/dut:core/core/compute_sqrt#1:guess.sva(39:35) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva#1
directive set /dut/dut:core/core/compute_sqrt:guess.sva(39:35) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva#1
directive set /dut/dut:core/core/for#1:for:j(4:0).sva#1 REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva#1
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_2#1:conc#1.mut(71:48) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:conc#1.mut(71:48)
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_2#3:conc#1.mut(71:48) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:conc#1.mut(71:48)
directive set /dut/dut:core/core/APPLY_ROTARY_POS_EMB_LOOP_6:mux#32.itm(39:16) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:conc#1.mut(71:48)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(3)#1.lpi#3(39:16) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:conc#1.mut(71:48)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(1)(0)(0).lpi#3(39:16) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:conc#1.mut(71:48)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(13).lpi#3(39:16) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:conc#1.mut(71:48)
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_2#1:mux#16.psp REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:mux#16.psp
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_2#3:mux#16.psp REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:mux#16.psp
directive set /dut/dut:core/core/APPLY_ROTARY_POS_EMB_LOOP_6:mux#32.itm(15:0) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:mux#16.psp
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(3)#1.lpi#3(15:0) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:mux#16.psp
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(1)(0)(0).lpi#3(15:0) REGISTER_NAME LINEAR_FORWARD_NO_MUL_LOOP_2#1:mux#16.psp
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(3)(0)(3).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(3).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(2)(0)(0).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(3).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(3)(0)(3).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(3).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(1)(0)(3).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(3).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(6).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(3).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(6).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(3).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(6).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(3).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(0)(0)(0).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(0)(0)(0).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(0)(0)(0).sva#1(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(0)(0)(0).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(4).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(0)(0)(0).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(0)(0)(0).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(0)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(0)(0)(0).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(0)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(0).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(0)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(0).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(0)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/output(0)(0).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(0)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/output(0)(0).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(0)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(3)(0)(2).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(2).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(1)(0)(3).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(2).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(3)(0)(2).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(2).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(1)(0)(2).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(2).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(5).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(2).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(5).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(2).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(5).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(2).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(3)(0)(1).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(1).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(1)(0)(2).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(1).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(3)(0)(1).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(1).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(1)(0)(1).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(1).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(4).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(1).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(4).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(1).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(4).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(1).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(3)(0)(0).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(0).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(1)(0)(1).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(0).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(3)(0)(0).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(1)(0)(0).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(2).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(2).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(2).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(3)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(2)(0)(3).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(3).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(1)(0)(0).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(3).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(2)(0)(3).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(3).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(0)(0)(3).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(3).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(15).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(3).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(15).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(3).lpi#3(15:0)
directive set /dut/dut:core/core/output(0)(15).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(3).lpi#3(15:0)
directive set /dut/dut:core/core/output(0)(15).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(3).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(2)(0)(2).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(2).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(0)(0)(3).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(2).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(9).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(2).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(2)(0)(2).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(2).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(0)(0)(2).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(2).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(14).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(2).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(14).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(2).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(14).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(2).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(2)(0)(1).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(1).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(0)(0)(2).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(1).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(8).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(1).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(2)(0)(1).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(1).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(0)(0)(1).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(1).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(13).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(1).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(13).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(1).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(13).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(1).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(2)(0)(0).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(0).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(0)(0)(1).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(0).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(6).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(0).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(2)(0)(0).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(0)(0)(0).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(12).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(12).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(12).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(2)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(1)(0)(3).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(1)(0)(3).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj(0)(0)(0).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(1)(0)(3).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(5).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:k_proj(1)(0)(3).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj(3)(0)(3).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(3)(0)(3).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(5).sva REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(3)(0)(3).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(5).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(3)(0)(3).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj(0)(0)(0).lpi#3(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(0)(0)(0).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj(0)(0)(0).sva#1(39:16) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(0)(0)(0).lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj(0)(0)(0).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(0)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj(0)(0)(0).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(0)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(7).lpi#4(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(0)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(7).sva#1(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(0)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj(3)(0)(2).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(3)(0)(2).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(4).sva REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(3)(0)(2).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(4).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(3)(0)(2).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj(3)(0)(1).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(3)(0)(1).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(3).sva REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(3)(0)(1).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(3).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(3)(0)(1).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj(3)(0)(0).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(3)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(2).sva REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(3)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(2).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(3)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj(2)(0)(3).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(2)(0)(3).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(15).sva REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(2)(0)(3).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj(1)(0)(0).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(1)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(0).sva REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(1)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(0).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(1)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj(2)(0)(2).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(2)(0)(2).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(14).sva REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(2)(0)(2).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(14).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(2)(0)(2).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj(1)(0)(1).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(1)(0)(1).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(1).sva REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(1)(0)(1).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(1).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(1)(0)(1).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj(2)(0)(1).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(2)(0)(1).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(13).sva REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(2)(0)(1).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(13).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(2)(0)(1).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj(1)(0)(2).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(1)(0)(2).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(10).sva REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(1)(0)(2).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(10).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(1)(0)(2).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj(2)(0)(0).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(2)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(12).sva REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(2)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(12).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(2)(0)(0).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj(1)(0)(3).lpi#3(15:0) REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(1)(0)(3).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(11).sva REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(1)(0)(3).lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_hidden_states(0)(11).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:q_proj(1)(0)(3).lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(2)#1.lpi#3(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(2)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(2)#1.lpi#3.dfm(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(2)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(2)#1.lpi#3(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(2)#1.lpi#3.dfm(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3.dfm(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(2).lpi#3(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(2).sva#2(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3.dfm(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/output(0)(2).lpi#4(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/output(0)(2).sva#1(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(2).lpi#4(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(2).sva#1(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(2).sva#2(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(2).lpi#3(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(2)#1.lpi#3(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(2)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(2)#1.lpi#3.dfm(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(2)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(2)#1.lpi#3(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(2)#1.lpi#3.dfm(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(2)#1.lpi#3(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(2)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(2)#1.lpi#3.dfm(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(2)#1.lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(2).lpi#3(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(2)#1.lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(2).sva#2(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(2)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(2)#1.lpi#3(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(2)#1.lpi#3.dfm(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(2).lpi#4(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(2).sva#1(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(2).sva#2(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(2).lpi#3(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(0).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(0).lpi#3
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(0).lpi#3.dfm REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(0).lpi#3
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(0).lpi#2 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(0).lpi#3
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(0).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(0).lpi#3
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(0).lpi#3.dfm REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(0).lpi#3
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(0).lpi#2 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(0).lpi#3
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(3)#1.lpi#3(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(3)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(3)#1.lpi#3.dfm(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(3)#1.lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(3).lpi#3(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(3)#1.lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(3).sva#2(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(3)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(3)#1.lpi#3(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(3)#1.lpi#3.dfm(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(3).lpi#4(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(3).sva#1(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/output(0)(3).lpi#4(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/output(0)(3).sva#1(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(1)(0)(1).lpi#3(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(3)#1.lpi#3(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(3)#1.lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(1)(0)(1).lpi#3(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(3)#1.lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(14).lpi#3(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(3)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(3)#1.lpi#3(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(1)(0)(2).lpi#3(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(10).lpi#4(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(10).sva#1(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(10).lpi#3(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/APPLY_ROTARY_POS_EMB_LOOP_6:sinval:slc(sin_tab,*40)(39-0).psp.sva REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(3)#1.lpi#3(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(3)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(3)#1.lpi#3.dfm(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(3)#1.lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(3).lpi#3(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(3)#1.lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_proj_re(0)(3).sva#2(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(3)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(3)#1.lpi#3(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(3)#1.lpi#3.dfm(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(3).lpi#4(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(3).sva#1(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(3).sva#2(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj_re(0)(3).lpi#3(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(1).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(1).lpi#3
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(1).lpi#3.dfm REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(1).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(0)(0)(3).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(1).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(0)(0)(3).sva#1 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(1).lpi#3
directive set /dut/dut:core/core/for:for:mux#11.itm REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(1).lpi#3
directive set /dut/dut:core/core/QUANTIZE_ACTIVATION_LOOP_1#1:max_val.lpi#2.dfm#1(38:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(1).lpi#3
directive set /dut/dut:core/core/QUANTIZE_ACTIVATION_LOOP_1:max_val.lpi#2.dfm#1(38:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(1).lpi#3
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(2)#1.lpi#3(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(2)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(2)#1.lpi#3.dfm(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(2)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(2)#1.lpi#3(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(2)#1.lpi#3.dfm(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(2)#1.lpi#3(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(2)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(2)#1.lpi#3.dfm(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(2)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(2)#1.lpi#3(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(2)#1.lpi#3.dfm(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(2)#1.lpi#3(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(2)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(2)#1.lpi#3.dfm(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(2)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(2)#1.lpi#3(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(2)#1.lpi#3.dfm(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(2)#1.lpi#3(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(2)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(2)#1.lpi#3.dfm(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(2)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(2)#1.lpi#3(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(2)#1.lpi#3.dfm(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(2)#1.lpi#3(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(0).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(0).lpi#3
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(0).lpi#3.dfm REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(0).lpi#3
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(0).lpi#2 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(0).lpi#3
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(0).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(0).lpi#3
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(0).lpi#3.dfm REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(0).lpi#3
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(0).lpi#2 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(0).lpi#3
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(0).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(0).lpi#3
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(0).lpi#3.dfm REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(0).lpi#3
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(0).lpi#2 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(0).lpi#3
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(0).lpi#3 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(0).lpi#3
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(0).lpi#3.dfm REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(0).lpi#3
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(0).lpi#2 REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(0).lpi#3
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(3)#1.lpi#3(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(3)#1.lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(1)(0)(2).lpi#3(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(3)#1.lpi#3(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(2).lpi#3(39:16) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(3)#1.lpi#3(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(3)#1.lpi#3(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(1)(0)(3).lpi#3(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(11).lpi#4(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(11).sva#1(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(11).lpi#3(15:0) REGISTER_NAME apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(3)#1.lpi#3(15:0)
directive set /dut/dut:core/core/APPLY_ROTARY_POS_EMB_LOOP_1:i(2:0).sva(1:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/APPLY_ROTARY_POS_EMB_LOOP_4:i(2:0).sva(1:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/ATTN_2D_LOOP_2:h(2:0).sva(1:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/CACHE_UPDATE_LOOP_2#1:j(1:0).sva REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/SF_LOOP_3:d(1:0).sva REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_2:j(1:0).sva REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_3#1:k(2:0).sva(1:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_3:k(1:0).sva REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/SOFTMAX_LOOP_4:k(1:0).sva REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/SOFTMAX_LOOP_4:k(1:0).sva#1 REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/SOFTMAX_LOOP_5:k(1:0).sva REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/SOFTMAX_LOOP_5:k(1:0).sva#1 REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_3#1:k(4:2).sva(1:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_3#3:k(4:2).sva(1:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/RESHAPE_2D_TO_3D_LOOP_2:i(2:0).sva(1:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/RMS_NORM_LOOP_2#2:and#32.ssc REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/RMS_NORM_LOOP_2:and#32.ssc REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_2:and#1.itm REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/APPLY_ROTARY_POS_EMB_LOOP_6:k(2:0).sva(1:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:k(2:0).sva(1:0)
directive set /dut/dut:core/core/ATTN_2D_LOOP_3:d(2:0).sva(1:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:k(2:0).sva(1:0)
directive set /dut/dut:core/core/CACHE_UPDATE_LOOP_3#1:k(2:0).sva(1:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:k(2:0).sva(1:0)
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_3#2:k(4:2).sva(1:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:k(2:0).sva(1:0)
directive set /dut/dut:core/core/RESHAPE_2D_TO_3D_LOOP_2#1:i(2:0).sva(1:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:k(2:0).sva(1:0)
directive set /dut/dut:core/core/RESHAPE_2D_TO_3D_LOOP_2#2:i(2:0).sva(1:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:k(2:0).sva(1:0)
directive set /dut/dut:core/core/RMS_NORM_LOOP_2#2:mux#23.itm REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:k(2:0).sva(1:0)
directive set /dut/dut:core/core/SOFTMAX_LOOP_3:k(1).sva REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:k(2:0).sva(1:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva#1(1) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:k(2:0).sva(1:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva(1) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:k(2:0).sva(1:0)
directive set /dut/dut:core/core/APPLY_ROTARY_POS_EMB_LOOP_6:mux#35.itm(39:16) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#35.itm(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(3)#1.lpi#3(39:16) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#35.itm(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(0)(0)(3).lpi#3(39:16) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#35.itm(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(12).lpi#3(39:16) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#35.itm(39:16)
directive set /dut/dut:core/core/APPLY_ROTARY_POS_EMB_LOOP_6:mux#35.itm(15:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#35.itm(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(3)#1.lpi#3(15:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#35.itm(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(0)(0)(3).lpi#3(15:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#35.itm(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(1).lpi#4(15:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#35.itm(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(1).sva#1(15:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#35.itm(15:0)
directive set /dut/dut:core/core/output(0)(1).lpi#4(15:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#35.itm(15:0)
directive set /dut/dut:core/core/output(0)(1).sva#1(15:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#35.itm(15:0)
directive set /dut/dut:core/core/APPLY_ROTARY_POS_EMB_LOOP_6:mux#34.itm(39:16) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#34.itm(39:16)
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_2:mux#16.itm(39:16) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#34.itm(39:16)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(3)#1.lpi#3(39:16) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#34.itm(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(0)(0)(2).lpi#3(39:16) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#34.itm(39:16)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:v_proj_re(0)(11).lpi#3(39:16) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#34.itm(39:16)
directive set /dut/dut:core/core/APPLY_ROTARY_POS_EMB_LOOP_6:mux#34.itm(15:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#34.itm(15:0)
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_2:mux#16.itm(15:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#34.itm(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(3)#1.lpi#3(15:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#34.itm(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(0)(0)(2).lpi#3(15:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#34.itm(15:0)
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_3:packed_val.sva REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#34.itm(15:0)
directive set /dut/dut:core/core/APPLY_ROTARY_POS_EMB_LOOP_6:mux#33.itm(15:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#33.itm(15:0)
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_2#2:mux#16.psp REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#33.itm(15:0)
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(3)#1.lpi#3(15:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#33.itm(15:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_proj(0)(0)(1).lpi#3(15:0) REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#33.itm(15:0)
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_3#2:packed_val.sva REGISTER_NAME APPLY_ROTARY_POS_EMB_LOOP_6:mux#33.itm(15:0)
directive set /dut/dut:core/core/CACHE_UPDATE_LOOP_3:k(2:0).sva#1 REGISTER_NAME CACHE_UPDATE_LOOP_3:k(2:0).sva#1
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_3:acc#6.psp REGISTER_NAME CACHE_UPDATE_LOOP_3:k(2:0).sva#1
directive set /dut/dut:core/core/SOFTMAX_LOOP_4:x:acc.psp REGISTER_NAME CACHE_UPDATE_LOOP_3:k(2:0).sva#1
directive set /dut/dut:core/core/SOFTMAX_LOOP_5:acc#5.psp REGISTER_NAME CACHE_UPDATE_LOOP_3:k(2:0).sva#1
directive set /dut/dut:core/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_3:acc#14.sdt REGISTER_NAME CACHE_UPDATE_LOOP_3:k(2:0).sva#1
directive set /dut/dut:core/core/CACHE_UPDATE_LOOP_3:k(2:0).sva(1:0) REGISTER_NAME CACHE_UPDATE_LOOP_3:k(2:0).sva#1
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_3:k(4:2).sva(1:0) REGISTER_NAME CACHE_UPDATE_LOOP_3:k(2:0).sva#1
directive set /dut/dut:core/core/RESHAPE_2D_TO_3D_LOOP_3#1:k(2:0).sva(1:0) REGISTER_NAME CACHE_UPDATE_LOOP_3:k(2:0).sva#1
directive set /dut/dut:core/core/RESHAPE_2D_TO_3D_LOOP_3#2:k(2:0).sva(1:0) REGISTER_NAME CACHE_UPDATE_LOOP_3:k(2:0).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva#1(3) REGISTER_NAME CACHE_UPDATE_LOOP_3:k(2:0).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva(3) REGISTER_NAME CACHE_UPDATE_LOOP_3:k(2:0).sva#1
directive set /dut/dut:core/core/exit:QUANTIZE_ACTIVATION_LOOP_2#1.sva.dfm REGISTER_NAME CACHE_UPDATE_LOOP_3:k(2:0).sva#1
directive set /dut/dut:core/core/exit:QUANTIZE_ACTIVATION_LOOP_2.sva.dfm REGISTER_NAME CACHE_UPDATE_LOOP_3:k(2:0).sva#1
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_1:i(2:0).sva(1:0) REGISTER_NAME GEMM_3D_FLOAT_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/SF_LOOP_1:h(2:0).sva(1:0) REGISTER_NAME GEMM_3D_FLOAT_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/SOFTMAX_LOOP_1:i(2:0).sva(1:0) REGISTER_NAME GEMM_3D_FLOAT_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_1:i(2:0).sva(1:0) REGISTER_NAME GEMM_3D_FLOAT_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_1#1:i(2:0).sva(1:0) REGISTER_NAME GEMM_3D_FLOAT_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/CACHE_UPDATE_LOOP_1#1:i(2:0).sva(1:0) REGISTER_NAME GEMM_3D_FLOAT_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_4#1:l(2:0).sva(1:0) REGISTER_NAME GEMM_3D_FLOAT_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_4#3:l(2:0).sva(1:0) REGISTER_NAME GEMM_3D_FLOAT_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/RESHAPE_2D_TO_3D_LOOP_3:k(2:0).sva(1:0) REGISTER_NAME GEMM_3D_FLOAT_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/RMS_NORM_LOOP_2#2:unequal.tmp REGISTER_NAME GEMM_3D_FLOAT_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/RMS_NORM_LOOP_2:unequal.tmp REGISTER_NAME GEMM_3D_FLOAT_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/exit:APPLY_ROTARY_POS_EMB_LOOP_3.sva REGISTER_NAME GEMM_3D_FLOAT_LOOP_1:i(2:0).sva(1:0)
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0) REGISTER_NAME GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_3:k(2:0).sva(1:0) REGISTER_NAME GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/CM_LOOP_1:h(2:0).sva(1:0) REGISTER_NAME GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/CACHE_UPDATE_LOOP_1:i(2:0).sva(1:0) REGISTER_NAME GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_4#1:slc(GEMM_3D_FLOAT_LOOP_4#1:acc)(2).itm REGISTER_NAME GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/SOFTMAX_LOOP_4:slc(SOFTMAX_LOOP_4:acc)(2).itm REGISTER_NAME GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/SOFTMAX_LOOP_5:slc(SOFTMAX_LOOP_5:acc)(2).itm REGISTER_NAME GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_4#2:l(2:0).sva(1:0) REGISTER_NAME GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/QUANTIZE_ACTIVATION_LOOP_1#1:max_val.lpi#2(39) REGISTER_NAME GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/QUANTIZE_ACTIVATION_LOOP_1:max_val.lpi#2(39) REGISTER_NAME GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/QUANTIZE_ACTIVATION_LOOP_1#1:max_val.lpi#2.dfm#1(39) REGISTER_NAME GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/QUANTIZE_ACTIVATION_LOOP_1:max_val.lpi#2.dfm#1(39) REGISTER_NAME GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/APPLY_ROTARY_POS_EMB_LOOP_3:k(0).sva REGISTER_NAME GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/SOFTMAX_LOOP_3:k(0).sva REGISTER_NAME GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva#1(0) REGISTER_NAME GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva(0) REGISTER_NAME GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/compute_sqrt#1:for:slc(compute_sqrt#1:for:acc)(3).itm REGISTER_NAME GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/compute_sqrt:for:slc(compute_sqrt:for:acc)(3).itm REGISTER_NAME GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/operator_<40,24,true,AC_TRN,AC_WRAP>#2:or.itm REGISTER_NAME GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/operator_<40,24,true,AC_TRN,AC_WRAP>:or.itm REGISTER_NAME GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(3)(0)(3).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(3).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(3)(0)(3).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(3).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(15).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(3).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(15).sva#2 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(3).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(15).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(3).lpi#3
directive set /dut/dut:core/core/input(0)(15).sva REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(3).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_embed(3)(0)(2).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(3).lpi#3
directive set /dut/dut:core/core/for:for:mux#8.itm REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(3).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(3)(0)(2).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(2).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(3)(0)(2).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(2).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(14).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(2).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(14).sva#2 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(2).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(14).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(2).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_embed(3)(0)(1).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(2).lpi#3
directive set /dut/dut:core/core/for:for:mux#7.itm REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(2).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(3)(0)(1).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(1).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(3)(0)(1).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(1).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(13).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(1).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(13).sva#2 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(1).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(13).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(1).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_embed(3)(0)(0).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(1).lpi#3
directive set /dut/dut:core/core/for:for:mux#6.itm REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(1).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(3)(0)(0).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(0).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(3)(0)(0).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(0).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(12).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(0).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(12).sva#2 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(0).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(12).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(0).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_embed(2)(0)(3).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(0).lpi#3
directive set /dut/dut:core/core/for:for:mux#5.itm REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(3)(0)(0).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(2)(0)(3).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(2)(0)(3).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(2)(0)(3).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(2)(0)(3).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_embed(2)(0)(2).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(2)(0)(3).lpi#3
directive set /dut/dut:core/core/for:for:mux#4.itm REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(2)(0)(3).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(2)(0)(2).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(2)(0)(2).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(2)(0)(2).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(2)(0)(2).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_embed(2)(0)(1).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(2)(0)(2).lpi#3
directive set /dut/dut:core/core/for:for:mux#3.itm REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(2)(0)(2).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(2)(0)(1).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(2)(0)(1).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(2)(0)(1).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(2)(0)(1).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_embed(2)(0)(0).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(2)(0)(1).lpi#3
directive set /dut/dut:core/core/for:for:mux#2.itm REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(2)(0)(1).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(2)(0)(0).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(2)(0)(0).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(2)(0)(0).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(2)(0)(0).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_embed(1)(0)(3).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(2)(0)(0).lpi#3
directive set /dut/dut:core/core/for:for:mux#13.itm REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(2)(0)(0).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(1)(0)(3).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(1)(0)(3).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output(1)(0)(3).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(1)(0)(3).lpi#3
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_embed(1)(0)(2).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(1)(0)(3).lpi#3
directive set /dut/dut:core/core/for:for:mux#12.itm REGISTER_NAME attention<2,1,16,16,4,4>:attn_output(1)(0)(3).lpi#3
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_2.sva REGISTER_NAME GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_2.sva
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_3:and.tmp#6.sva REGISTER_NAME GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_2.sva
directive set /dut/dut:core/core/APPLY_ROTARY_POS_EMB_LOOP_3:and.stg_2_4.sva REGISTER_NAME GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_2.sva
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva#1(6) REGISTER_NAME GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_2.sva
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva(6) REGISTER_NAME GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_2.sva
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_3.sva REGISTER_NAME GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_3.sva
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_3:and.tmp#7.sva REGISTER_NAME GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_3.sva
directive set /dut/dut:core/core/APPLY_ROTARY_POS_EMB_LOOP_3:and.stg_2_5.sva REGISTER_NAME GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_3.sva
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva#1(7) REGISTER_NAME GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_3.sva
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva(7) REGISTER_NAME GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_3.sva
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_4#1:mux#16.itm REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#16.itm
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_4:mux#12.itm REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#16.itm
directive set /dut/dut:core/core/softmax<1,4,3>:sum.sva REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#16.itm
directive set /dut/dut:core/core/rms_norm<16>#1:variance.sva REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#16.itm
directive set /dut/dut:core/core/rms_norm<16>:variance.sva REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#16.itm
directive set /dut/dut:core/core/rms_norm<16>#1:variance.sva#1 REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#16.itm
directive set /dut/dut:core/core/rms_norm<16>:variance.sva#1 REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#16.itm
directive set /dut/dut:core/core/SOFTMAX_LOOP_5:mux#12.psp REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#16.itm
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(0).lpi#3 REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#16.itm
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(0).lpi#3.dfm REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#16.itm
directive set /dut/dut:core/core/attention_abs#1:_qr.sva REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#16.itm
directive set /dut/dut:core/core/attention_max<attn_fixed_t>#1:conc.psp REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#16.itm
directive set /dut/dut:core/core/attention_max<attn_fixed_t>:attention_max<attn_fixed_t>:and.mut REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#16.itm
directive set /dut/dut:core/core/compute_sqrt#1:guess.sva#1 REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#16.itm
directive set /dut/dut:core/core/compute_sqrt:guess.sva#1 REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#16.itm
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_4#1:mux#17.itm REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#17.itm
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_4:mux#13.itm REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#17.itm
directive set /dut/dut:core/core/QUANTIZE_ACTIVATION_LOOP_1:scale.sva REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#17.itm
directive set /dut/dut:core/core/RMS_NORM_LOOP_1#2:slc(attention<2,1,16,16,4,4>:attn_output_2D,*40)(39-0).cse.sva REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#17.itm
directive set /dut/dut:core/core/SOFTMAX_LOOP_4:x.sva REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#17.itm
directive set /dut/dut:core/core/rms_norm<16>#1:ac_fixed:cctor.sva REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#17.itm
directive set /dut/dut:core/core/rms_norm<16>:ac_fixed:cctor.sva REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#17.itm
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(1).lpi#3 REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#17.itm
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(1).lpi#3.dfm REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#17.itm
directive set /dut/dut:core/core/for:for:mux#1.itm REGISTER_NAME GEMM_3D_FLOAT_LOOP_4#1:mux#17.itm
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(0).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(0).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(0).sva#2 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(0).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(0).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(0).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(0)(0)(0).sva#4 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(0).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(0)(0)(0).sva#6 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(0).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(0)(0)(0).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(0).sva#1
directive set /dut/dut:core/core/for:for:mux#14.itm REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(0).sva#1
directive set /dut/dut:core/core/input(0)(0).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(0).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:k_embed(3)(0)(3).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(0).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(1).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(1).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(1).sva#2 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(1).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(1).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(1).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(1)(0)(0).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(1).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(1)(0)(0).sva#6 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(1).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_embed(0)(0)(0).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(1).sva#1
directive set /dut/dut:core/core/for:for:mux#9.itm REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(1).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(2).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(2).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(2).sva#2 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(2).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(2).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(2).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(2)(0)(0).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(2).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(2)(0)(0).sva#6 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(2).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_embed(0)(0)(3).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(2).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(3).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(3).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(3).sva#2 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(3).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(3).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(3).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(3)(0)(0).sva#6 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(3).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(3)(0)(1).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(3).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_embed(1)(0)(0).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(3).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(11).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(11).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(11).sva#2 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(11).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(11).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(11).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(3)(0)(0).sva#4 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(11).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(3)(0)(2).sva#5 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(11).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(3)(0)(0).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(11).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_embed(0)(0)(2).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(11).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(4).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(4).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(4).sva#2 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(4).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(4).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(4).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(0)(0)(1).sva#5 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(4).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(1)(0)(0).sva#4 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(4).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(0)(0)(1).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(4).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_embed(1)(0)(1).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(4).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(10).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(10).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(10).sva#2 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(10).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(10).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(10).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(2)(0)(2).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(10).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(2)(0)(2).sva#5 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(10).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_embed(0)(0)(1).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(10).sva#1
directive set /dut/dut:core/core/for:for:mux.itm REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(10).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(5).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(5).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(5).sva#2 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(5).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(5).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(5).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(1)(0)(1).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(5).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(1)(0)(1).sva#5 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(5).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_embed(1)(0)(2).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(5).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(9).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(9).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(9).sva#2 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(9).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(9).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(9).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(1)(0)(2).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(9).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(1)(0)(2).sva#5 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(9).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_embed(2)(0)(2).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(9).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(6).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(6).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(6).sva#2 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(6).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(6).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(6).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(2)(0)(1).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(6).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(2)(0)(1).sva#5 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(6).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_embed(1)(0)(3).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(6).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(8).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(8).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(8).sva#2 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(8).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(8).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(8).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(0)(0)(2).sva#5 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(8).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(2)(0)(0).sva#4 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(8).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(0)(0)(2).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(8).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_embed(2)(0)(1).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(8).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(7).sva#1 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(7).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(7).sva#2 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(7).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_output_2D(0)(7).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(7).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(3)(0)(1).sva#5 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(7).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:attn_weights(3)(0)(2).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(7).sva#1
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:q_embed(2)(0)(0).lpi#3 REGISTER_NAME attention<2,1,16,16,4,4>:attn_output_2D(0)(7).sva#1
directive set /dut/dut:core/core/RMS_NORM_LOOP_2#2:i(4:0).sva(3:0) REGISTER_NAME RMS_NORM_LOOP_2#2:i(4:0).sva(3:0)
directive set /dut/dut:core/core/RMS_NORM_LOOP_2:i(4:0).sva(3:0) REGISTER_NAME RMS_NORM_LOOP_2#2:i(4:0).sva(3:0)
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_2:j(4:0).sva(3:0) REGISTER_NAME RMS_NORM_LOOP_2#2:i(4:0).sva(3:0)
directive set /dut/dut:core/core/for#1:for:j(4:0).sva(3:0) REGISTER_NAME RMS_NORM_LOOP_2#2:i(4:0).sva(3:0)
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_1.sva REGISTER_NAME RMS_NORM_LOOP_2#2:i(4:0).sva(3:0)
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_3:and.tmp#5.sva REGISTER_NAME RMS_NORM_LOOP_2#2:i(4:0).sva(3:0)
directive set /dut/dut:core/core/APPLY_ROTARY_POS_EMB_LOOP_3:and.stg_2_1.sva REGISTER_NAME RMS_NORM_LOOP_2#2:i(4:0).sva(3:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva#1(5) REGISTER_NAME RMS_NORM_LOOP_2#2:i(4:0).sva(3:0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva(5) REGISTER_NAME RMS_NORM_LOOP_2#2:i(4:0).sva(3:0)
directive set /dut/dut:core/core/RMS_NORM_LOOP_2#2:i(4:0).sva#1 REGISTER_NAME RMS_NORM_LOOP_2#2:i(4:0).sva#1
directive set /dut/dut:core/core/RMS_NORM_LOOP_2:i(4:0).sva#1 REGISTER_NAME RMS_NORM_LOOP_2#2:i(4:0).sva#1
directive set /dut/dut:core/core/LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva#1 REGISTER_NAME RMS_NORM_LOOP_2#2:i(4:0).sva#1
directive set /dut/dut:core/core/QUANTIZE_ACTIVATION_LOOP_3#1:quantized_value:mux.itm REGISTER_NAME QUANTIZE_ACTIVATION_LOOP_3#1:quantized_value:mux.itm
directive set /dut/dut:core/core/QUANTIZE_ACTIVATION_LOOP_3:quantized_value:mux.itm REGISTER_NAME QUANTIZE_ACTIVATION_LOOP_3#1:quantized_value:mux.itm
directive set /dut/dut:core/core/RMS_NORM_LOOP_2#2:mux#22.itm REGISTER_NAME QUANTIZE_ACTIVATION_LOOP_3#1:quantized_value:mux.itm
directive set /dut/dut:core/core/RMS_NORM_LOOP_2:mux#22.itm REGISTER_NAME QUANTIZE_ACTIVATION_LOOP_3#1:quantized_value:mux.itm
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_4#1:asn#52.itm REGISTER_NAME QUANTIZE_ACTIVATION_LOOP_3#1:quantized_value:mux.itm
directive set /dut/dut:core/core/GEMM_3D_FLOAT_LOOP_4:asn.itm REGISTER_NAME QUANTIZE_ACTIVATION_LOOP_3#1:quantized_value:mux.itm
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(0).lpi#3 REGISTER_NAME QUANTIZE_ACTIVATION_LOOP_3#1:quantized_value:mux.itm
directive set /dut/dut:core/core/apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(0).lpi#3.dfm REGISTER_NAME QUANTIZE_ACTIVATION_LOOP_3#1:quantized_value:mux.itm
directive set /dut/dut:core/core/for:for:mux#10.itm REGISTER_NAME QUANTIZE_ACTIVATION_LOOP_3#1:quantized_value:mux.itm
directive set /dut/dut:core/core/softmax<1,4,3>:max_val.sva REGISTER_NAME QUANTIZE_ACTIVATION_LOOP_3#1:quantized_value:mux.itm
directive set /dut/dut:core/core/softmax<1,4,3>:max_val.sva.dfm REGISTER_NAME QUANTIZE_ACTIVATION_LOOP_3#1:quantized_value:mux.itm
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva(7) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(7)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva(0) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(0)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva(6) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(6)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva(1) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(1)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva(5) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(5)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva(2) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(2)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva(4) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(4)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(1).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(2).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(3).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(4).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(5).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(6).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(7).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(8).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(9).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(10).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(11).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(12).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(13).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(3)
directive set /dut/dut:core/core/attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva(3) REGISTER_NAME attention<2,1,16,16,4,4>:quantized_final_output(0)(14).sva#1(3)
