#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LED */
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

/* CE_Funk */
CE_Funk__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
CE_Funk__0__MASK EQU 0x01
CE_Funk__0__PC EQU CYREG_PRT12_PC0
CE_Funk__0__PORT EQU 12
CE_Funk__0__SHIFT EQU 0
CE_Funk__AG EQU CYREG_PRT12_AG
CE_Funk__BIE EQU CYREG_PRT12_BIE
CE_Funk__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CE_Funk__BYP EQU CYREG_PRT12_BYP
CE_Funk__DM0 EQU CYREG_PRT12_DM0
CE_Funk__DM1 EQU CYREG_PRT12_DM1
CE_Funk__DM2 EQU CYREG_PRT12_DM2
CE_Funk__DR EQU CYREG_PRT12_DR
CE_Funk__INP_DIS EQU CYREG_PRT12_INP_DIS
CE_Funk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
CE_Funk__MASK EQU 0x01
CE_Funk__PORT EQU 12
CE_Funk__PRT EQU CYREG_PRT12_PRT
CE_Funk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CE_Funk__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CE_Funk__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CE_Funk__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CE_Funk__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CE_Funk__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CE_Funk__PS EQU CYREG_PRT12_PS
CE_Funk__SHIFT EQU 0
CE_Funk__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CE_Funk__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CE_Funk__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CE_Funk__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CE_Funk__SLW EQU CYREG_PRT12_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* SS_Funk */
SS_Funk__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
SS_Funk__0__MASK EQU 0x40
SS_Funk__0__PC EQU CYREG_PRT1_PC6
SS_Funk__0__PORT EQU 1
SS_Funk__0__SHIFT EQU 6
SS_Funk__AG EQU CYREG_PRT1_AG
SS_Funk__AMUX EQU CYREG_PRT1_AMUX
SS_Funk__BIE EQU CYREG_PRT1_BIE
SS_Funk__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SS_Funk__BYP EQU CYREG_PRT1_BYP
SS_Funk__CTL EQU CYREG_PRT1_CTL
SS_Funk__DM0 EQU CYREG_PRT1_DM0
SS_Funk__DM1 EQU CYREG_PRT1_DM1
SS_Funk__DM2 EQU CYREG_PRT1_DM2
SS_Funk__DR EQU CYREG_PRT1_DR
SS_Funk__INP_DIS EQU CYREG_PRT1_INP_DIS
SS_Funk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SS_Funk__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SS_Funk__LCD_EN EQU CYREG_PRT1_LCD_EN
SS_Funk__MASK EQU 0x40
SS_Funk__PORT EQU 1
SS_Funk__PRT EQU CYREG_PRT1_PRT
SS_Funk__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SS_Funk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SS_Funk__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SS_Funk__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SS_Funk__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SS_Funk__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SS_Funk__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SS_Funk__PS EQU CYREG_PRT1_PS
SS_Funk__SHIFT EQU 6
SS_Funk__SLW EQU CYREG_PRT1_SLW

/* USBUART_arb_int */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_Dm */
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW

/* USBUART_Dp */
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x10
USBUART_ep_1__INTC_NUMBER EQU 4
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x20
USBUART_ep_2__INTC_NUMBER EQU 5
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x40
USBUART_ep_3__INTC_NUMBER EQU 6
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ord_int */
USBUART_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ord_int__INTC_MASK EQU 0x2000000
USBUART_ord_int__INTC_NUMBER EQU 25
USBUART_ord_int__INTC_PRIOR_NUM EQU 7
USBUART_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBUART_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_USB */
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* VDAC8_1_viDAC8 */
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC2_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC2_TST

/* IRQ_Funk */
IRQ_Funk__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
IRQ_Funk__0__MASK EQU 0x10
IRQ_Funk__0__PC EQU CYREG_PRT1_PC4
IRQ_Funk__0__PORT EQU 1
IRQ_Funk__0__SHIFT EQU 4
IRQ_Funk__AG EQU CYREG_PRT1_AG
IRQ_Funk__AMUX EQU CYREG_PRT1_AMUX
IRQ_Funk__BIE EQU CYREG_PRT1_BIE
IRQ_Funk__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IRQ_Funk__BYP EQU CYREG_PRT1_BYP
IRQ_Funk__CTL EQU CYREG_PRT1_CTL
IRQ_Funk__DM0 EQU CYREG_PRT1_DM0
IRQ_Funk__DM1 EQU CYREG_PRT1_DM1
IRQ_Funk__DM2 EQU CYREG_PRT1_DM2
IRQ_Funk__DR EQU CYREG_PRT1_DR
IRQ_Funk__INP_DIS EQU CYREG_PRT1_INP_DIS
IRQ_Funk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IRQ_Funk__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IRQ_Funk__LCD_EN EQU CYREG_PRT1_LCD_EN
IRQ_Funk__MASK EQU 0x10
IRQ_Funk__PORT EQU 1
IRQ_Funk__PRT EQU CYREG_PRT1_PRT
IRQ_Funk__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IRQ_Funk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IRQ_Funk__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IRQ_Funk__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IRQ_Funk__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IRQ_Funk__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IRQ_Funk__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IRQ_Funk__PS EQU CYREG_PRT1_PS
IRQ_Funk__SHIFT EQU 4
IRQ_Funk__SLW EQU CYREG_PRT1_SLW

/* MISO_Funk */
MISO_Funk__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
MISO_Funk__0__MASK EQU 0x02
MISO_Funk__0__PC EQU CYREG_PRT12_PC1
MISO_Funk__0__PORT EQU 12
MISO_Funk__0__SHIFT EQU 1
MISO_Funk__AG EQU CYREG_PRT12_AG
MISO_Funk__BIE EQU CYREG_PRT12_BIE
MISO_Funk__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MISO_Funk__BYP EQU CYREG_PRT12_BYP
MISO_Funk__DM0 EQU CYREG_PRT12_DM0
MISO_Funk__DM1 EQU CYREG_PRT12_DM1
MISO_Funk__DM2 EQU CYREG_PRT12_DM2
MISO_Funk__DR EQU CYREG_PRT12_DR
MISO_Funk__INP_DIS EQU CYREG_PRT12_INP_DIS
MISO_Funk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MISO_Funk__MASK EQU 0x02
MISO_Funk__PORT EQU 12
MISO_Funk__PRT EQU CYREG_PRT12_PRT
MISO_Funk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MISO_Funk__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MISO_Funk__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MISO_Funk__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MISO_Funk__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MISO_Funk__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MISO_Funk__PS EQU CYREG_PRT12_PS
MISO_Funk__SHIFT EQU 1
MISO_Funk__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MISO_Funk__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MISO_Funk__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MISO_Funk__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MISO_Funk__SLW EQU CYREG_PRT12_SLW

/* MOSI_Funk */
MOSI_Funk__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
MOSI_Funk__0__MASK EQU 0x20
MOSI_Funk__0__PC EQU CYREG_PRT1_PC5
MOSI_Funk__0__PORT EQU 1
MOSI_Funk__0__SHIFT EQU 5
MOSI_Funk__AG EQU CYREG_PRT1_AG
MOSI_Funk__AMUX EQU CYREG_PRT1_AMUX
MOSI_Funk__BIE EQU CYREG_PRT1_BIE
MOSI_Funk__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOSI_Funk__BYP EQU CYREG_PRT1_BYP
MOSI_Funk__CTL EQU CYREG_PRT1_CTL
MOSI_Funk__DM0 EQU CYREG_PRT1_DM0
MOSI_Funk__DM1 EQU CYREG_PRT1_DM1
MOSI_Funk__DM2 EQU CYREG_PRT1_DM2
MOSI_Funk__DR EQU CYREG_PRT1_DR
MOSI_Funk__INP_DIS EQU CYREG_PRT1_INP_DIS
MOSI_Funk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOSI_Funk__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOSI_Funk__LCD_EN EQU CYREG_PRT1_LCD_EN
MOSI_Funk__MASK EQU 0x20
MOSI_Funk__PORT EQU 1
MOSI_Funk__PRT EQU CYREG_PRT1_PRT
MOSI_Funk__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOSI_Funk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOSI_Funk__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOSI_Funk__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOSI_Funk__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOSI_Funk__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOSI_Funk__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOSI_Funk__PS EQU CYREG_PRT1_PS
MOSI_Funk__SHIFT EQU 5
MOSI_Funk__SLW EQU CYREG_PRT1_SLW

/* RFVoltage */
RFVoltage__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
RFVoltage__0__MASK EQU 0x80
RFVoltage__0__PC EQU CYREG_PRT2_PC7
RFVoltage__0__PORT EQU 2
RFVoltage__0__SHIFT EQU 7
RFVoltage__AG EQU CYREG_PRT2_AG
RFVoltage__AMUX EQU CYREG_PRT2_AMUX
RFVoltage__BIE EQU CYREG_PRT2_BIE
RFVoltage__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RFVoltage__BYP EQU CYREG_PRT2_BYP
RFVoltage__CTL EQU CYREG_PRT2_CTL
RFVoltage__DM0 EQU CYREG_PRT2_DM0
RFVoltage__DM1 EQU CYREG_PRT2_DM1
RFVoltage__DM2 EQU CYREG_PRT2_DM2
RFVoltage__DR EQU CYREG_PRT2_DR
RFVoltage__INP_DIS EQU CYREG_PRT2_INP_DIS
RFVoltage__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RFVoltage__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RFVoltage__LCD_EN EQU CYREG_PRT2_LCD_EN
RFVoltage__MASK EQU 0x80
RFVoltage__PORT EQU 2
RFVoltage__PRT EQU CYREG_PRT2_PRT
RFVoltage__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RFVoltage__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RFVoltage__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RFVoltage__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RFVoltage__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RFVoltage__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RFVoltage__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RFVoltage__PS EQU CYREG_PRT2_PS
RFVoltage__SHIFT EQU 7
RFVoltage__SLW EQU CYREG_PRT2_SLW

/* SCLK_Funk */
SCLK_Funk__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
SCLK_Funk__0__MASK EQU 0x80
SCLK_Funk__0__PC EQU CYREG_PRT1_PC7
SCLK_Funk__0__PORT EQU 1
SCLK_Funk__0__SHIFT EQU 7
SCLK_Funk__AG EQU CYREG_PRT1_AG
SCLK_Funk__AMUX EQU CYREG_PRT1_AMUX
SCLK_Funk__BIE EQU CYREG_PRT1_BIE
SCLK_Funk__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SCLK_Funk__BYP EQU CYREG_PRT1_BYP
SCLK_Funk__CTL EQU CYREG_PRT1_CTL
SCLK_Funk__DM0 EQU CYREG_PRT1_DM0
SCLK_Funk__DM1 EQU CYREG_PRT1_DM1
SCLK_Funk__DM2 EQU CYREG_PRT1_DM2
SCLK_Funk__DR EQU CYREG_PRT1_DR
SCLK_Funk__INP_DIS EQU CYREG_PRT1_INP_DIS
SCLK_Funk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SCLK_Funk__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SCLK_Funk__LCD_EN EQU CYREG_PRT1_LCD_EN
SCLK_Funk__MASK EQU 0x80
SCLK_Funk__PORT EQU 1
SCLK_Funk__PRT EQU CYREG_PRT1_PRT
SCLK_Funk__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SCLK_Funk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SCLK_Funk__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SCLK_Funk__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SCLK_Funk__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SCLK_Funk__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SCLK_Funk__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SCLK_Funk__PS EQU CYREG_PRT1_PS
SCLK_Funk__SHIFT EQU 7
SCLK_Funk__SLW EQU CYREG_PRT1_SLW

/* SPIM_Funk_BSPIM */
SPIM_Funk_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPIM_Funk_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
SPIM_Funk_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
SPIM_Funk_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
SPIM_Funk_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
SPIM_Funk_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SPIM_Funk_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SPIM_Funk_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
SPIM_Funk_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
SPIM_Funk_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SPIM_Funk_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SPIM_Funk_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPIM_Funk_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
SPIM_Funk_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
SPIM_Funk_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
SPIM_Funk_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPIM_Funk_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
SPIM_Funk_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_Funk_BSPIM_RxStsReg__4__POS EQU 4
SPIM_Funk_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_Funk_BSPIM_RxStsReg__5__POS EQU 5
SPIM_Funk_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_Funk_BSPIM_RxStsReg__6__POS EQU 6
SPIM_Funk_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_Funk_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB10_MSK
SPIM_Funk_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPIM_Funk_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB10_ST
SPIM_Funk_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
SPIM_Funk_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB11_A0
SPIM_Funk_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB11_A1
SPIM_Funk_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
SPIM_Funk_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB11_D0
SPIM_Funk_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB11_D1
SPIM_Funk_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPIM_Funk_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
SPIM_Funk_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB11_F0
SPIM_Funk_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB11_F1
SPIM_Funk_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SPIM_Funk_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SPIM_Funk_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_Funk_BSPIM_TxStsReg__0__POS EQU 0
SPIM_Funk_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_Funk_BSPIM_TxStsReg__1__POS EQU 1
SPIM_Funk_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIM_Funk_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SPIM_Funk_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_Funk_BSPIM_TxStsReg__2__POS EQU 2
SPIM_Funk_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_Funk_BSPIM_TxStsReg__3__POS EQU 3
SPIM_Funk_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_Funk_BSPIM_TxStsReg__4__POS EQU 4
SPIM_Funk_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_Funk_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
SPIM_Funk_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIM_Funk_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB08_ST

/* SPIM_Funk_RxInternalInterrupt */
SPIM_Funk_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_Funk_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_Funk_RxInternalInterrupt__INTC_MASK EQU 0x04
SPIM_Funk_RxInternalInterrupt__INTC_NUMBER EQU 2
SPIM_Funk_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIM_Funk_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
SPIM_Funk_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_Funk_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SPIM_Funk_TxInternalInterrupt */
SPIM_Funk_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_Funk_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_Funk_TxInternalInterrupt__INTC_MASK EQU 0x08
SPIM_Funk_TxInternalInterrupt__INTC_NUMBER EQU 3
SPIM_Funk_TxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIM_Funk_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
SPIM_Funk_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_Funk_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* CapSense_1_BufCH0 */
CapSense_1_BufCH0__CFG0 EQU CYREG_CAPSL_CFG0
CapSense_1_BufCH0__CFG1 EQU CYREG_CAPSL_CFG1
CapSense_1_BufCH0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
CapSense_1_BufCH0__PM_ACT_MSK EQU 0x10
CapSense_1_BufCH0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
CapSense_1_BufCH0__PM_STBY_MSK EQU 0x10

/* CapSense_1_ClockGen */
CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
CapSense_1_ClockGen_sC16_PRSdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
CapSense_1_ClockGen_sC16_PRSdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
CapSense_1_ClockGen_sC16_PRSdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
CapSense_1_ClockGen_sC16_PRSdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
CapSense_1_ClockGen_sC16_PRSdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
CapSense_1_ClockGen_sC16_PRSdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
CapSense_1_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
CapSense_1_ClockGen_sC16_PRSdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
CapSense_1_ClockGen_sC16_PRSdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
CapSense_1_ClockGen_sC16_PRSdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
CapSense_1_ClockGen_sC16_PRSdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
CapSense_1_ClockGen_sC16_PRSdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
CapSense_1_ClockGen_sC16_PRSdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
CapSense_1_ClockGen_sC16_PRSdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
CapSense_1_ClockGen_sC16_PRSdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
CapSense_1_ClockGen_sC16_PRSdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
CapSense_1_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
CapSense_1_ClockGen_sC16_PRSdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
CapSense_1_ClockGen_sC16_PRSdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
CapSense_1_ClockGen_sC16_PRSdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
CapSense_1_ClockGen_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
CapSense_1_ClockGen_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
CapSense_1_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
CapSense_1_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
CapSense_1_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
CapSense_1_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
CapSense_1_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
CapSense_1_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
CapSense_1_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
CapSense_1_ClockGen_ScanSpeed__CONTROL_REG EQU CYREG_B0_UDB08_CTL
CapSense_1_ClockGen_ScanSpeed__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
CapSense_1_ClockGen_ScanSpeed__COUNT_REG EQU CYREG_B0_UDB08_CTL
CapSense_1_ClockGen_ScanSpeed__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
CapSense_1_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
CapSense_1_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
CapSense_1_ClockGen_ScanSpeed__PERIOD_REG EQU CYREG_B0_UDB08_MSK
CapSense_1_ClockGen_SyncCtrl_CtrlReg__0__MASK EQU 0x01
CapSense_1_ClockGen_SyncCtrl_CtrlReg__0__POS EQU 0
CapSense_1_ClockGen_SyncCtrl_CtrlReg__1__MASK EQU 0x02
CapSense_1_ClockGen_SyncCtrl_CtrlReg__1__POS EQU 1
CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
CapSense_1_ClockGen_SyncCtrl_CtrlReg__2__MASK EQU 0x04
CapSense_1_ClockGen_SyncCtrl_CtrlReg__2__POS EQU 2
CapSense_1_ClockGen_SyncCtrl_CtrlReg__4__MASK EQU 0x10
CapSense_1_ClockGen_SyncCtrl_CtrlReg__4__POS EQU 4
CapSense_1_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB09_CTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__MASK EQU 0x17
CapSense_1_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__A0_REG EQU CYREG_B1_UDB10_A0
CapSense_1_ClockGen_UDB_PrescalerDp_u0__A1_REG EQU CYREG_B1_UDB10_A1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__D0_REG EQU CYREG_B1_UDB10_D0
CapSense_1_ClockGen_UDB_PrescalerDp_u0__D1_REG EQU CYREG_B1_UDB10_D1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
CapSense_1_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__F0_REG EQU CYREG_B1_UDB10_F0
CapSense_1_ClockGen_UDB_PrescalerDp_u0__F1_REG EQU CYREG_B1_UDB10_F1

/* CapSense_1_CmodCH0 */
CapSense_1_CmodCH0__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
CapSense_1_CmodCH0__0__MASK EQU 0x01
CapSense_1_CmodCH0__0__PC EQU CYREG_PRT2_PC0
CapSense_1_CmodCH0__0__PORT EQU 2
CapSense_1_CmodCH0__0__SHIFT EQU 0
CapSense_1_CmodCH0__AG EQU CYREG_PRT2_AG
CapSense_1_CmodCH0__AMUX EQU CYREG_PRT2_AMUX
CapSense_1_CmodCH0__BIE EQU CYREG_PRT2_BIE
CapSense_1_CmodCH0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CapSense_1_CmodCH0__BYP EQU CYREG_PRT2_BYP
CapSense_1_CmodCH0__Cmod_CH0__INTTYPE EQU CYREG_PICU2_INTTYPE0
CapSense_1_CmodCH0__Cmod_CH0__MASK EQU 0x01
CapSense_1_CmodCH0__Cmod_CH0__PC EQU CYREG_PRT2_PC0
CapSense_1_CmodCH0__Cmod_CH0__PORT EQU 2
CapSense_1_CmodCH0__Cmod_CH0__SHIFT EQU 0
CapSense_1_CmodCH0__CTL EQU CYREG_PRT2_CTL
CapSense_1_CmodCH0__DM0 EQU CYREG_PRT2_DM0
CapSense_1_CmodCH0__DM1 EQU CYREG_PRT2_DM1
CapSense_1_CmodCH0__DM2 EQU CYREG_PRT2_DM2
CapSense_1_CmodCH0__DR EQU CYREG_PRT2_DR
CapSense_1_CmodCH0__INP_DIS EQU CYREG_PRT2_INP_DIS
CapSense_1_CmodCH0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CapSense_1_CmodCH0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CapSense_1_CmodCH0__LCD_EN EQU CYREG_PRT2_LCD_EN
CapSense_1_CmodCH0__MASK EQU 0x01
CapSense_1_CmodCH0__PORT EQU 2
CapSense_1_CmodCH0__PRT EQU CYREG_PRT2_PRT
CapSense_1_CmodCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CapSense_1_CmodCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CapSense_1_CmodCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CapSense_1_CmodCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CapSense_1_CmodCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CapSense_1_CmodCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CapSense_1_CmodCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CapSense_1_CmodCH0__PS EQU CYREG_PRT2_PS
CapSense_1_CmodCH0__SHIFT EQU 0
CapSense_1_CmodCH0__SLW EQU CYREG_PRT2_SLW

/* CapSense_1_CompCH0_ctComp */
CapSense_1_CompCH0_ctComp__CLK EQU CYREG_CMP1_CLK
CapSense_1_CompCH0_ctComp__CMP_MASK EQU 0x02
CapSense_1_CompCH0_ctComp__CMP_NUMBER EQU 1
CapSense_1_CompCH0_ctComp__CR EQU CYREG_CMP1_CR
CapSense_1_CompCH0_ctComp__LUT__CR EQU CYREG_LUT1_CR
CapSense_1_CompCH0_ctComp__LUT__MSK EQU CYREG_LUT_MSK
CapSense_1_CompCH0_ctComp__LUT__MSK_MASK EQU 0x02
CapSense_1_CompCH0_ctComp__LUT__MSK_SHIFT EQU 1
CapSense_1_CompCH0_ctComp__LUT__MX EQU CYREG_LUT1_MX
CapSense_1_CompCH0_ctComp__LUT__SR EQU CYREG_LUT_SR
CapSense_1_CompCH0_ctComp__LUT__SR_MASK EQU 0x02
CapSense_1_CompCH0_ctComp__LUT__SR_SHIFT EQU 1
CapSense_1_CompCH0_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
CapSense_1_CompCH0_ctComp__PM_ACT_MSK EQU 0x02
CapSense_1_CompCH0_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
CapSense_1_CompCH0_ctComp__PM_STBY_MSK EQU 0x02
CapSense_1_CompCH0_ctComp__SW0 EQU CYREG_CMP1_SW0
CapSense_1_CompCH0_ctComp__SW2 EQU CYREG_CMP1_SW2
CapSense_1_CompCH0_ctComp__SW3 EQU CYREG_CMP1_SW3
CapSense_1_CompCH0_ctComp__SW4 EQU CYREG_CMP1_SW4
CapSense_1_CompCH0_ctComp__SW6 EQU CYREG_CMP1_SW6
CapSense_1_CompCH0_ctComp__TR0 EQU CYREG_CMP1_TR0
CapSense_1_CompCH0_ctComp__TR1 EQU CYREG_CMP1_TR1
CapSense_1_CompCH0_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
CapSense_1_CompCH0_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
CapSense_1_CompCH0_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
CapSense_1_CompCH0_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
CapSense_1_CompCH0_ctComp__WRK EQU CYREG_CMP_WRK
CapSense_1_CompCH0_ctComp__WRK_MASK EQU 0x02
CapSense_1_CompCH0_ctComp__WRK_SHIFT EQU 1

/* CapSense_1_IdacCH0_viDAC8 */
CapSense_1_IdacCH0_viDAC8__CR0 EQU CYREG_DAC1_CR0
CapSense_1_IdacCH0_viDAC8__CR1 EQU CYREG_DAC1_CR1
CapSense_1_IdacCH0_viDAC8__D EQU CYREG_DAC1_D
CapSense_1_IdacCH0_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
CapSense_1_IdacCH0_viDAC8__PM_ACT_MSK EQU 0x02
CapSense_1_IdacCH0_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
CapSense_1_IdacCH0_viDAC8__PM_STBY_MSK EQU 0x02
CapSense_1_IdacCH0_viDAC8__STROBE EQU CYREG_DAC1_STROBE
CapSense_1_IdacCH0_viDAC8__SW0 EQU CYREG_DAC1_SW0
CapSense_1_IdacCH0_viDAC8__SW2 EQU CYREG_DAC1_SW2
CapSense_1_IdacCH0_viDAC8__SW3 EQU CYREG_DAC1_SW3
CapSense_1_IdacCH0_viDAC8__SW4 EQU CYREG_DAC1_SW4
CapSense_1_IdacCH0_viDAC8__TR EQU CYREG_DAC1_TR
CapSense_1_IdacCH0_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
CapSense_1_IdacCH0_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
CapSense_1_IdacCH0_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
CapSense_1_IdacCH0_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
CapSense_1_IdacCH0_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
CapSense_1_IdacCH0_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
CapSense_1_IdacCH0_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
CapSense_1_IdacCH0_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
CapSense_1_IdacCH0_viDAC8__TST EQU CYREG_DAC1_TST

/* CapSense_1_IntClock */
CapSense_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CapSense_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CapSense_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CapSense_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
CapSense_1_IntClock__INDEX EQU 0x00
CapSense_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CapSense_1_IntClock__PM_ACT_MSK EQU 0x01
CapSense_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CapSense_1_IntClock__PM_STBY_MSK EQU 0x01

/* CapSense_1_IsrCH0 */
CapSense_1_IsrCH0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CapSense_1_IsrCH0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CapSense_1_IsrCH0__INTC_MASK EQU 0x02
CapSense_1_IsrCH0__INTC_NUMBER EQU 1
CapSense_1_IsrCH0__INTC_PRIOR_NUM EQU 7
CapSense_1_IsrCH0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
CapSense_1_IsrCH0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CapSense_1_IsrCH0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* CapSense_1_MeasureCH0 */
CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
CapSense_1_MeasureCH0_UDB_Counter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
CapSense_1_MeasureCH0_UDB_Counter_u0__A0_REG EQU CYREG_B0_UDB09_A0
CapSense_1_MeasureCH0_UDB_Counter_u0__A1_REG EQU CYREG_B0_UDB09_A1
CapSense_1_MeasureCH0_UDB_Counter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
CapSense_1_MeasureCH0_UDB_Counter_u0__D0_REG EQU CYREG_B0_UDB09_D0
CapSense_1_MeasureCH0_UDB_Counter_u0__D1_REG EQU CYREG_B0_UDB09_D1
CapSense_1_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
CapSense_1_MeasureCH0_UDB_Counter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
CapSense_1_MeasureCH0_UDB_Counter_u0__F0_REG EQU CYREG_B0_UDB09_F0
CapSense_1_MeasureCH0_UDB_Counter_u0__F1_REG EQU CYREG_B0_UDB09_F1
CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
CapSense_1_MeasureCH0_UDB_Window_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
CapSense_1_MeasureCH0_UDB_Window_u0__A0_REG EQU CYREG_B0_UDB08_A0
CapSense_1_MeasureCH0_UDB_Window_u0__A1_REG EQU CYREG_B0_UDB08_A1
CapSense_1_MeasureCH0_UDB_Window_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
CapSense_1_MeasureCH0_UDB_Window_u0__D0_REG EQU CYREG_B0_UDB08_D0
CapSense_1_MeasureCH0_UDB_Window_u0__D1_REG EQU CYREG_B0_UDB08_D1
CapSense_1_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
CapSense_1_MeasureCH0_UDB_Window_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
CapSense_1_MeasureCH0_UDB_Window_u0__F0_REG EQU CYREG_B0_UDB08_F0
CapSense_1_MeasureCH0_UDB_Window_u0__F1_REG EQU CYREG_B0_UDB08_F1
CapSense_1_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
CapSense_1_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL

/* CapSense_1_PortCH0 */
CapSense_1_PortCH0__0__AG EQU CYREG_PRT0_AG
CapSense_1_PortCH0__0__AMUX EQU CYREG_PRT0_AMUX
CapSense_1_PortCH0__0__BIE EQU CYREG_PRT0_BIE
CapSense_1_PortCH0__0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_1_PortCH0__0__BYP EQU CYREG_PRT0_BYP
CapSense_1_PortCH0__0__CTL EQU CYREG_PRT0_CTL
CapSense_1_PortCH0__0__DM0 EQU CYREG_PRT0_DM0
CapSense_1_PortCH0__0__DM1 EQU CYREG_PRT0_DM1
CapSense_1_PortCH0__0__DM2 EQU CYREG_PRT0_DM2
CapSense_1_PortCH0__0__DR EQU CYREG_PRT0_DR
CapSense_1_PortCH0__0__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_1_PortCH0__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
CapSense_1_PortCH0__0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_1_PortCH0__0__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_1_PortCH0__0__MASK EQU 0x80
CapSense_1_PortCH0__0__PC EQU CYREG_PRT0_PC7
CapSense_1_PortCH0__0__PORT EQU 0
CapSense_1_PortCH0__0__PRT EQU CYREG_PRT0_PRT
CapSense_1_PortCH0__0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_1_PortCH0__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_1_PortCH0__0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_1_PortCH0__0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_1_PortCH0__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_1_PortCH0__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_1_PortCH0__0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_1_PortCH0__0__PS EQU CYREG_PRT0_PS
CapSense_1_PortCH0__0__SHIFT EQU 7
CapSense_1_PortCH0__0__SLW EQU CYREG_PRT0_SLW
CapSense_1_PortCH0__1__AG EQU CYREG_PRT0_AG
CapSense_1_PortCH0__1__AMUX EQU CYREG_PRT0_AMUX
CapSense_1_PortCH0__1__BIE EQU CYREG_PRT0_BIE
CapSense_1_PortCH0__1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_1_PortCH0__1__BYP EQU CYREG_PRT0_BYP
CapSense_1_PortCH0__1__CTL EQU CYREG_PRT0_CTL
CapSense_1_PortCH0__1__DM0 EQU CYREG_PRT0_DM0
CapSense_1_PortCH0__1__DM1 EQU CYREG_PRT0_DM1
CapSense_1_PortCH0__1__DM2 EQU CYREG_PRT0_DM2
CapSense_1_PortCH0__1__DR EQU CYREG_PRT0_DR
CapSense_1_PortCH0__1__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_1_PortCH0__1__INTTYPE EQU CYREG_PICU0_INTTYPE6
CapSense_1_PortCH0__1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_1_PortCH0__1__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_1_PortCH0__1__MASK EQU 0x40
CapSense_1_PortCH0__1__PC EQU CYREG_PRT0_PC6
CapSense_1_PortCH0__1__PORT EQU 0
CapSense_1_PortCH0__1__PRT EQU CYREG_PRT0_PRT
CapSense_1_PortCH0__1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_1_PortCH0__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_1_PortCH0__1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_1_PortCH0__1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_1_PortCH0__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_1_PortCH0__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_1_PortCH0__1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_1_PortCH0__1__PS EQU CYREG_PRT0_PS
CapSense_1_PortCH0__1__SHIFT EQU 6
CapSense_1_PortCH0__1__SLW EQU CYREG_PRT0_SLW
CapSense_1_PortCH0__10__AG EQU CYREG_PRT15_AG
CapSense_1_PortCH0__10__AMUX EQU CYREG_PRT15_AMUX
CapSense_1_PortCH0__10__BIE EQU CYREG_PRT15_BIE
CapSense_1_PortCH0__10__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CapSense_1_PortCH0__10__BYP EQU CYREG_PRT15_BYP
CapSense_1_PortCH0__10__CTL EQU CYREG_PRT15_CTL
CapSense_1_PortCH0__10__DM0 EQU CYREG_PRT15_DM0
CapSense_1_PortCH0__10__DM1 EQU CYREG_PRT15_DM1
CapSense_1_PortCH0__10__DM2 EQU CYREG_PRT15_DM2
CapSense_1_PortCH0__10__DR EQU CYREG_PRT15_DR
CapSense_1_PortCH0__10__INP_DIS EQU CYREG_PRT15_INP_DIS
CapSense_1_PortCH0__10__INTTYPE EQU CYREG_PICU15_INTTYPE0
CapSense_1_PortCH0__10__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CapSense_1_PortCH0__10__LCD_EN EQU CYREG_PRT15_LCD_EN
CapSense_1_PortCH0__10__MASK EQU 0x01
CapSense_1_PortCH0__10__PC EQU CYREG_IO_PC_PRT15_PC0
CapSense_1_PortCH0__10__PORT EQU 15
CapSense_1_PortCH0__10__PRT EQU CYREG_PRT15_PRT
CapSense_1_PortCH0__10__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CapSense_1_PortCH0__10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CapSense_1_PortCH0__10__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CapSense_1_PortCH0__10__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CapSense_1_PortCH0__10__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CapSense_1_PortCH0__10__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CapSense_1_PortCH0__10__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CapSense_1_PortCH0__10__PS EQU CYREG_PRT15_PS
CapSense_1_PortCH0__10__SHIFT EQU 0
CapSense_1_PortCH0__10__SLW EQU CYREG_PRT15_SLW
CapSense_1_PortCH0__11__AG EQU CYREG_PRT15_AG
CapSense_1_PortCH0__11__AMUX EQU CYREG_PRT15_AMUX
CapSense_1_PortCH0__11__BIE EQU CYREG_PRT15_BIE
CapSense_1_PortCH0__11__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CapSense_1_PortCH0__11__BYP EQU CYREG_PRT15_BYP
CapSense_1_PortCH0__11__CTL EQU CYREG_PRT15_CTL
CapSense_1_PortCH0__11__DM0 EQU CYREG_PRT15_DM0
CapSense_1_PortCH0__11__DM1 EQU CYREG_PRT15_DM1
CapSense_1_PortCH0__11__DM2 EQU CYREG_PRT15_DM2
CapSense_1_PortCH0__11__DR EQU CYREG_PRT15_DR
CapSense_1_PortCH0__11__INP_DIS EQU CYREG_PRT15_INP_DIS
CapSense_1_PortCH0__11__INTTYPE EQU CYREG_PICU15_INTTYPE1
CapSense_1_PortCH0__11__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CapSense_1_PortCH0__11__LCD_EN EQU CYREG_PRT15_LCD_EN
CapSense_1_PortCH0__11__MASK EQU 0x02
CapSense_1_PortCH0__11__PC EQU CYREG_IO_PC_PRT15_PC1
CapSense_1_PortCH0__11__PORT EQU 15
CapSense_1_PortCH0__11__PRT EQU CYREG_PRT15_PRT
CapSense_1_PortCH0__11__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CapSense_1_PortCH0__11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CapSense_1_PortCH0__11__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CapSense_1_PortCH0__11__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CapSense_1_PortCH0__11__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CapSense_1_PortCH0__11__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CapSense_1_PortCH0__11__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CapSense_1_PortCH0__11__PS EQU CYREG_PRT15_PS
CapSense_1_PortCH0__11__SHIFT EQU 1
CapSense_1_PortCH0__11__SLW EQU CYREG_PRT15_SLW
CapSense_1_PortCH0__12__AG EQU CYREG_PRT15_AG
CapSense_1_PortCH0__12__AMUX EQU CYREG_PRT15_AMUX
CapSense_1_PortCH0__12__BIE EQU CYREG_PRT15_BIE
CapSense_1_PortCH0__12__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CapSense_1_PortCH0__12__BYP EQU CYREG_PRT15_BYP
CapSense_1_PortCH0__12__CTL EQU CYREG_PRT15_CTL
CapSense_1_PortCH0__12__DM0 EQU CYREG_PRT15_DM0
CapSense_1_PortCH0__12__DM1 EQU CYREG_PRT15_DM1
CapSense_1_PortCH0__12__DM2 EQU CYREG_PRT15_DM2
CapSense_1_PortCH0__12__DR EQU CYREG_PRT15_DR
CapSense_1_PortCH0__12__INP_DIS EQU CYREG_PRT15_INP_DIS
CapSense_1_PortCH0__12__INTTYPE EQU CYREG_PICU15_INTTYPE2
CapSense_1_PortCH0__12__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CapSense_1_PortCH0__12__LCD_EN EQU CYREG_PRT15_LCD_EN
CapSense_1_PortCH0__12__MASK EQU 0x04
CapSense_1_PortCH0__12__PC EQU CYREG_IO_PC_PRT15_PC2
CapSense_1_PortCH0__12__PORT EQU 15
CapSense_1_PortCH0__12__PRT EQU CYREG_PRT15_PRT
CapSense_1_PortCH0__12__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CapSense_1_PortCH0__12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CapSense_1_PortCH0__12__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CapSense_1_PortCH0__12__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CapSense_1_PortCH0__12__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CapSense_1_PortCH0__12__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CapSense_1_PortCH0__12__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CapSense_1_PortCH0__12__PS EQU CYREG_PRT15_PS
CapSense_1_PortCH0__12__SHIFT EQU 2
CapSense_1_PortCH0__12__SLW EQU CYREG_PRT15_SLW
CapSense_1_PortCH0__13__AG EQU CYREG_PRT15_AG
CapSense_1_PortCH0__13__AMUX EQU CYREG_PRT15_AMUX
CapSense_1_PortCH0__13__BIE EQU CYREG_PRT15_BIE
CapSense_1_PortCH0__13__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CapSense_1_PortCH0__13__BYP EQU CYREG_PRT15_BYP
CapSense_1_PortCH0__13__CTL EQU CYREG_PRT15_CTL
CapSense_1_PortCH0__13__DM0 EQU CYREG_PRT15_DM0
CapSense_1_PortCH0__13__DM1 EQU CYREG_PRT15_DM1
CapSense_1_PortCH0__13__DM2 EQU CYREG_PRT15_DM2
CapSense_1_PortCH0__13__DR EQU CYREG_PRT15_DR
CapSense_1_PortCH0__13__INP_DIS EQU CYREG_PRT15_INP_DIS
CapSense_1_PortCH0__13__INTTYPE EQU CYREG_PICU15_INTTYPE3
CapSense_1_PortCH0__13__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CapSense_1_PortCH0__13__LCD_EN EQU CYREG_PRT15_LCD_EN
CapSense_1_PortCH0__13__MASK EQU 0x08
CapSense_1_PortCH0__13__PC EQU CYREG_IO_PC_PRT15_PC3
CapSense_1_PortCH0__13__PORT EQU 15
CapSense_1_PortCH0__13__PRT EQU CYREG_PRT15_PRT
CapSense_1_PortCH0__13__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CapSense_1_PortCH0__13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CapSense_1_PortCH0__13__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CapSense_1_PortCH0__13__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CapSense_1_PortCH0__13__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CapSense_1_PortCH0__13__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CapSense_1_PortCH0__13__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CapSense_1_PortCH0__13__PS EQU CYREG_PRT15_PS
CapSense_1_PortCH0__13__SHIFT EQU 3
CapSense_1_PortCH0__13__SLW EQU CYREG_PRT15_SLW
CapSense_1_PortCH0__14__AG EQU CYREG_PRT15_AG
CapSense_1_PortCH0__14__AMUX EQU CYREG_PRT15_AMUX
CapSense_1_PortCH0__14__BIE EQU CYREG_PRT15_BIE
CapSense_1_PortCH0__14__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CapSense_1_PortCH0__14__BYP EQU CYREG_PRT15_BYP
CapSense_1_PortCH0__14__CTL EQU CYREG_PRT15_CTL
CapSense_1_PortCH0__14__DM0 EQU CYREG_PRT15_DM0
CapSense_1_PortCH0__14__DM1 EQU CYREG_PRT15_DM1
CapSense_1_PortCH0__14__DM2 EQU CYREG_PRT15_DM2
CapSense_1_PortCH0__14__DR EQU CYREG_PRT15_DR
CapSense_1_PortCH0__14__INP_DIS EQU CYREG_PRT15_INP_DIS
CapSense_1_PortCH0__14__INTTYPE EQU CYREG_PICU15_INTTYPE4
CapSense_1_PortCH0__14__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CapSense_1_PortCH0__14__LCD_EN EQU CYREG_PRT15_LCD_EN
CapSense_1_PortCH0__14__MASK EQU 0x10
CapSense_1_PortCH0__14__PC EQU CYREG_IO_PC_PRT15_PC4
CapSense_1_PortCH0__14__PORT EQU 15
CapSense_1_PortCH0__14__PRT EQU CYREG_PRT15_PRT
CapSense_1_PortCH0__14__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CapSense_1_PortCH0__14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CapSense_1_PortCH0__14__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CapSense_1_PortCH0__14__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CapSense_1_PortCH0__14__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CapSense_1_PortCH0__14__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CapSense_1_PortCH0__14__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CapSense_1_PortCH0__14__PS EQU CYREG_PRT15_PS
CapSense_1_PortCH0__14__SHIFT EQU 4
CapSense_1_PortCH0__14__SLW EQU CYREG_PRT15_SLW
CapSense_1_PortCH0__15__AG EQU CYREG_PRT15_AG
CapSense_1_PortCH0__15__AMUX EQU CYREG_PRT15_AMUX
CapSense_1_PortCH0__15__BIE EQU CYREG_PRT15_BIE
CapSense_1_PortCH0__15__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CapSense_1_PortCH0__15__BYP EQU CYREG_PRT15_BYP
CapSense_1_PortCH0__15__CTL EQU CYREG_PRT15_CTL
CapSense_1_PortCH0__15__DM0 EQU CYREG_PRT15_DM0
CapSense_1_PortCH0__15__DM1 EQU CYREG_PRT15_DM1
CapSense_1_PortCH0__15__DM2 EQU CYREG_PRT15_DM2
CapSense_1_PortCH0__15__DR EQU CYREG_PRT15_DR
CapSense_1_PortCH0__15__INP_DIS EQU CYREG_PRT15_INP_DIS
CapSense_1_PortCH0__15__INTTYPE EQU CYREG_PICU15_INTTYPE5
CapSense_1_PortCH0__15__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CapSense_1_PortCH0__15__LCD_EN EQU CYREG_PRT15_LCD_EN
CapSense_1_PortCH0__15__MASK EQU 0x20
CapSense_1_PortCH0__15__PC EQU CYREG_IO_PC_PRT15_PC5
CapSense_1_PortCH0__15__PORT EQU 15
CapSense_1_PortCH0__15__PRT EQU CYREG_PRT15_PRT
CapSense_1_PortCH0__15__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CapSense_1_PortCH0__15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CapSense_1_PortCH0__15__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CapSense_1_PortCH0__15__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CapSense_1_PortCH0__15__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CapSense_1_PortCH0__15__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CapSense_1_PortCH0__15__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CapSense_1_PortCH0__15__PS EQU CYREG_PRT15_PS
CapSense_1_PortCH0__15__SHIFT EQU 5
CapSense_1_PortCH0__15__SLW EQU CYREG_PRT15_SLW
CapSense_1_PortCH0__16__AG EQU CYREG_PRT0_AG
CapSense_1_PortCH0__16__AMUX EQU CYREG_PRT0_AMUX
CapSense_1_PortCH0__16__BIE EQU CYREG_PRT0_BIE
CapSense_1_PortCH0__16__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_1_PortCH0__16__BYP EQU CYREG_PRT0_BYP
CapSense_1_PortCH0__16__CTL EQU CYREG_PRT0_CTL
CapSense_1_PortCH0__16__DM0 EQU CYREG_PRT0_DM0
CapSense_1_PortCH0__16__DM1 EQU CYREG_PRT0_DM1
CapSense_1_PortCH0__16__DM2 EQU CYREG_PRT0_DM2
CapSense_1_PortCH0__16__DR EQU CYREG_PRT0_DR
CapSense_1_PortCH0__16__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_1_PortCH0__16__INTTYPE EQU CYREG_PICU0_INTTYPE0
CapSense_1_PortCH0__16__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_1_PortCH0__16__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_1_PortCH0__16__MASK EQU 0x01
CapSense_1_PortCH0__16__PC EQU CYREG_PRT0_PC0
CapSense_1_PortCH0__16__PORT EQU 0
CapSense_1_PortCH0__16__PRT EQU CYREG_PRT0_PRT
CapSense_1_PortCH0__16__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_1_PortCH0__16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_1_PortCH0__16__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_1_PortCH0__16__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_1_PortCH0__16__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_1_PortCH0__16__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_1_PortCH0__16__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_1_PortCH0__16__PS EQU CYREG_PRT0_PS
CapSense_1_PortCH0__16__SHIFT EQU 0
CapSense_1_PortCH0__16__SLW EQU CYREG_PRT0_SLW
CapSense_1_PortCH0__17__AG EQU CYREG_PRT0_AG
CapSense_1_PortCH0__17__AMUX EQU CYREG_PRT0_AMUX
CapSense_1_PortCH0__17__BIE EQU CYREG_PRT0_BIE
CapSense_1_PortCH0__17__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_1_PortCH0__17__BYP EQU CYREG_PRT0_BYP
CapSense_1_PortCH0__17__CTL EQU CYREG_PRT0_CTL
CapSense_1_PortCH0__17__DM0 EQU CYREG_PRT0_DM0
CapSense_1_PortCH0__17__DM1 EQU CYREG_PRT0_DM1
CapSense_1_PortCH0__17__DM2 EQU CYREG_PRT0_DM2
CapSense_1_PortCH0__17__DR EQU CYREG_PRT0_DR
CapSense_1_PortCH0__17__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_1_PortCH0__17__INTTYPE EQU CYREG_PICU0_INTTYPE1
CapSense_1_PortCH0__17__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_1_PortCH0__17__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_1_PortCH0__17__MASK EQU 0x02
CapSense_1_PortCH0__17__PC EQU CYREG_PRT0_PC1
CapSense_1_PortCH0__17__PORT EQU 0
CapSense_1_PortCH0__17__PRT EQU CYREG_PRT0_PRT
CapSense_1_PortCH0__17__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_1_PortCH0__17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_1_PortCH0__17__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_1_PortCH0__17__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_1_PortCH0__17__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_1_PortCH0__17__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_1_PortCH0__17__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_1_PortCH0__17__PS EQU CYREG_PRT0_PS
CapSense_1_PortCH0__17__SHIFT EQU 1
CapSense_1_PortCH0__17__SLW EQU CYREG_PRT0_SLW
CapSense_1_PortCH0__18__AG EQU CYREG_PRT0_AG
CapSense_1_PortCH0__18__AMUX EQU CYREG_PRT0_AMUX
CapSense_1_PortCH0__18__BIE EQU CYREG_PRT0_BIE
CapSense_1_PortCH0__18__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_1_PortCH0__18__BYP EQU CYREG_PRT0_BYP
CapSense_1_PortCH0__18__CTL EQU CYREG_PRT0_CTL
CapSense_1_PortCH0__18__DM0 EQU CYREG_PRT0_DM0
CapSense_1_PortCH0__18__DM1 EQU CYREG_PRT0_DM1
CapSense_1_PortCH0__18__DM2 EQU CYREG_PRT0_DM2
CapSense_1_PortCH0__18__DR EQU CYREG_PRT0_DR
CapSense_1_PortCH0__18__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_1_PortCH0__18__INTTYPE EQU CYREG_PICU0_INTTYPE2
CapSense_1_PortCH0__18__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_1_PortCH0__18__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_1_PortCH0__18__MASK EQU 0x04
CapSense_1_PortCH0__18__PC EQU CYREG_PRT0_PC2
CapSense_1_PortCH0__18__PORT EQU 0
CapSense_1_PortCH0__18__PRT EQU CYREG_PRT0_PRT
CapSense_1_PortCH0__18__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_1_PortCH0__18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_1_PortCH0__18__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_1_PortCH0__18__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_1_PortCH0__18__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_1_PortCH0__18__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_1_PortCH0__18__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_1_PortCH0__18__PS EQU CYREG_PRT0_PS
CapSense_1_PortCH0__18__SHIFT EQU 2
CapSense_1_PortCH0__18__SLW EQU CYREG_PRT0_SLW
CapSense_1_PortCH0__19__AG EQU CYREG_PRT0_AG
CapSense_1_PortCH0__19__AMUX EQU CYREG_PRT0_AMUX
CapSense_1_PortCH0__19__BIE EQU CYREG_PRT0_BIE
CapSense_1_PortCH0__19__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_1_PortCH0__19__BYP EQU CYREG_PRT0_BYP
CapSense_1_PortCH0__19__CTL EQU CYREG_PRT0_CTL
CapSense_1_PortCH0__19__DM0 EQU CYREG_PRT0_DM0
CapSense_1_PortCH0__19__DM1 EQU CYREG_PRT0_DM1
CapSense_1_PortCH0__19__DM2 EQU CYREG_PRT0_DM2
CapSense_1_PortCH0__19__DR EQU CYREG_PRT0_DR
CapSense_1_PortCH0__19__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_1_PortCH0__19__INTTYPE EQU CYREG_PICU0_INTTYPE3
CapSense_1_PortCH0__19__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_1_PortCH0__19__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_1_PortCH0__19__MASK EQU 0x08
CapSense_1_PortCH0__19__PC EQU CYREG_PRT0_PC3
CapSense_1_PortCH0__19__PORT EQU 0
CapSense_1_PortCH0__19__PRT EQU CYREG_PRT0_PRT
CapSense_1_PortCH0__19__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_1_PortCH0__19__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_1_PortCH0__19__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_1_PortCH0__19__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_1_PortCH0__19__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_1_PortCH0__19__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_1_PortCH0__19__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_1_PortCH0__19__PS EQU CYREG_PRT0_PS
CapSense_1_PortCH0__19__SHIFT EQU 3
CapSense_1_PortCH0__19__SLW EQU CYREG_PRT0_SLW
CapSense_1_PortCH0__2__AG EQU CYREG_PRT3_AG
CapSense_1_PortCH0__2__AMUX EQU CYREG_PRT3_AMUX
CapSense_1_PortCH0__2__BIE EQU CYREG_PRT3_BIE
CapSense_1_PortCH0__2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CapSense_1_PortCH0__2__BYP EQU CYREG_PRT3_BYP
CapSense_1_PortCH0__2__CTL EQU CYREG_PRT3_CTL
CapSense_1_PortCH0__2__DM0 EQU CYREG_PRT3_DM0
CapSense_1_PortCH0__2__DM1 EQU CYREG_PRT3_DM1
CapSense_1_PortCH0__2__DM2 EQU CYREG_PRT3_DM2
CapSense_1_PortCH0__2__DR EQU CYREG_PRT3_DR
CapSense_1_PortCH0__2__INP_DIS EQU CYREG_PRT3_INP_DIS
CapSense_1_PortCH0__2__INTTYPE EQU CYREG_PICU3_INTTYPE0
CapSense_1_PortCH0__2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CapSense_1_PortCH0__2__LCD_EN EQU CYREG_PRT3_LCD_EN
CapSense_1_PortCH0__2__MASK EQU 0x01
CapSense_1_PortCH0__2__PC EQU CYREG_PRT3_PC0
CapSense_1_PortCH0__2__PORT EQU 3
CapSense_1_PortCH0__2__PRT EQU CYREG_PRT3_PRT
CapSense_1_PortCH0__2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CapSense_1_PortCH0__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CapSense_1_PortCH0__2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CapSense_1_PortCH0__2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CapSense_1_PortCH0__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CapSense_1_PortCH0__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CapSense_1_PortCH0__2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CapSense_1_PortCH0__2__PS EQU CYREG_PRT3_PS
CapSense_1_PortCH0__2__SHIFT EQU 0
CapSense_1_PortCH0__2__SLW EQU CYREG_PRT3_SLW
CapSense_1_PortCH0__20__AG EQU CYREG_PRT0_AG
CapSense_1_PortCH0__20__AMUX EQU CYREG_PRT0_AMUX
CapSense_1_PortCH0__20__BIE EQU CYREG_PRT0_BIE
CapSense_1_PortCH0__20__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_1_PortCH0__20__BYP EQU CYREG_PRT0_BYP
CapSense_1_PortCH0__20__CTL EQU CYREG_PRT0_CTL
CapSense_1_PortCH0__20__DM0 EQU CYREG_PRT0_DM0
CapSense_1_PortCH0__20__DM1 EQU CYREG_PRT0_DM1
CapSense_1_PortCH0__20__DM2 EQU CYREG_PRT0_DM2
CapSense_1_PortCH0__20__DR EQU CYREG_PRT0_DR
CapSense_1_PortCH0__20__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_1_PortCH0__20__INTTYPE EQU CYREG_PICU0_INTTYPE4
CapSense_1_PortCH0__20__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_1_PortCH0__20__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_1_PortCH0__20__MASK EQU 0x10
CapSense_1_PortCH0__20__PC EQU CYREG_PRT0_PC4
CapSense_1_PortCH0__20__PORT EQU 0
CapSense_1_PortCH0__20__PRT EQU CYREG_PRT0_PRT
CapSense_1_PortCH0__20__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_1_PortCH0__20__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_1_PortCH0__20__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_1_PortCH0__20__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_1_PortCH0__20__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_1_PortCH0__20__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_1_PortCH0__20__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_1_PortCH0__20__PS EQU CYREG_PRT0_PS
CapSense_1_PortCH0__20__SHIFT EQU 4
CapSense_1_PortCH0__20__SLW EQU CYREG_PRT0_SLW
CapSense_1_PortCH0__21__AG EQU CYREG_PRT0_AG
CapSense_1_PortCH0__21__AMUX EQU CYREG_PRT0_AMUX
CapSense_1_PortCH0__21__BIE EQU CYREG_PRT0_BIE
CapSense_1_PortCH0__21__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_1_PortCH0__21__BYP EQU CYREG_PRT0_BYP
CapSense_1_PortCH0__21__CTL EQU CYREG_PRT0_CTL
CapSense_1_PortCH0__21__DM0 EQU CYREG_PRT0_DM0
CapSense_1_PortCH0__21__DM1 EQU CYREG_PRT0_DM1
CapSense_1_PortCH0__21__DM2 EQU CYREG_PRT0_DM2
CapSense_1_PortCH0__21__DR EQU CYREG_PRT0_DR
CapSense_1_PortCH0__21__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_1_PortCH0__21__INTTYPE EQU CYREG_PICU0_INTTYPE5
CapSense_1_PortCH0__21__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_1_PortCH0__21__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_1_PortCH0__21__MASK EQU 0x20
CapSense_1_PortCH0__21__PC EQU CYREG_PRT0_PC5
CapSense_1_PortCH0__21__PORT EQU 0
CapSense_1_PortCH0__21__PRT EQU CYREG_PRT0_PRT
CapSense_1_PortCH0__21__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_1_PortCH0__21__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_1_PortCH0__21__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_1_PortCH0__21__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_1_PortCH0__21__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_1_PortCH0__21__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_1_PortCH0__21__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_1_PortCH0__21__PS EQU CYREG_PRT0_PS
CapSense_1_PortCH0__21__SHIFT EQU 5
CapSense_1_PortCH0__21__SLW EQU CYREG_PRT0_SLW
CapSense_1_PortCH0__3__AG EQU CYREG_PRT3_AG
CapSense_1_PortCH0__3__AMUX EQU CYREG_PRT3_AMUX
CapSense_1_PortCH0__3__BIE EQU CYREG_PRT3_BIE
CapSense_1_PortCH0__3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CapSense_1_PortCH0__3__BYP EQU CYREG_PRT3_BYP
CapSense_1_PortCH0__3__CTL EQU CYREG_PRT3_CTL
CapSense_1_PortCH0__3__DM0 EQU CYREG_PRT3_DM0
CapSense_1_PortCH0__3__DM1 EQU CYREG_PRT3_DM1
CapSense_1_PortCH0__3__DM2 EQU CYREG_PRT3_DM2
CapSense_1_PortCH0__3__DR EQU CYREG_PRT3_DR
CapSense_1_PortCH0__3__INP_DIS EQU CYREG_PRT3_INP_DIS
CapSense_1_PortCH0__3__INTTYPE EQU CYREG_PICU3_INTTYPE1
CapSense_1_PortCH0__3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CapSense_1_PortCH0__3__LCD_EN EQU CYREG_PRT3_LCD_EN
CapSense_1_PortCH0__3__MASK EQU 0x02
CapSense_1_PortCH0__3__PC EQU CYREG_PRT3_PC1
CapSense_1_PortCH0__3__PORT EQU 3
CapSense_1_PortCH0__3__PRT EQU CYREG_PRT3_PRT
CapSense_1_PortCH0__3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CapSense_1_PortCH0__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CapSense_1_PortCH0__3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CapSense_1_PortCH0__3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CapSense_1_PortCH0__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CapSense_1_PortCH0__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CapSense_1_PortCH0__3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CapSense_1_PortCH0__3__PS EQU CYREG_PRT3_PS
CapSense_1_PortCH0__3__SHIFT EQU 1
CapSense_1_PortCH0__3__SLW EQU CYREG_PRT3_SLW
CapSense_1_PortCH0__4__AG EQU CYREG_PRT3_AG
CapSense_1_PortCH0__4__AMUX EQU CYREG_PRT3_AMUX
CapSense_1_PortCH0__4__BIE EQU CYREG_PRT3_BIE
CapSense_1_PortCH0__4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CapSense_1_PortCH0__4__BYP EQU CYREG_PRT3_BYP
CapSense_1_PortCH0__4__CTL EQU CYREG_PRT3_CTL
CapSense_1_PortCH0__4__DM0 EQU CYREG_PRT3_DM0
CapSense_1_PortCH0__4__DM1 EQU CYREG_PRT3_DM1
CapSense_1_PortCH0__4__DM2 EQU CYREG_PRT3_DM2
CapSense_1_PortCH0__4__DR EQU CYREG_PRT3_DR
CapSense_1_PortCH0__4__INP_DIS EQU CYREG_PRT3_INP_DIS
CapSense_1_PortCH0__4__INTTYPE EQU CYREG_PICU3_INTTYPE2
CapSense_1_PortCH0__4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CapSense_1_PortCH0__4__LCD_EN EQU CYREG_PRT3_LCD_EN
CapSense_1_PortCH0__4__MASK EQU 0x04
CapSense_1_PortCH0__4__PC EQU CYREG_PRT3_PC2
CapSense_1_PortCH0__4__PORT EQU 3
CapSense_1_PortCH0__4__PRT EQU CYREG_PRT3_PRT
CapSense_1_PortCH0__4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CapSense_1_PortCH0__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CapSense_1_PortCH0__4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CapSense_1_PortCH0__4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CapSense_1_PortCH0__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CapSense_1_PortCH0__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CapSense_1_PortCH0__4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CapSense_1_PortCH0__4__PS EQU CYREG_PRT3_PS
CapSense_1_PortCH0__4__SHIFT EQU 2
CapSense_1_PortCH0__4__SLW EQU CYREG_PRT3_SLW
CapSense_1_PortCH0__5__AG EQU CYREG_PRT3_AG
CapSense_1_PortCH0__5__AMUX EQU CYREG_PRT3_AMUX
CapSense_1_PortCH0__5__BIE EQU CYREG_PRT3_BIE
CapSense_1_PortCH0__5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CapSense_1_PortCH0__5__BYP EQU CYREG_PRT3_BYP
CapSense_1_PortCH0__5__CTL EQU CYREG_PRT3_CTL
CapSense_1_PortCH0__5__DM0 EQU CYREG_PRT3_DM0
CapSense_1_PortCH0__5__DM1 EQU CYREG_PRT3_DM1
CapSense_1_PortCH0__5__DM2 EQU CYREG_PRT3_DM2
CapSense_1_PortCH0__5__DR EQU CYREG_PRT3_DR
CapSense_1_PortCH0__5__INP_DIS EQU CYREG_PRT3_INP_DIS
CapSense_1_PortCH0__5__INTTYPE EQU CYREG_PICU3_INTTYPE3
CapSense_1_PortCH0__5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CapSense_1_PortCH0__5__LCD_EN EQU CYREG_PRT3_LCD_EN
CapSense_1_PortCH0__5__MASK EQU 0x08
CapSense_1_PortCH0__5__PC EQU CYREG_PRT3_PC3
CapSense_1_PortCH0__5__PORT EQU 3
CapSense_1_PortCH0__5__PRT EQU CYREG_PRT3_PRT
CapSense_1_PortCH0__5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CapSense_1_PortCH0__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CapSense_1_PortCH0__5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CapSense_1_PortCH0__5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CapSense_1_PortCH0__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CapSense_1_PortCH0__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CapSense_1_PortCH0__5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CapSense_1_PortCH0__5__PS EQU CYREG_PRT3_PS
CapSense_1_PortCH0__5__SHIFT EQU 3
CapSense_1_PortCH0__5__SLW EQU CYREG_PRT3_SLW
CapSense_1_PortCH0__6__AG EQU CYREG_PRT3_AG
CapSense_1_PortCH0__6__AMUX EQU CYREG_PRT3_AMUX
CapSense_1_PortCH0__6__BIE EQU CYREG_PRT3_BIE
CapSense_1_PortCH0__6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CapSense_1_PortCH0__6__BYP EQU CYREG_PRT3_BYP
CapSense_1_PortCH0__6__CTL EQU CYREG_PRT3_CTL
CapSense_1_PortCH0__6__DM0 EQU CYREG_PRT3_DM0
CapSense_1_PortCH0__6__DM1 EQU CYREG_PRT3_DM1
CapSense_1_PortCH0__6__DM2 EQU CYREG_PRT3_DM2
CapSense_1_PortCH0__6__DR EQU CYREG_PRT3_DR
CapSense_1_PortCH0__6__INP_DIS EQU CYREG_PRT3_INP_DIS
CapSense_1_PortCH0__6__INTTYPE EQU CYREG_PICU3_INTTYPE4
CapSense_1_PortCH0__6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CapSense_1_PortCH0__6__LCD_EN EQU CYREG_PRT3_LCD_EN
CapSense_1_PortCH0__6__MASK EQU 0x10
CapSense_1_PortCH0__6__PC EQU CYREG_PRT3_PC4
CapSense_1_PortCH0__6__PORT EQU 3
CapSense_1_PortCH0__6__PRT EQU CYREG_PRT3_PRT
CapSense_1_PortCH0__6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CapSense_1_PortCH0__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CapSense_1_PortCH0__6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CapSense_1_PortCH0__6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CapSense_1_PortCH0__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CapSense_1_PortCH0__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CapSense_1_PortCH0__6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CapSense_1_PortCH0__6__PS EQU CYREG_PRT3_PS
CapSense_1_PortCH0__6__SHIFT EQU 4
CapSense_1_PortCH0__6__SLW EQU CYREG_PRT3_SLW
CapSense_1_PortCH0__7__AG EQU CYREG_PRT3_AG
CapSense_1_PortCH0__7__AMUX EQU CYREG_PRT3_AMUX
CapSense_1_PortCH0__7__BIE EQU CYREG_PRT3_BIE
CapSense_1_PortCH0__7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CapSense_1_PortCH0__7__BYP EQU CYREG_PRT3_BYP
CapSense_1_PortCH0__7__CTL EQU CYREG_PRT3_CTL
CapSense_1_PortCH0__7__DM0 EQU CYREG_PRT3_DM0
CapSense_1_PortCH0__7__DM1 EQU CYREG_PRT3_DM1
CapSense_1_PortCH0__7__DM2 EQU CYREG_PRT3_DM2
CapSense_1_PortCH0__7__DR EQU CYREG_PRT3_DR
CapSense_1_PortCH0__7__INP_DIS EQU CYREG_PRT3_INP_DIS
CapSense_1_PortCH0__7__INTTYPE EQU CYREG_PICU3_INTTYPE5
CapSense_1_PortCH0__7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CapSense_1_PortCH0__7__LCD_EN EQU CYREG_PRT3_LCD_EN
CapSense_1_PortCH0__7__MASK EQU 0x20
CapSense_1_PortCH0__7__PC EQU CYREG_PRT3_PC5
CapSense_1_PortCH0__7__PORT EQU 3
CapSense_1_PortCH0__7__PRT EQU CYREG_PRT3_PRT
CapSense_1_PortCH0__7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CapSense_1_PortCH0__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CapSense_1_PortCH0__7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CapSense_1_PortCH0__7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CapSense_1_PortCH0__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CapSense_1_PortCH0__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CapSense_1_PortCH0__7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CapSense_1_PortCH0__7__PS EQU CYREG_PRT3_PS
CapSense_1_PortCH0__7__SHIFT EQU 5
CapSense_1_PortCH0__7__SLW EQU CYREG_PRT3_SLW
CapSense_1_PortCH0__8__AG EQU CYREG_PRT3_AG
CapSense_1_PortCH0__8__AMUX EQU CYREG_PRT3_AMUX
CapSense_1_PortCH0__8__BIE EQU CYREG_PRT3_BIE
CapSense_1_PortCH0__8__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CapSense_1_PortCH0__8__BYP EQU CYREG_PRT3_BYP
CapSense_1_PortCH0__8__CTL EQU CYREG_PRT3_CTL
CapSense_1_PortCH0__8__DM0 EQU CYREG_PRT3_DM0
CapSense_1_PortCH0__8__DM1 EQU CYREG_PRT3_DM1
CapSense_1_PortCH0__8__DM2 EQU CYREG_PRT3_DM2
CapSense_1_PortCH0__8__DR EQU CYREG_PRT3_DR
CapSense_1_PortCH0__8__INP_DIS EQU CYREG_PRT3_INP_DIS
CapSense_1_PortCH0__8__INTTYPE EQU CYREG_PICU3_INTTYPE6
CapSense_1_PortCH0__8__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CapSense_1_PortCH0__8__LCD_EN EQU CYREG_PRT3_LCD_EN
CapSense_1_PortCH0__8__MASK EQU 0x40
CapSense_1_PortCH0__8__PC EQU CYREG_PRT3_PC6
CapSense_1_PortCH0__8__PORT EQU 3
CapSense_1_PortCH0__8__PRT EQU CYREG_PRT3_PRT
CapSense_1_PortCH0__8__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CapSense_1_PortCH0__8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CapSense_1_PortCH0__8__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CapSense_1_PortCH0__8__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CapSense_1_PortCH0__8__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CapSense_1_PortCH0__8__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CapSense_1_PortCH0__8__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CapSense_1_PortCH0__8__PS EQU CYREG_PRT3_PS
CapSense_1_PortCH0__8__SHIFT EQU 6
CapSense_1_PortCH0__8__SLW EQU CYREG_PRT3_SLW
CapSense_1_PortCH0__9__AG EQU CYREG_PRT3_AG
CapSense_1_PortCH0__9__AMUX EQU CYREG_PRT3_AMUX
CapSense_1_PortCH0__9__BIE EQU CYREG_PRT3_BIE
CapSense_1_PortCH0__9__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CapSense_1_PortCH0__9__BYP EQU CYREG_PRT3_BYP
CapSense_1_PortCH0__9__CTL EQU CYREG_PRT3_CTL
CapSense_1_PortCH0__9__DM0 EQU CYREG_PRT3_DM0
CapSense_1_PortCH0__9__DM1 EQU CYREG_PRT3_DM1
CapSense_1_PortCH0__9__DM2 EQU CYREG_PRT3_DM2
CapSense_1_PortCH0__9__DR EQU CYREG_PRT3_DR
CapSense_1_PortCH0__9__INP_DIS EQU CYREG_PRT3_INP_DIS
CapSense_1_PortCH0__9__INTTYPE EQU CYREG_PICU3_INTTYPE7
CapSense_1_PortCH0__9__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CapSense_1_PortCH0__9__LCD_EN EQU CYREG_PRT3_LCD_EN
CapSense_1_PortCH0__9__MASK EQU 0x80
CapSense_1_PortCH0__9__PC EQU CYREG_PRT3_PC7
CapSense_1_PortCH0__9__PORT EQU 3
CapSense_1_PortCH0__9__PRT EQU CYREG_PRT3_PRT
CapSense_1_PortCH0__9__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CapSense_1_PortCH0__9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CapSense_1_PortCH0__9__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CapSense_1_PortCH0__9__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CapSense_1_PortCH0__9__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CapSense_1_PortCH0__9__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CapSense_1_PortCH0__9__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CapSense_1_PortCH0__9__PS EQU CYREG_PRT3_PS
CapSense_1_PortCH0__9__SHIFT EQU 7
CapSense_1_PortCH0__9__SLW EQU CYREG_PRT3_SLW
CapSense_1_PortCH0__Button0__BTN__AG EQU CYREG_PRT0_AG
CapSense_1_PortCH0__Button0__BTN__AMUX EQU CYREG_PRT0_AMUX
CapSense_1_PortCH0__Button0__BTN__BIE EQU CYREG_PRT0_BIE
CapSense_1_PortCH0__Button0__BTN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_1_PortCH0__Button0__BTN__BYP EQU CYREG_PRT0_BYP
CapSense_1_PortCH0__Button0__BTN__CTL EQU CYREG_PRT0_CTL
CapSense_1_PortCH0__Button0__BTN__DM0 EQU CYREG_PRT0_DM0
CapSense_1_PortCH0__Button0__BTN__DM1 EQU CYREG_PRT0_DM1
CapSense_1_PortCH0__Button0__BTN__DM2 EQU CYREG_PRT0_DM2
CapSense_1_PortCH0__Button0__BTN__DR EQU CYREG_PRT0_DR
CapSense_1_PortCH0__Button0__BTN__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_1_PortCH0__Button0__BTN__INTTYPE EQU CYREG_PICU0_INTTYPE7
CapSense_1_PortCH0__Button0__BTN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_1_PortCH0__Button0__BTN__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_1_PortCH0__Button0__BTN__MASK EQU 0x80
CapSense_1_PortCH0__Button0__BTN__PC EQU CYREG_PRT0_PC7
CapSense_1_PortCH0__Button0__BTN__PORT EQU 0
CapSense_1_PortCH0__Button0__BTN__PRT EQU CYREG_PRT0_PRT
CapSense_1_PortCH0__Button0__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_1_PortCH0__Button0__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_1_PortCH0__Button0__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_1_PortCH0__Button0__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_1_PortCH0__Button0__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_1_PortCH0__Button0__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_1_PortCH0__Button0__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_1_PortCH0__Button0__BTN__PS EQU CYREG_PRT0_PS
CapSense_1_PortCH0__Button0__BTN__SHIFT EQU 7
CapSense_1_PortCH0__Button0__BTN__SLW EQU CYREG_PRT0_SLW
CapSense_1_PortCH0__Button1__BTN__AG EQU CYREG_PRT0_AG
CapSense_1_PortCH0__Button1__BTN__AMUX EQU CYREG_PRT0_AMUX
CapSense_1_PortCH0__Button1__BTN__BIE EQU CYREG_PRT0_BIE
CapSense_1_PortCH0__Button1__BTN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_1_PortCH0__Button1__BTN__BYP EQU CYREG_PRT0_BYP
CapSense_1_PortCH0__Button1__BTN__CTL EQU CYREG_PRT0_CTL
CapSense_1_PortCH0__Button1__BTN__DM0 EQU CYREG_PRT0_DM0
CapSense_1_PortCH0__Button1__BTN__DM1 EQU CYREG_PRT0_DM1
CapSense_1_PortCH0__Button1__BTN__DM2 EQU CYREG_PRT0_DM2
CapSense_1_PortCH0__Button1__BTN__DR EQU CYREG_PRT0_DR
CapSense_1_PortCH0__Button1__BTN__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_1_PortCH0__Button1__BTN__INTTYPE EQU CYREG_PICU0_INTTYPE6
CapSense_1_PortCH0__Button1__BTN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_1_PortCH0__Button1__BTN__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_1_PortCH0__Button1__BTN__MASK EQU 0x40
CapSense_1_PortCH0__Button1__BTN__PC EQU CYREG_PRT0_PC6
CapSense_1_PortCH0__Button1__BTN__PORT EQU 0
CapSense_1_PortCH0__Button1__BTN__PRT EQU CYREG_PRT0_PRT
CapSense_1_PortCH0__Button1__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_1_PortCH0__Button1__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_1_PortCH0__Button1__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_1_PortCH0__Button1__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_1_PortCH0__Button1__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_1_PortCH0__Button1__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_1_PortCH0__Button1__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_1_PortCH0__Button1__BTN__PS EQU CYREG_PRT0_PS
CapSense_1_PortCH0__Button1__BTN__SHIFT EQU 6
CapSense_1_PortCH0__Button1__BTN__SLW EQU CYREG_PRT0_SLW
CapSense_1_PortCH0__Button2__BTN__AG EQU CYREG_PRT0_AG
CapSense_1_PortCH0__Button2__BTN__AMUX EQU CYREG_PRT0_AMUX
CapSense_1_PortCH0__Button2__BTN__BIE EQU CYREG_PRT0_BIE
CapSense_1_PortCH0__Button2__BTN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_1_PortCH0__Button2__BTN__BYP EQU CYREG_PRT0_BYP
CapSense_1_PortCH0__Button2__BTN__CTL EQU CYREG_PRT0_CTL
CapSense_1_PortCH0__Button2__BTN__DM0 EQU CYREG_PRT0_DM0
CapSense_1_PortCH0__Button2__BTN__DM1 EQU CYREG_PRT0_DM1
CapSense_1_PortCH0__Button2__BTN__DM2 EQU CYREG_PRT0_DM2
CapSense_1_PortCH0__Button2__BTN__DR EQU CYREG_PRT0_DR
CapSense_1_PortCH0__Button2__BTN__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_1_PortCH0__Button2__BTN__INTTYPE EQU CYREG_PICU0_INTTYPE5
CapSense_1_PortCH0__Button2__BTN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_1_PortCH0__Button2__BTN__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_1_PortCH0__Button2__BTN__MASK EQU 0x20
CapSense_1_PortCH0__Button2__BTN__PC EQU CYREG_PRT0_PC5
CapSense_1_PortCH0__Button2__BTN__PORT EQU 0
CapSense_1_PortCH0__Button2__BTN__PRT EQU CYREG_PRT0_PRT
CapSense_1_PortCH0__Button2__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_1_PortCH0__Button2__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_1_PortCH0__Button2__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_1_PortCH0__Button2__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_1_PortCH0__Button2__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_1_PortCH0__Button2__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_1_PortCH0__Button2__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_1_PortCH0__Button2__BTN__PS EQU CYREG_PRT0_PS
CapSense_1_PortCH0__Button2__BTN__SHIFT EQU 5
CapSense_1_PortCH0__Button2__BTN__SLW EQU CYREG_PRT0_SLW
CapSense_1_PortCH0__LinearSlider0_e0__LS__AG EQU CYREG_PRT3_AG
CapSense_1_PortCH0__LinearSlider0_e0__LS__AMUX EQU CYREG_PRT3_AMUX
CapSense_1_PortCH0__LinearSlider0_e0__LS__BIE EQU CYREG_PRT3_BIE
CapSense_1_PortCH0__LinearSlider0_e0__LS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CapSense_1_PortCH0__LinearSlider0_e0__LS__BYP EQU CYREG_PRT3_BYP
CapSense_1_PortCH0__LinearSlider0_e0__LS__CTL EQU CYREG_PRT3_CTL
CapSense_1_PortCH0__LinearSlider0_e0__LS__DM0 EQU CYREG_PRT3_DM0
CapSense_1_PortCH0__LinearSlider0_e0__LS__DM1 EQU CYREG_PRT3_DM1
CapSense_1_PortCH0__LinearSlider0_e0__LS__DM2 EQU CYREG_PRT3_DM2
CapSense_1_PortCH0__LinearSlider0_e0__LS__DR EQU CYREG_PRT3_DR
CapSense_1_PortCH0__LinearSlider0_e0__LS__INP_DIS EQU CYREG_PRT3_INP_DIS
CapSense_1_PortCH0__LinearSlider0_e0__LS__INTTYPE EQU CYREG_PICU3_INTTYPE0
CapSense_1_PortCH0__LinearSlider0_e0__LS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CapSense_1_PortCH0__LinearSlider0_e0__LS__LCD_EN EQU CYREG_PRT3_LCD_EN
CapSense_1_PortCH0__LinearSlider0_e0__LS__MASK EQU 0x01
CapSense_1_PortCH0__LinearSlider0_e0__LS__PC EQU CYREG_PRT3_PC0
CapSense_1_PortCH0__LinearSlider0_e0__LS__PORT EQU 3
CapSense_1_PortCH0__LinearSlider0_e0__LS__PRT EQU CYREG_PRT3_PRT
CapSense_1_PortCH0__LinearSlider0_e0__LS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CapSense_1_PortCH0__LinearSlider0_e0__LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CapSense_1_PortCH0__LinearSlider0_e0__LS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CapSense_1_PortCH0__LinearSlider0_e0__LS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CapSense_1_PortCH0__LinearSlider0_e0__LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CapSense_1_PortCH0__LinearSlider0_e0__LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CapSense_1_PortCH0__LinearSlider0_e0__LS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CapSense_1_PortCH0__LinearSlider0_e0__LS__PS EQU CYREG_PRT3_PS
CapSense_1_PortCH0__LinearSlider0_e0__LS__SHIFT EQU 0
CapSense_1_PortCH0__LinearSlider0_e0__LS__SLW EQU CYREG_PRT3_SLW
CapSense_1_PortCH0__LinearSlider0_e1__LS__AG EQU CYREG_PRT3_AG
CapSense_1_PortCH0__LinearSlider0_e1__LS__AMUX EQU CYREG_PRT3_AMUX
CapSense_1_PortCH0__LinearSlider0_e1__LS__BIE EQU CYREG_PRT3_BIE
CapSense_1_PortCH0__LinearSlider0_e1__LS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CapSense_1_PortCH0__LinearSlider0_e1__LS__BYP EQU CYREG_PRT3_BYP
CapSense_1_PortCH0__LinearSlider0_e1__LS__CTL EQU CYREG_PRT3_CTL
CapSense_1_PortCH0__LinearSlider0_e1__LS__DM0 EQU CYREG_PRT3_DM0
CapSense_1_PortCH0__LinearSlider0_e1__LS__DM1 EQU CYREG_PRT3_DM1
CapSense_1_PortCH0__LinearSlider0_e1__LS__DM2 EQU CYREG_PRT3_DM2
CapSense_1_PortCH0__LinearSlider0_e1__LS__DR EQU CYREG_PRT3_DR
CapSense_1_PortCH0__LinearSlider0_e1__LS__INP_DIS EQU CYREG_PRT3_INP_DIS
CapSense_1_PortCH0__LinearSlider0_e1__LS__INTTYPE EQU CYREG_PICU3_INTTYPE1
CapSense_1_PortCH0__LinearSlider0_e1__LS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CapSense_1_PortCH0__LinearSlider0_e1__LS__LCD_EN EQU CYREG_PRT3_LCD_EN
CapSense_1_PortCH0__LinearSlider0_e1__LS__MASK EQU 0x02
CapSense_1_PortCH0__LinearSlider0_e1__LS__PC EQU CYREG_PRT3_PC1
CapSense_1_PortCH0__LinearSlider0_e1__LS__PORT EQU 3
CapSense_1_PortCH0__LinearSlider0_e1__LS__PRT EQU CYREG_PRT3_PRT
CapSense_1_PortCH0__LinearSlider0_e1__LS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CapSense_1_PortCH0__LinearSlider0_e1__LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CapSense_1_PortCH0__LinearSlider0_e1__LS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CapSense_1_PortCH0__LinearSlider0_e1__LS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CapSense_1_PortCH0__LinearSlider0_e1__LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CapSense_1_PortCH0__LinearSlider0_e1__LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CapSense_1_PortCH0__LinearSlider0_e1__LS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CapSense_1_PortCH0__LinearSlider0_e1__LS__PS EQU CYREG_PRT3_PS
CapSense_1_PortCH0__LinearSlider0_e1__LS__SHIFT EQU 1
CapSense_1_PortCH0__LinearSlider0_e1__LS__SLW EQU CYREG_PRT3_SLW
CapSense_1_PortCH0__LinearSlider0_e10__LS__AG EQU CYREG_PRT15_AG
CapSense_1_PortCH0__LinearSlider0_e10__LS__AMUX EQU CYREG_PRT15_AMUX
CapSense_1_PortCH0__LinearSlider0_e10__LS__BIE EQU CYREG_PRT15_BIE
CapSense_1_PortCH0__LinearSlider0_e10__LS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CapSense_1_PortCH0__LinearSlider0_e10__LS__BYP EQU CYREG_PRT15_BYP
CapSense_1_PortCH0__LinearSlider0_e10__LS__CTL EQU CYREG_PRT15_CTL
CapSense_1_PortCH0__LinearSlider0_e10__LS__DM0 EQU CYREG_PRT15_DM0
CapSense_1_PortCH0__LinearSlider0_e10__LS__DM1 EQU CYREG_PRT15_DM1
CapSense_1_PortCH0__LinearSlider0_e10__LS__DM2 EQU CYREG_PRT15_DM2
CapSense_1_PortCH0__LinearSlider0_e10__LS__DR EQU CYREG_PRT15_DR
CapSense_1_PortCH0__LinearSlider0_e10__LS__INP_DIS EQU CYREG_PRT15_INP_DIS
CapSense_1_PortCH0__LinearSlider0_e10__LS__INTTYPE EQU CYREG_PICU15_INTTYPE2
CapSense_1_PortCH0__LinearSlider0_e10__LS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CapSense_1_PortCH0__LinearSlider0_e10__LS__LCD_EN EQU CYREG_PRT15_LCD_EN
CapSense_1_PortCH0__LinearSlider0_e10__LS__MASK EQU 0x04
CapSense_1_PortCH0__LinearSlider0_e10__LS__PC EQU CYREG_IO_PC_PRT15_PC2
CapSense_1_PortCH0__LinearSlider0_e10__LS__PORT EQU 15
CapSense_1_PortCH0__LinearSlider0_e10__LS__PRT EQU CYREG_PRT15_PRT
CapSense_1_PortCH0__LinearSlider0_e10__LS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CapSense_1_PortCH0__LinearSlider0_e10__LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CapSense_1_PortCH0__LinearSlider0_e10__LS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CapSense_1_PortCH0__LinearSlider0_e10__LS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CapSense_1_PortCH0__LinearSlider0_e10__LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CapSense_1_PortCH0__LinearSlider0_e10__LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CapSense_1_PortCH0__LinearSlider0_e10__LS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CapSense_1_PortCH0__LinearSlider0_e10__LS__PS EQU CYREG_PRT15_PS
CapSense_1_PortCH0__LinearSlider0_e10__LS__SHIFT EQU 2
CapSense_1_PortCH0__LinearSlider0_e10__LS__SLW EQU CYREG_PRT15_SLW
CapSense_1_PortCH0__LinearSlider0_e11__LS__AG EQU CYREG_PRT15_AG
CapSense_1_PortCH0__LinearSlider0_e11__LS__AMUX EQU CYREG_PRT15_AMUX
CapSense_1_PortCH0__LinearSlider0_e11__LS__BIE EQU CYREG_PRT15_BIE
CapSense_1_PortCH0__LinearSlider0_e11__LS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CapSense_1_PortCH0__LinearSlider0_e11__LS__BYP EQU CYREG_PRT15_BYP
CapSense_1_PortCH0__LinearSlider0_e11__LS__CTL EQU CYREG_PRT15_CTL
CapSense_1_PortCH0__LinearSlider0_e11__LS__DM0 EQU CYREG_PRT15_DM0
CapSense_1_PortCH0__LinearSlider0_e11__LS__DM1 EQU CYREG_PRT15_DM1
CapSense_1_PortCH0__LinearSlider0_e11__LS__DM2 EQU CYREG_PRT15_DM2
CapSense_1_PortCH0__LinearSlider0_e11__LS__DR EQU CYREG_PRT15_DR
CapSense_1_PortCH0__LinearSlider0_e11__LS__INP_DIS EQU CYREG_PRT15_INP_DIS
CapSense_1_PortCH0__LinearSlider0_e11__LS__INTTYPE EQU CYREG_PICU15_INTTYPE3
CapSense_1_PortCH0__LinearSlider0_e11__LS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CapSense_1_PortCH0__LinearSlider0_e11__LS__LCD_EN EQU CYREG_PRT15_LCD_EN
CapSense_1_PortCH0__LinearSlider0_e11__LS__MASK EQU 0x08
CapSense_1_PortCH0__LinearSlider0_e11__LS__PC EQU CYREG_IO_PC_PRT15_PC3
CapSense_1_PortCH0__LinearSlider0_e11__LS__PORT EQU 15
CapSense_1_PortCH0__LinearSlider0_e11__LS__PRT EQU CYREG_PRT15_PRT
CapSense_1_PortCH0__LinearSlider0_e11__LS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CapSense_1_PortCH0__LinearSlider0_e11__LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CapSense_1_PortCH0__LinearSlider0_e11__LS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CapSense_1_PortCH0__LinearSlider0_e11__LS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CapSense_1_PortCH0__LinearSlider0_e11__LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CapSense_1_PortCH0__LinearSlider0_e11__LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CapSense_1_PortCH0__LinearSlider0_e11__LS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CapSense_1_PortCH0__LinearSlider0_e11__LS__PS EQU CYREG_PRT15_PS
CapSense_1_PortCH0__LinearSlider0_e11__LS__SHIFT EQU 3
CapSense_1_PortCH0__LinearSlider0_e11__LS__SLW EQU CYREG_PRT15_SLW
CapSense_1_PortCH0__LinearSlider0_e12__LS__AG EQU CYREG_PRT15_AG
CapSense_1_PortCH0__LinearSlider0_e12__LS__AMUX EQU CYREG_PRT15_AMUX
CapSense_1_PortCH0__LinearSlider0_e12__LS__BIE EQU CYREG_PRT15_BIE
CapSense_1_PortCH0__LinearSlider0_e12__LS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CapSense_1_PortCH0__LinearSlider0_e12__LS__BYP EQU CYREG_PRT15_BYP
CapSense_1_PortCH0__LinearSlider0_e12__LS__CTL EQU CYREG_PRT15_CTL
CapSense_1_PortCH0__LinearSlider0_e12__LS__DM0 EQU CYREG_PRT15_DM0
CapSense_1_PortCH0__LinearSlider0_e12__LS__DM1 EQU CYREG_PRT15_DM1
CapSense_1_PortCH0__LinearSlider0_e12__LS__DM2 EQU CYREG_PRT15_DM2
CapSense_1_PortCH0__LinearSlider0_e12__LS__DR EQU CYREG_PRT15_DR
CapSense_1_PortCH0__LinearSlider0_e12__LS__INP_DIS EQU CYREG_PRT15_INP_DIS
CapSense_1_PortCH0__LinearSlider0_e12__LS__INTTYPE EQU CYREG_PICU15_INTTYPE4
CapSense_1_PortCH0__LinearSlider0_e12__LS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CapSense_1_PortCH0__LinearSlider0_e12__LS__LCD_EN EQU CYREG_PRT15_LCD_EN
CapSense_1_PortCH0__LinearSlider0_e12__LS__MASK EQU 0x10
CapSense_1_PortCH0__LinearSlider0_e12__LS__PC EQU CYREG_IO_PC_PRT15_PC4
CapSense_1_PortCH0__LinearSlider0_e12__LS__PORT EQU 15
CapSense_1_PortCH0__LinearSlider0_e12__LS__PRT EQU CYREG_PRT15_PRT
CapSense_1_PortCH0__LinearSlider0_e12__LS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CapSense_1_PortCH0__LinearSlider0_e12__LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CapSense_1_PortCH0__LinearSlider0_e12__LS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CapSense_1_PortCH0__LinearSlider0_e12__LS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CapSense_1_PortCH0__LinearSlider0_e12__LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CapSense_1_PortCH0__LinearSlider0_e12__LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CapSense_1_PortCH0__LinearSlider0_e12__LS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CapSense_1_PortCH0__LinearSlider0_e12__LS__PS EQU CYREG_PRT15_PS
CapSense_1_PortCH0__LinearSlider0_e12__LS__SHIFT EQU 4
CapSense_1_PortCH0__LinearSlider0_e12__LS__SLW EQU CYREG_PRT15_SLW
CapSense_1_PortCH0__LinearSlider0_e13__LS__AG EQU CYREG_PRT15_AG
CapSense_1_PortCH0__LinearSlider0_e13__LS__AMUX EQU CYREG_PRT15_AMUX
CapSense_1_PortCH0__LinearSlider0_e13__LS__BIE EQU CYREG_PRT15_BIE
CapSense_1_PortCH0__LinearSlider0_e13__LS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CapSense_1_PortCH0__LinearSlider0_e13__LS__BYP EQU CYREG_PRT15_BYP
CapSense_1_PortCH0__LinearSlider0_e13__LS__CTL EQU CYREG_PRT15_CTL
CapSense_1_PortCH0__LinearSlider0_e13__LS__DM0 EQU CYREG_PRT15_DM0
CapSense_1_PortCH0__LinearSlider0_e13__LS__DM1 EQU CYREG_PRT15_DM1
CapSense_1_PortCH0__LinearSlider0_e13__LS__DM2 EQU CYREG_PRT15_DM2
CapSense_1_PortCH0__LinearSlider0_e13__LS__DR EQU CYREG_PRT15_DR
CapSense_1_PortCH0__LinearSlider0_e13__LS__INP_DIS EQU CYREG_PRT15_INP_DIS
CapSense_1_PortCH0__LinearSlider0_e13__LS__INTTYPE EQU CYREG_PICU15_INTTYPE5
CapSense_1_PortCH0__LinearSlider0_e13__LS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CapSense_1_PortCH0__LinearSlider0_e13__LS__LCD_EN EQU CYREG_PRT15_LCD_EN
CapSense_1_PortCH0__LinearSlider0_e13__LS__MASK EQU 0x20
CapSense_1_PortCH0__LinearSlider0_e13__LS__PC EQU CYREG_IO_PC_PRT15_PC5
CapSense_1_PortCH0__LinearSlider0_e13__LS__PORT EQU 15
CapSense_1_PortCH0__LinearSlider0_e13__LS__PRT EQU CYREG_PRT15_PRT
CapSense_1_PortCH0__LinearSlider0_e13__LS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CapSense_1_PortCH0__LinearSlider0_e13__LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CapSense_1_PortCH0__LinearSlider0_e13__LS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CapSense_1_PortCH0__LinearSlider0_e13__LS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CapSense_1_PortCH0__LinearSlider0_e13__LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CapSense_1_PortCH0__LinearSlider0_e13__LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CapSense_1_PortCH0__LinearSlider0_e13__LS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CapSense_1_PortCH0__LinearSlider0_e13__LS__PS EQU CYREG_PRT15_PS
CapSense_1_PortCH0__LinearSlider0_e13__LS__SHIFT EQU 5
CapSense_1_PortCH0__LinearSlider0_e13__LS__SLW EQU CYREG_PRT15_SLW
CapSense_1_PortCH0__LinearSlider0_e14__LS__AG EQU CYREG_PRT0_AG
CapSense_1_PortCH0__LinearSlider0_e14__LS__AMUX EQU CYREG_PRT0_AMUX
CapSense_1_PortCH0__LinearSlider0_e14__LS__BIE EQU CYREG_PRT0_BIE
CapSense_1_PortCH0__LinearSlider0_e14__LS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_1_PortCH0__LinearSlider0_e14__LS__BYP EQU CYREG_PRT0_BYP
CapSense_1_PortCH0__LinearSlider0_e14__LS__CTL EQU CYREG_PRT0_CTL
CapSense_1_PortCH0__LinearSlider0_e14__LS__DM0 EQU CYREG_PRT0_DM0
CapSense_1_PortCH0__LinearSlider0_e14__LS__DM1 EQU CYREG_PRT0_DM1
CapSense_1_PortCH0__LinearSlider0_e14__LS__DM2 EQU CYREG_PRT0_DM2
CapSense_1_PortCH0__LinearSlider0_e14__LS__DR EQU CYREG_PRT0_DR
CapSense_1_PortCH0__LinearSlider0_e14__LS__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_1_PortCH0__LinearSlider0_e14__LS__INTTYPE EQU CYREG_PICU0_INTTYPE0
CapSense_1_PortCH0__LinearSlider0_e14__LS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_1_PortCH0__LinearSlider0_e14__LS__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_1_PortCH0__LinearSlider0_e14__LS__MASK EQU 0x01
CapSense_1_PortCH0__LinearSlider0_e14__LS__PC EQU CYREG_PRT0_PC0
CapSense_1_PortCH0__LinearSlider0_e14__LS__PORT EQU 0
CapSense_1_PortCH0__LinearSlider0_e14__LS__PRT EQU CYREG_PRT0_PRT
CapSense_1_PortCH0__LinearSlider0_e14__LS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_1_PortCH0__LinearSlider0_e14__LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_1_PortCH0__LinearSlider0_e14__LS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_1_PortCH0__LinearSlider0_e14__LS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_1_PortCH0__LinearSlider0_e14__LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_1_PortCH0__LinearSlider0_e14__LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_1_PortCH0__LinearSlider0_e14__LS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_1_PortCH0__LinearSlider0_e14__LS__PS EQU CYREG_PRT0_PS
CapSense_1_PortCH0__LinearSlider0_e14__LS__SHIFT EQU 0
CapSense_1_PortCH0__LinearSlider0_e14__LS__SLW EQU CYREG_PRT0_SLW
CapSense_1_PortCH0__LinearSlider0_e15__LS__AG EQU CYREG_PRT0_AG
CapSense_1_PortCH0__LinearSlider0_e15__LS__AMUX EQU CYREG_PRT0_AMUX
CapSense_1_PortCH0__LinearSlider0_e15__LS__BIE EQU CYREG_PRT0_BIE
CapSense_1_PortCH0__LinearSlider0_e15__LS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_1_PortCH0__LinearSlider0_e15__LS__BYP EQU CYREG_PRT0_BYP
CapSense_1_PortCH0__LinearSlider0_e15__LS__CTL EQU CYREG_PRT0_CTL
CapSense_1_PortCH0__LinearSlider0_e15__LS__DM0 EQU CYREG_PRT0_DM0
CapSense_1_PortCH0__LinearSlider0_e15__LS__DM1 EQU CYREG_PRT0_DM1
CapSense_1_PortCH0__LinearSlider0_e15__LS__DM2 EQU CYREG_PRT0_DM2
CapSense_1_PortCH0__LinearSlider0_e15__LS__DR EQU CYREG_PRT0_DR
CapSense_1_PortCH0__LinearSlider0_e15__LS__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_1_PortCH0__LinearSlider0_e15__LS__INTTYPE EQU CYREG_PICU0_INTTYPE1
CapSense_1_PortCH0__LinearSlider0_e15__LS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_1_PortCH0__LinearSlider0_e15__LS__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_1_PortCH0__LinearSlider0_e15__LS__MASK EQU 0x02
CapSense_1_PortCH0__LinearSlider0_e15__LS__PC EQU CYREG_PRT0_PC1
CapSense_1_PortCH0__LinearSlider0_e15__LS__PORT EQU 0
CapSense_1_PortCH0__LinearSlider0_e15__LS__PRT EQU CYREG_PRT0_PRT
CapSense_1_PortCH0__LinearSlider0_e15__LS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_1_PortCH0__LinearSlider0_e15__LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_1_PortCH0__LinearSlider0_e15__LS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_1_PortCH0__LinearSlider0_e15__LS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_1_PortCH0__LinearSlider0_e15__LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_1_PortCH0__LinearSlider0_e15__LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_1_PortCH0__LinearSlider0_e15__LS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_1_PortCH0__LinearSlider0_e15__LS__PS EQU CYREG_PRT0_PS
CapSense_1_PortCH0__LinearSlider0_e15__LS__SHIFT EQU 1
CapSense_1_PortCH0__LinearSlider0_e15__LS__SLW EQU CYREG_PRT0_SLW
CapSense_1_PortCH0__LinearSlider0_e16__LS__AG EQU CYREG_PRT0_AG
CapSense_1_PortCH0__LinearSlider0_e16__LS__AMUX EQU CYREG_PRT0_AMUX
CapSense_1_PortCH0__LinearSlider0_e16__LS__BIE EQU CYREG_PRT0_BIE
CapSense_1_PortCH0__LinearSlider0_e16__LS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_1_PortCH0__LinearSlider0_e16__LS__BYP EQU CYREG_PRT0_BYP
CapSense_1_PortCH0__LinearSlider0_e16__LS__CTL EQU CYREG_PRT0_CTL
CapSense_1_PortCH0__LinearSlider0_e16__LS__DM0 EQU CYREG_PRT0_DM0
CapSense_1_PortCH0__LinearSlider0_e16__LS__DM1 EQU CYREG_PRT0_DM1
CapSense_1_PortCH0__LinearSlider0_e16__LS__DM2 EQU CYREG_PRT0_DM2
CapSense_1_PortCH0__LinearSlider0_e16__LS__DR EQU CYREG_PRT0_DR
CapSense_1_PortCH0__LinearSlider0_e16__LS__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_1_PortCH0__LinearSlider0_e16__LS__INTTYPE EQU CYREG_PICU0_INTTYPE2
CapSense_1_PortCH0__LinearSlider0_e16__LS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_1_PortCH0__LinearSlider0_e16__LS__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_1_PortCH0__LinearSlider0_e16__LS__MASK EQU 0x04
CapSense_1_PortCH0__LinearSlider0_e16__LS__PC EQU CYREG_PRT0_PC2
CapSense_1_PortCH0__LinearSlider0_e16__LS__PORT EQU 0
CapSense_1_PortCH0__LinearSlider0_e16__LS__PRT EQU CYREG_PRT0_PRT
CapSense_1_PortCH0__LinearSlider0_e16__LS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_1_PortCH0__LinearSlider0_e16__LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_1_PortCH0__LinearSlider0_e16__LS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_1_PortCH0__LinearSlider0_e16__LS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_1_PortCH0__LinearSlider0_e16__LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_1_PortCH0__LinearSlider0_e16__LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_1_PortCH0__LinearSlider0_e16__LS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_1_PortCH0__LinearSlider0_e16__LS__PS EQU CYREG_PRT0_PS
CapSense_1_PortCH0__LinearSlider0_e16__LS__SHIFT EQU 2
CapSense_1_PortCH0__LinearSlider0_e16__LS__SLW EQU CYREG_PRT0_SLW
CapSense_1_PortCH0__LinearSlider0_e17__LS__AG EQU CYREG_PRT0_AG
CapSense_1_PortCH0__LinearSlider0_e17__LS__AMUX EQU CYREG_PRT0_AMUX
CapSense_1_PortCH0__LinearSlider0_e17__LS__BIE EQU CYREG_PRT0_BIE
CapSense_1_PortCH0__LinearSlider0_e17__LS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_1_PortCH0__LinearSlider0_e17__LS__BYP EQU CYREG_PRT0_BYP
CapSense_1_PortCH0__LinearSlider0_e17__LS__CTL EQU CYREG_PRT0_CTL
CapSense_1_PortCH0__LinearSlider0_e17__LS__DM0 EQU CYREG_PRT0_DM0
CapSense_1_PortCH0__LinearSlider0_e17__LS__DM1 EQU CYREG_PRT0_DM1
CapSense_1_PortCH0__LinearSlider0_e17__LS__DM2 EQU CYREG_PRT0_DM2
CapSense_1_PortCH0__LinearSlider0_e17__LS__DR EQU CYREG_PRT0_DR
CapSense_1_PortCH0__LinearSlider0_e17__LS__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_1_PortCH0__LinearSlider0_e17__LS__INTTYPE EQU CYREG_PICU0_INTTYPE3
CapSense_1_PortCH0__LinearSlider0_e17__LS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_1_PortCH0__LinearSlider0_e17__LS__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_1_PortCH0__LinearSlider0_e17__LS__MASK EQU 0x08
CapSense_1_PortCH0__LinearSlider0_e17__LS__PC EQU CYREG_PRT0_PC3
CapSense_1_PortCH0__LinearSlider0_e17__LS__PORT EQU 0
CapSense_1_PortCH0__LinearSlider0_e17__LS__PRT EQU CYREG_PRT0_PRT
CapSense_1_PortCH0__LinearSlider0_e17__LS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_1_PortCH0__LinearSlider0_e17__LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_1_PortCH0__LinearSlider0_e17__LS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_1_PortCH0__LinearSlider0_e17__LS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_1_PortCH0__LinearSlider0_e17__LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_1_PortCH0__LinearSlider0_e17__LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_1_PortCH0__LinearSlider0_e17__LS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_1_PortCH0__LinearSlider0_e17__LS__PS EQU CYREG_PRT0_PS
CapSense_1_PortCH0__LinearSlider0_e17__LS__SHIFT EQU 3
CapSense_1_PortCH0__LinearSlider0_e17__LS__SLW EQU CYREG_PRT0_SLW
CapSense_1_PortCH0__LinearSlider0_e18__LS__AG EQU CYREG_PRT0_AG
CapSense_1_PortCH0__LinearSlider0_e18__LS__AMUX EQU CYREG_PRT0_AMUX
CapSense_1_PortCH0__LinearSlider0_e18__LS__BIE EQU CYREG_PRT0_BIE
CapSense_1_PortCH0__LinearSlider0_e18__LS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_1_PortCH0__LinearSlider0_e18__LS__BYP EQU CYREG_PRT0_BYP
CapSense_1_PortCH0__LinearSlider0_e18__LS__CTL EQU CYREG_PRT0_CTL
CapSense_1_PortCH0__LinearSlider0_e18__LS__DM0 EQU CYREG_PRT0_DM0
CapSense_1_PortCH0__LinearSlider0_e18__LS__DM1 EQU CYREG_PRT0_DM1
CapSense_1_PortCH0__LinearSlider0_e18__LS__DM2 EQU CYREG_PRT0_DM2
CapSense_1_PortCH0__LinearSlider0_e18__LS__DR EQU CYREG_PRT0_DR
CapSense_1_PortCH0__LinearSlider0_e18__LS__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_1_PortCH0__LinearSlider0_e18__LS__INTTYPE EQU CYREG_PICU0_INTTYPE4
CapSense_1_PortCH0__LinearSlider0_e18__LS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_1_PortCH0__LinearSlider0_e18__LS__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_1_PortCH0__LinearSlider0_e18__LS__MASK EQU 0x10
CapSense_1_PortCH0__LinearSlider0_e18__LS__PC EQU CYREG_PRT0_PC4
CapSense_1_PortCH0__LinearSlider0_e18__LS__PORT EQU 0
CapSense_1_PortCH0__LinearSlider0_e18__LS__PRT EQU CYREG_PRT0_PRT
CapSense_1_PortCH0__LinearSlider0_e18__LS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_1_PortCH0__LinearSlider0_e18__LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_1_PortCH0__LinearSlider0_e18__LS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_1_PortCH0__LinearSlider0_e18__LS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_1_PortCH0__LinearSlider0_e18__LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_1_PortCH0__LinearSlider0_e18__LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_1_PortCH0__LinearSlider0_e18__LS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_1_PortCH0__LinearSlider0_e18__LS__PS EQU CYREG_PRT0_PS
CapSense_1_PortCH0__LinearSlider0_e18__LS__SHIFT EQU 4
CapSense_1_PortCH0__LinearSlider0_e18__LS__SLW EQU CYREG_PRT0_SLW
CapSense_1_PortCH0__LinearSlider0_e2__LS__AG EQU CYREG_PRT3_AG
CapSense_1_PortCH0__LinearSlider0_e2__LS__AMUX EQU CYREG_PRT3_AMUX
CapSense_1_PortCH0__LinearSlider0_e2__LS__BIE EQU CYREG_PRT3_BIE
CapSense_1_PortCH0__LinearSlider0_e2__LS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CapSense_1_PortCH0__LinearSlider0_e2__LS__BYP EQU CYREG_PRT3_BYP
CapSense_1_PortCH0__LinearSlider0_e2__LS__CTL EQU CYREG_PRT3_CTL
CapSense_1_PortCH0__LinearSlider0_e2__LS__DM0 EQU CYREG_PRT3_DM0
CapSense_1_PortCH0__LinearSlider0_e2__LS__DM1 EQU CYREG_PRT3_DM1
CapSense_1_PortCH0__LinearSlider0_e2__LS__DM2 EQU CYREG_PRT3_DM2
CapSense_1_PortCH0__LinearSlider0_e2__LS__DR EQU CYREG_PRT3_DR
CapSense_1_PortCH0__LinearSlider0_e2__LS__INP_DIS EQU CYREG_PRT3_INP_DIS
CapSense_1_PortCH0__LinearSlider0_e2__LS__INTTYPE EQU CYREG_PICU3_INTTYPE2
CapSense_1_PortCH0__LinearSlider0_e2__LS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CapSense_1_PortCH0__LinearSlider0_e2__LS__LCD_EN EQU CYREG_PRT3_LCD_EN
CapSense_1_PortCH0__LinearSlider0_e2__LS__MASK EQU 0x04
CapSense_1_PortCH0__LinearSlider0_e2__LS__PC EQU CYREG_PRT3_PC2
CapSense_1_PortCH0__LinearSlider0_e2__LS__PORT EQU 3
CapSense_1_PortCH0__LinearSlider0_e2__LS__PRT EQU CYREG_PRT3_PRT
CapSense_1_PortCH0__LinearSlider0_e2__LS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CapSense_1_PortCH0__LinearSlider0_e2__LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CapSense_1_PortCH0__LinearSlider0_e2__LS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CapSense_1_PortCH0__LinearSlider0_e2__LS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CapSense_1_PortCH0__LinearSlider0_e2__LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CapSense_1_PortCH0__LinearSlider0_e2__LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CapSense_1_PortCH0__LinearSlider0_e2__LS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CapSense_1_PortCH0__LinearSlider0_e2__LS__PS EQU CYREG_PRT3_PS
CapSense_1_PortCH0__LinearSlider0_e2__LS__SHIFT EQU 2
CapSense_1_PortCH0__LinearSlider0_e2__LS__SLW EQU CYREG_PRT3_SLW
CapSense_1_PortCH0__LinearSlider0_e3__LS__AG EQU CYREG_PRT3_AG
CapSense_1_PortCH0__LinearSlider0_e3__LS__AMUX EQU CYREG_PRT3_AMUX
CapSense_1_PortCH0__LinearSlider0_e3__LS__BIE EQU CYREG_PRT3_BIE
CapSense_1_PortCH0__LinearSlider0_e3__LS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CapSense_1_PortCH0__LinearSlider0_e3__LS__BYP EQU CYREG_PRT3_BYP
CapSense_1_PortCH0__LinearSlider0_e3__LS__CTL EQU CYREG_PRT3_CTL
CapSense_1_PortCH0__LinearSlider0_e3__LS__DM0 EQU CYREG_PRT3_DM0
CapSense_1_PortCH0__LinearSlider0_e3__LS__DM1 EQU CYREG_PRT3_DM1
CapSense_1_PortCH0__LinearSlider0_e3__LS__DM2 EQU CYREG_PRT3_DM2
CapSense_1_PortCH0__LinearSlider0_e3__LS__DR EQU CYREG_PRT3_DR
CapSense_1_PortCH0__LinearSlider0_e3__LS__INP_DIS EQU CYREG_PRT3_INP_DIS
CapSense_1_PortCH0__LinearSlider0_e3__LS__INTTYPE EQU CYREG_PICU3_INTTYPE3
CapSense_1_PortCH0__LinearSlider0_e3__LS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CapSense_1_PortCH0__LinearSlider0_e3__LS__LCD_EN EQU CYREG_PRT3_LCD_EN
CapSense_1_PortCH0__LinearSlider0_e3__LS__MASK EQU 0x08
CapSense_1_PortCH0__LinearSlider0_e3__LS__PC EQU CYREG_PRT3_PC3
CapSense_1_PortCH0__LinearSlider0_e3__LS__PORT EQU 3
CapSense_1_PortCH0__LinearSlider0_e3__LS__PRT EQU CYREG_PRT3_PRT
CapSense_1_PortCH0__LinearSlider0_e3__LS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CapSense_1_PortCH0__LinearSlider0_e3__LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CapSense_1_PortCH0__LinearSlider0_e3__LS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CapSense_1_PortCH0__LinearSlider0_e3__LS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CapSense_1_PortCH0__LinearSlider0_e3__LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CapSense_1_PortCH0__LinearSlider0_e3__LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CapSense_1_PortCH0__LinearSlider0_e3__LS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CapSense_1_PortCH0__LinearSlider0_e3__LS__PS EQU CYREG_PRT3_PS
CapSense_1_PortCH0__LinearSlider0_e3__LS__SHIFT EQU 3
CapSense_1_PortCH0__LinearSlider0_e3__LS__SLW EQU CYREG_PRT3_SLW
CapSense_1_PortCH0__LinearSlider0_e4__LS__AG EQU CYREG_PRT3_AG
CapSense_1_PortCH0__LinearSlider0_e4__LS__AMUX EQU CYREG_PRT3_AMUX
CapSense_1_PortCH0__LinearSlider0_e4__LS__BIE EQU CYREG_PRT3_BIE
CapSense_1_PortCH0__LinearSlider0_e4__LS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CapSense_1_PortCH0__LinearSlider0_e4__LS__BYP EQU CYREG_PRT3_BYP
CapSense_1_PortCH0__LinearSlider0_e4__LS__CTL EQU CYREG_PRT3_CTL
CapSense_1_PortCH0__LinearSlider0_e4__LS__DM0 EQU CYREG_PRT3_DM0
CapSense_1_PortCH0__LinearSlider0_e4__LS__DM1 EQU CYREG_PRT3_DM1
CapSense_1_PortCH0__LinearSlider0_e4__LS__DM2 EQU CYREG_PRT3_DM2
CapSense_1_PortCH0__LinearSlider0_e4__LS__DR EQU CYREG_PRT3_DR
CapSense_1_PortCH0__LinearSlider0_e4__LS__INP_DIS EQU CYREG_PRT3_INP_DIS
CapSense_1_PortCH0__LinearSlider0_e4__LS__INTTYPE EQU CYREG_PICU3_INTTYPE4
CapSense_1_PortCH0__LinearSlider0_e4__LS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CapSense_1_PortCH0__LinearSlider0_e4__LS__LCD_EN EQU CYREG_PRT3_LCD_EN
CapSense_1_PortCH0__LinearSlider0_e4__LS__MASK EQU 0x10
CapSense_1_PortCH0__LinearSlider0_e4__LS__PC EQU CYREG_PRT3_PC4
CapSense_1_PortCH0__LinearSlider0_e4__LS__PORT EQU 3
CapSense_1_PortCH0__LinearSlider0_e4__LS__PRT EQU CYREG_PRT3_PRT
CapSense_1_PortCH0__LinearSlider0_e4__LS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CapSense_1_PortCH0__LinearSlider0_e4__LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CapSense_1_PortCH0__LinearSlider0_e4__LS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CapSense_1_PortCH0__LinearSlider0_e4__LS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CapSense_1_PortCH0__LinearSlider0_e4__LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CapSense_1_PortCH0__LinearSlider0_e4__LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CapSense_1_PortCH0__LinearSlider0_e4__LS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CapSense_1_PortCH0__LinearSlider0_e4__LS__PS EQU CYREG_PRT3_PS
CapSense_1_PortCH0__LinearSlider0_e4__LS__SHIFT EQU 4
CapSense_1_PortCH0__LinearSlider0_e4__LS__SLW EQU CYREG_PRT3_SLW
CapSense_1_PortCH0__LinearSlider0_e5__LS__AG EQU CYREG_PRT3_AG
CapSense_1_PortCH0__LinearSlider0_e5__LS__AMUX EQU CYREG_PRT3_AMUX
CapSense_1_PortCH0__LinearSlider0_e5__LS__BIE EQU CYREG_PRT3_BIE
CapSense_1_PortCH0__LinearSlider0_e5__LS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CapSense_1_PortCH0__LinearSlider0_e5__LS__BYP EQU CYREG_PRT3_BYP
CapSense_1_PortCH0__LinearSlider0_e5__LS__CTL EQU CYREG_PRT3_CTL
CapSense_1_PortCH0__LinearSlider0_e5__LS__DM0 EQU CYREG_PRT3_DM0
CapSense_1_PortCH0__LinearSlider0_e5__LS__DM1 EQU CYREG_PRT3_DM1
CapSense_1_PortCH0__LinearSlider0_e5__LS__DM2 EQU CYREG_PRT3_DM2
CapSense_1_PortCH0__LinearSlider0_e5__LS__DR EQU CYREG_PRT3_DR
CapSense_1_PortCH0__LinearSlider0_e5__LS__INP_DIS EQU CYREG_PRT3_INP_DIS
CapSense_1_PortCH0__LinearSlider0_e5__LS__INTTYPE EQU CYREG_PICU3_INTTYPE5
CapSense_1_PortCH0__LinearSlider0_e5__LS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CapSense_1_PortCH0__LinearSlider0_e5__LS__LCD_EN EQU CYREG_PRT3_LCD_EN
CapSense_1_PortCH0__LinearSlider0_e5__LS__MASK EQU 0x20
CapSense_1_PortCH0__LinearSlider0_e5__LS__PC EQU CYREG_PRT3_PC5
CapSense_1_PortCH0__LinearSlider0_e5__LS__PORT EQU 3
CapSense_1_PortCH0__LinearSlider0_e5__LS__PRT EQU CYREG_PRT3_PRT
CapSense_1_PortCH0__LinearSlider0_e5__LS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CapSense_1_PortCH0__LinearSlider0_e5__LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CapSense_1_PortCH0__LinearSlider0_e5__LS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CapSense_1_PortCH0__LinearSlider0_e5__LS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CapSense_1_PortCH0__LinearSlider0_e5__LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CapSense_1_PortCH0__LinearSlider0_e5__LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CapSense_1_PortCH0__LinearSlider0_e5__LS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CapSense_1_PortCH0__LinearSlider0_e5__LS__PS EQU CYREG_PRT3_PS
CapSense_1_PortCH0__LinearSlider0_e5__LS__SHIFT EQU 5
CapSense_1_PortCH0__LinearSlider0_e5__LS__SLW EQU CYREG_PRT3_SLW
CapSense_1_PortCH0__LinearSlider0_e6__LS__AG EQU CYREG_PRT3_AG
CapSense_1_PortCH0__LinearSlider0_e6__LS__AMUX EQU CYREG_PRT3_AMUX
CapSense_1_PortCH0__LinearSlider0_e6__LS__BIE EQU CYREG_PRT3_BIE
CapSense_1_PortCH0__LinearSlider0_e6__LS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CapSense_1_PortCH0__LinearSlider0_e6__LS__BYP EQU CYREG_PRT3_BYP
CapSense_1_PortCH0__LinearSlider0_e6__LS__CTL EQU CYREG_PRT3_CTL
CapSense_1_PortCH0__LinearSlider0_e6__LS__DM0 EQU CYREG_PRT3_DM0
CapSense_1_PortCH0__LinearSlider0_e6__LS__DM1 EQU CYREG_PRT3_DM1
CapSense_1_PortCH0__LinearSlider0_e6__LS__DM2 EQU CYREG_PRT3_DM2
CapSense_1_PortCH0__LinearSlider0_e6__LS__DR EQU CYREG_PRT3_DR
CapSense_1_PortCH0__LinearSlider0_e6__LS__INP_DIS EQU CYREG_PRT3_INP_DIS
CapSense_1_PortCH0__LinearSlider0_e6__LS__INTTYPE EQU CYREG_PICU3_INTTYPE6
CapSense_1_PortCH0__LinearSlider0_e6__LS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CapSense_1_PortCH0__LinearSlider0_e6__LS__LCD_EN EQU CYREG_PRT3_LCD_EN
CapSense_1_PortCH0__LinearSlider0_e6__LS__MASK EQU 0x40
CapSense_1_PortCH0__LinearSlider0_e6__LS__PC EQU CYREG_PRT3_PC6
CapSense_1_PortCH0__LinearSlider0_e6__LS__PORT EQU 3
CapSense_1_PortCH0__LinearSlider0_e6__LS__PRT EQU CYREG_PRT3_PRT
CapSense_1_PortCH0__LinearSlider0_e6__LS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CapSense_1_PortCH0__LinearSlider0_e6__LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CapSense_1_PortCH0__LinearSlider0_e6__LS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CapSense_1_PortCH0__LinearSlider0_e6__LS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CapSense_1_PortCH0__LinearSlider0_e6__LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CapSense_1_PortCH0__LinearSlider0_e6__LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CapSense_1_PortCH0__LinearSlider0_e6__LS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CapSense_1_PortCH0__LinearSlider0_e6__LS__PS EQU CYREG_PRT3_PS
CapSense_1_PortCH0__LinearSlider0_e6__LS__SHIFT EQU 6
CapSense_1_PortCH0__LinearSlider0_e6__LS__SLW EQU CYREG_PRT3_SLW
CapSense_1_PortCH0__LinearSlider0_e7__LS__AG EQU CYREG_PRT3_AG
CapSense_1_PortCH0__LinearSlider0_e7__LS__AMUX EQU CYREG_PRT3_AMUX
CapSense_1_PortCH0__LinearSlider0_e7__LS__BIE EQU CYREG_PRT3_BIE
CapSense_1_PortCH0__LinearSlider0_e7__LS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CapSense_1_PortCH0__LinearSlider0_e7__LS__BYP EQU CYREG_PRT3_BYP
CapSense_1_PortCH0__LinearSlider0_e7__LS__CTL EQU CYREG_PRT3_CTL
CapSense_1_PortCH0__LinearSlider0_e7__LS__DM0 EQU CYREG_PRT3_DM0
CapSense_1_PortCH0__LinearSlider0_e7__LS__DM1 EQU CYREG_PRT3_DM1
CapSense_1_PortCH0__LinearSlider0_e7__LS__DM2 EQU CYREG_PRT3_DM2
CapSense_1_PortCH0__LinearSlider0_e7__LS__DR EQU CYREG_PRT3_DR
CapSense_1_PortCH0__LinearSlider0_e7__LS__INP_DIS EQU CYREG_PRT3_INP_DIS
CapSense_1_PortCH0__LinearSlider0_e7__LS__INTTYPE EQU CYREG_PICU3_INTTYPE7
CapSense_1_PortCH0__LinearSlider0_e7__LS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CapSense_1_PortCH0__LinearSlider0_e7__LS__LCD_EN EQU CYREG_PRT3_LCD_EN
CapSense_1_PortCH0__LinearSlider0_e7__LS__MASK EQU 0x80
CapSense_1_PortCH0__LinearSlider0_e7__LS__PC EQU CYREG_PRT3_PC7
CapSense_1_PortCH0__LinearSlider0_e7__LS__PORT EQU 3
CapSense_1_PortCH0__LinearSlider0_e7__LS__PRT EQU CYREG_PRT3_PRT
CapSense_1_PortCH0__LinearSlider0_e7__LS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CapSense_1_PortCH0__LinearSlider0_e7__LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CapSense_1_PortCH0__LinearSlider0_e7__LS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CapSense_1_PortCH0__LinearSlider0_e7__LS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CapSense_1_PortCH0__LinearSlider0_e7__LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CapSense_1_PortCH0__LinearSlider0_e7__LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CapSense_1_PortCH0__LinearSlider0_e7__LS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CapSense_1_PortCH0__LinearSlider0_e7__LS__PS EQU CYREG_PRT3_PS
CapSense_1_PortCH0__LinearSlider0_e7__LS__SHIFT EQU 7
CapSense_1_PortCH0__LinearSlider0_e7__LS__SLW EQU CYREG_PRT3_SLW
CapSense_1_PortCH0__LinearSlider0_e8__LS__AG EQU CYREG_PRT15_AG
CapSense_1_PortCH0__LinearSlider0_e8__LS__AMUX EQU CYREG_PRT15_AMUX
CapSense_1_PortCH0__LinearSlider0_e8__LS__BIE EQU CYREG_PRT15_BIE
CapSense_1_PortCH0__LinearSlider0_e8__LS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CapSense_1_PortCH0__LinearSlider0_e8__LS__BYP EQU CYREG_PRT15_BYP
CapSense_1_PortCH0__LinearSlider0_e8__LS__CTL EQU CYREG_PRT15_CTL
CapSense_1_PortCH0__LinearSlider0_e8__LS__DM0 EQU CYREG_PRT15_DM0
CapSense_1_PortCH0__LinearSlider0_e8__LS__DM1 EQU CYREG_PRT15_DM1
CapSense_1_PortCH0__LinearSlider0_e8__LS__DM2 EQU CYREG_PRT15_DM2
CapSense_1_PortCH0__LinearSlider0_e8__LS__DR EQU CYREG_PRT15_DR
CapSense_1_PortCH0__LinearSlider0_e8__LS__INP_DIS EQU CYREG_PRT15_INP_DIS
CapSense_1_PortCH0__LinearSlider0_e8__LS__INTTYPE EQU CYREG_PICU15_INTTYPE0
CapSense_1_PortCH0__LinearSlider0_e8__LS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CapSense_1_PortCH0__LinearSlider0_e8__LS__LCD_EN EQU CYREG_PRT15_LCD_EN
CapSense_1_PortCH0__LinearSlider0_e8__LS__MASK EQU 0x01
CapSense_1_PortCH0__LinearSlider0_e8__LS__PC EQU CYREG_IO_PC_PRT15_PC0
CapSense_1_PortCH0__LinearSlider0_e8__LS__PORT EQU 15
CapSense_1_PortCH0__LinearSlider0_e8__LS__PRT EQU CYREG_PRT15_PRT
CapSense_1_PortCH0__LinearSlider0_e8__LS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CapSense_1_PortCH0__LinearSlider0_e8__LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CapSense_1_PortCH0__LinearSlider0_e8__LS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CapSense_1_PortCH0__LinearSlider0_e8__LS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CapSense_1_PortCH0__LinearSlider0_e8__LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CapSense_1_PortCH0__LinearSlider0_e8__LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CapSense_1_PortCH0__LinearSlider0_e8__LS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CapSense_1_PortCH0__LinearSlider0_e8__LS__PS EQU CYREG_PRT15_PS
CapSense_1_PortCH0__LinearSlider0_e8__LS__SHIFT EQU 0
CapSense_1_PortCH0__LinearSlider0_e8__LS__SLW EQU CYREG_PRT15_SLW
CapSense_1_PortCH0__LinearSlider0_e9__LS__AG EQU CYREG_PRT15_AG
CapSense_1_PortCH0__LinearSlider0_e9__LS__AMUX EQU CYREG_PRT15_AMUX
CapSense_1_PortCH0__LinearSlider0_e9__LS__BIE EQU CYREG_PRT15_BIE
CapSense_1_PortCH0__LinearSlider0_e9__LS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CapSense_1_PortCH0__LinearSlider0_e9__LS__BYP EQU CYREG_PRT15_BYP
CapSense_1_PortCH0__LinearSlider0_e9__LS__CTL EQU CYREG_PRT15_CTL
CapSense_1_PortCH0__LinearSlider0_e9__LS__DM0 EQU CYREG_PRT15_DM0
CapSense_1_PortCH0__LinearSlider0_e9__LS__DM1 EQU CYREG_PRT15_DM1
CapSense_1_PortCH0__LinearSlider0_e9__LS__DM2 EQU CYREG_PRT15_DM2
CapSense_1_PortCH0__LinearSlider0_e9__LS__DR EQU CYREG_PRT15_DR
CapSense_1_PortCH0__LinearSlider0_e9__LS__INP_DIS EQU CYREG_PRT15_INP_DIS
CapSense_1_PortCH0__LinearSlider0_e9__LS__INTTYPE EQU CYREG_PICU15_INTTYPE1
CapSense_1_PortCH0__LinearSlider0_e9__LS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CapSense_1_PortCH0__LinearSlider0_e9__LS__LCD_EN EQU CYREG_PRT15_LCD_EN
CapSense_1_PortCH0__LinearSlider0_e9__LS__MASK EQU 0x02
CapSense_1_PortCH0__LinearSlider0_e9__LS__PC EQU CYREG_IO_PC_PRT15_PC1
CapSense_1_PortCH0__LinearSlider0_e9__LS__PORT EQU 15
CapSense_1_PortCH0__LinearSlider0_e9__LS__PRT EQU CYREG_PRT15_PRT
CapSense_1_PortCH0__LinearSlider0_e9__LS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CapSense_1_PortCH0__LinearSlider0_e9__LS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CapSense_1_PortCH0__LinearSlider0_e9__LS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CapSense_1_PortCH0__LinearSlider0_e9__LS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CapSense_1_PortCH0__LinearSlider0_e9__LS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CapSense_1_PortCH0__LinearSlider0_e9__LS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CapSense_1_PortCH0__LinearSlider0_e9__LS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CapSense_1_PortCH0__LinearSlider0_e9__LS__PS EQU CYREG_PRT15_PS
CapSense_1_PortCH0__LinearSlider0_e9__LS__SHIFT EQU 1
CapSense_1_PortCH0__LinearSlider0_e9__LS__SLW EQU CYREG_PRT15_SLW

/* Funk_RX_interrupt */
Funk_RX_interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Funk_RX_interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Funk_RX_interrupt__INTC_MASK EQU 0x01
Funk_RX_interrupt__INTC_NUMBER EQU 0
Funk_RX_interrupt__INTC_PRIOR_NUM EQU 7
Funk_RX_interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Funk_RX_interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Funk_RX_interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 33000000
BCLK__BUS_CLK__KHZ EQU 33000
BCLK__BUS_CLK__MHZ EQU 33
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
