module top_module(
    output reg zero);

    assign zero = 0;

endmodule
