
SG90_Testing_Model-01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ec4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08001fd0  08001fd0  00011fd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002054  08002054  00012054  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002058  08002058  00012058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  0800205c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000024  20000014  08002070  00020014  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  20000038  08002070  00020038  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
  9 .debug_info   00007bab  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001904  00000000  00000000  00027be8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a18  00000000  00000000  000294f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000920  00000000  00000000  00029f08  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00003b49  00000000  00000000  0002a828  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002e87  00000000  00000000  0002e371  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000311f8  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000029ec  00000000  00000000  00031274  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00033c60  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000014 	.word	0x20000014
 8000128:	00000000 	.word	0x00000000
 800012c:	08001fb8 	.word	0x08001fb8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000018 	.word	0x20000018
 8000148:	08001fb8 	.word	0x08001fb8

0800014c <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000154:	4a05      	ldr	r2, [pc, #20]	; (800016c <NVIC_PriorityGroupConfig+0x20>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800015c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000160:	60d3      	str	r3, [r2, #12]
}
 8000162:	bf00      	nop
 8000164:	370c      	adds	r7, #12
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr
 800016c:	e000ed00 	.word	0xe000ed00

08000170 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000170:	b480      	push	{r7}
 8000172:	b087      	sub	sp, #28
 8000174:	af00      	add	r7, sp, #0
 8000176:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000178:	2300      	movs	r3, #0
 800017a:	617b      	str	r3, [r7, #20]
 800017c:	2300      	movs	r3, #0
 800017e:	613b      	str	r3, [r7, #16]
 8000180:	230f      	movs	r3, #15
 8000182:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000184:	687b      	ldr	r3, [r7, #4]
 8000186:	78db      	ldrb	r3, [r3, #3]
 8000188:	2b00      	cmp	r3, #0
 800018a:	d03a      	beq.n	8000202 <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800018c:	4b27      	ldr	r3, [pc, #156]	; (800022c <NVIC_Init+0xbc>)
 800018e:	68db      	ldr	r3, [r3, #12]
 8000190:	43db      	mvns	r3, r3
 8000192:	0a1b      	lsrs	r3, r3, #8
 8000194:	f003 0307 	and.w	r3, r3, #7
 8000198:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 800019a:	697b      	ldr	r3, [r7, #20]
 800019c:	f1c3 0304 	rsb	r3, r3, #4
 80001a0:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 80001a2:	68fa      	ldr	r2, [r7, #12]
 80001a4:	697b      	ldr	r3, [r7, #20]
 80001a6:	fa22 f303 	lsr.w	r3, r2, r3
 80001aa:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80001ac:	687b      	ldr	r3, [r7, #4]
 80001ae:	785b      	ldrb	r3, [r3, #1]
 80001b0:	461a      	mov	r2, r3
 80001b2:	693b      	ldr	r3, [r7, #16]
 80001b4:	fa02 f303 	lsl.w	r3, r2, r3
 80001b8:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	789b      	ldrb	r3, [r3, #2]
 80001be:	461a      	mov	r2, r3
 80001c0:	68fb      	ldr	r3, [r7, #12]
 80001c2:	4013      	ands	r3, r2
 80001c4:	697a      	ldr	r2, [r7, #20]
 80001c6:	4313      	orrs	r3, r2
 80001c8:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 80001ca:	697b      	ldr	r3, [r7, #20]
 80001cc:	011b      	lsls	r3, r3, #4
 80001ce:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80001d0:	4a17      	ldr	r2, [pc, #92]	; (8000230 <NVIC_Init+0xc0>)
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	781b      	ldrb	r3, [r3, #0]
 80001d6:	6979      	ldr	r1, [r7, #20]
 80001d8:	b2c9      	uxtb	r1, r1
 80001da:	4413      	add	r3, r2
 80001dc:	460a      	mov	r2, r1
 80001de:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001e2:	4a13      	ldr	r2, [pc, #76]	; (8000230 <NVIC_Init+0xc0>)
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	781b      	ldrb	r3, [r3, #0]
 80001e8:	095b      	lsrs	r3, r3, #5
 80001ea:	b2db      	uxtb	r3, r3
 80001ec:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	781b      	ldrb	r3, [r3, #0]
 80001f2:	f003 031f 	and.w	r3, r3, #31
 80001f6:	2101      	movs	r1, #1
 80001f8:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001fc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000200:	e00f      	b.n	8000222 <NVIC_Init+0xb2>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000202:	490b      	ldr	r1, [pc, #44]	; (8000230 <NVIC_Init+0xc0>)
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	781b      	ldrb	r3, [r3, #0]
 8000208:	095b      	lsrs	r3, r3, #5
 800020a:	b2db      	uxtb	r3, r3
 800020c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	781b      	ldrb	r3, [r3, #0]
 8000212:	f003 031f 	and.w	r3, r3, #31
 8000216:	2201      	movs	r2, #1
 8000218:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800021a:	f100 0320 	add.w	r3, r0, #32
 800021e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000222:	bf00      	nop
 8000224:	371c      	adds	r7, #28
 8000226:	46bd      	mov	sp, r7
 8000228:	bc80      	pop	{r7}
 800022a:	4770      	bx	lr
 800022c:	e000ed00 	.word	0xe000ed00
 8000230:	e000e100 	.word	0xe000e100

08000234 <ADC_DeInit>:
  * @brief  Deinitializes the ADCx peripheral registers to their default reset values.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  if (ADCx == ADC1)
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	4a17      	ldr	r2, [pc, #92]	; (800029c <ADC_DeInit+0x68>)
 8000240:	4293      	cmp	r3, r2
 8000242:	d10a      	bne.n	800025a <ADC_DeInit+0x26>
  {
    /* Enable ADC1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 8000244:	2101      	movs	r1, #1
 8000246:	f44f 7000 	mov.w	r0, #512	; 0x200
 800024a:	f000 fccd 	bl	8000be8 <RCC_APB2PeriphResetCmd>
    /* Release ADC1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 800024e:	2100      	movs	r1, #0
 8000250:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000254:	f000 fcc8 	bl	8000be8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
    }
  }
}
 8000258:	e01c      	b.n	8000294 <ADC_DeInit+0x60>
  else if (ADCx == ADC2)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	4a10      	ldr	r2, [pc, #64]	; (80002a0 <ADC_DeInit+0x6c>)
 800025e:	4293      	cmp	r3, r2
 8000260:	d10a      	bne.n	8000278 <ADC_DeInit+0x44>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 8000262:	2101      	movs	r1, #1
 8000264:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000268:	f000 fcbe 	bl	8000be8 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 800026c:	2100      	movs	r1, #0
 800026e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000272:	f000 fcb9 	bl	8000be8 <RCC_APB2PeriphResetCmd>
}
 8000276:	e00d      	b.n	8000294 <ADC_DeInit+0x60>
    if (ADCx == ADC3)
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	4a0a      	ldr	r2, [pc, #40]	; (80002a4 <ADC_DeInit+0x70>)
 800027c:	4293      	cmp	r3, r2
 800027e:	d109      	bne.n	8000294 <ADC_DeInit+0x60>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 8000280:	2101      	movs	r1, #1
 8000282:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000286:	f000 fcaf 	bl	8000be8 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 800028a:	2100      	movs	r1, #0
 800028c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000290:	f000 fcaa 	bl	8000be8 <RCC_APB2PeriphResetCmd>
}
 8000294:	bf00      	nop
 8000296:	3708      	adds	r7, #8
 8000298:	46bd      	mov	sp, r7
 800029a:	bd80      	pop	{r7, pc}
 800029c:	40012400 	.word	0x40012400
 80002a0:	40012800 	.word	0x40012800
 80002a4:	40013c00 	.word	0x40013c00

080002a8 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80002a8:	b480      	push	{r7}
 80002aa:	b085      	sub	sp, #20
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
 80002b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80002b2:	2300      	movs	r3, #0
 80002b4:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 80002b6:	2300      	movs	r3, #0
 80002b8:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	685b      	ldr	r3, [r3, #4]
 80002be:	60fb      	str	r3, [r7, #12]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80002c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80002ca:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 80002cc:	683b      	ldr	r3, [r7, #0]
 80002ce:	681a      	ldr	r2, [r3, #0]
 80002d0:	683b      	ldr	r3, [r7, #0]
 80002d2:	791b      	ldrb	r3, [r3, #4]
 80002d4:	021b      	lsls	r3, r3, #8
 80002d6:	4313      	orrs	r3, r2
 80002d8:	68fa      	ldr	r2, [r7, #12]
 80002da:	4313      	orrs	r3, r2
 80002dc:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	68fa      	ldr	r2, [r7, #12]
 80002e2:	605a      	str	r2, [r3, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	689b      	ldr	r3, [r3, #8]
 80002e8:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 80002ea:	68fa      	ldr	r2, [r7, #12]
 80002ec:	4b16      	ldr	r3, [pc, #88]	; (8000348 <ADC_Init+0xa0>)
 80002ee:	4013      	ands	r3, r2
 80002f0:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 80002f2:	683b      	ldr	r3, [r7, #0]
 80002f4:	68da      	ldr	r2, [r3, #12]
 80002f6:	683b      	ldr	r3, [r7, #0]
 80002f8:	689b      	ldr	r3, [r3, #8]
 80002fa:	431a      	orrs	r2, r3
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80002fc:	683b      	ldr	r3, [r7, #0]
 80002fe:	795b      	ldrb	r3, [r3, #5]
 8000300:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8000302:	4313      	orrs	r3, r2
 8000304:	68fa      	ldr	r2, [r7, #12]
 8000306:	4313      	orrs	r3, r2
 8000308:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	68fa      	ldr	r2, [r7, #12]
 800030e:	609a      	str	r2, [r3, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000314:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8000316:	68fb      	ldr	r3, [r7, #12]
 8000318:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800031c:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
 800031e:	683b      	ldr	r3, [r7, #0]
 8000320:	7c1b      	ldrb	r3, [r3, #16]
 8000322:	3b01      	subs	r3, #1
 8000324:	b2da      	uxtb	r2, r3
 8000326:	7afb      	ldrb	r3, [r7, #11]
 8000328:	4313      	orrs	r3, r2
 800032a:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
 800032c:	7afb      	ldrb	r3, [r7, #11]
 800032e:	051b      	lsls	r3, r3, #20
 8000330:	68fa      	ldr	r2, [r7, #12]
 8000332:	4313      	orrs	r3, r2
 8000334:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	68fa      	ldr	r2, [r7, #12]
 800033a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800033c:	bf00      	nop
 800033e:	3714      	adds	r7, #20
 8000340:	46bd      	mov	sp, r7
 8000342:	bc80      	pop	{r7}
 8000344:	4770      	bx	lr
 8000346:	bf00      	nop
 8000348:	fff1f7fd 	.word	0xfff1f7fd

0800034c <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 800034c:	b480      	push	{r7}
 800034e:	b083      	sub	sp, #12
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
 8000354:	460b      	mov	r3, r1
 8000356:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000358:	78fb      	ldrb	r3, [r7, #3]
 800035a:	2b00      	cmp	r3, #0
 800035c:	d006      	beq.n	800036c <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	689b      	ldr	r3, [r3, #8]
 8000362:	f043 0201 	orr.w	r2, r3, #1
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
  }
}
 800036a:	e005      	b.n	8000378 <ADC_Cmd+0x2c>
    ADCx->CR2 &= CR2_ADON_Reset;
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	689b      	ldr	r3, [r3, #8]
 8000370:	f023 0201 	bic.w	r2, r3, #1
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	609a      	str	r2, [r3, #8]
}
 8000378:	bf00      	nop
 800037a:	370c      	adds	r7, #12
 800037c:	46bd      	mov	sp, r7
 800037e:	bc80      	pop	{r7}
 8000380:	4770      	bx	lr

08000382 <ADC_ResetCalibration>:
  * @brief  Resets the selected ADC calibration registers.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
 8000382:	b480      	push	{r7}
 8000384:	b083      	sub	sp, #12
 8000386:	af00      	add	r7, sp, #0
 8000388:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibration registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	689b      	ldr	r3, [r3, #8]
 800038e:	f043 0208 	orr.w	r2, r3, #8
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	609a      	str	r2, [r3, #8]
}
 8000396:	bf00      	nop
 8000398:	370c      	adds	r7, #12
 800039a:	46bd      	mov	sp, r7
 800039c:	bc80      	pop	{r7}
 800039e:	4770      	bx	lr

080003a0 <ADC_GetResetCalibrationStatus>:
  * @brief  Gets the selected ADC reset calibration registers status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC reset calibration registers (SET or RESET).
  */
FlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx)
{
 80003a0:	b480      	push	{r7}
 80003a2:	b085      	sub	sp, #20
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80003a8:	2300      	movs	r3, #0
 80003aa:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	689b      	ldr	r3, [r3, #8]
 80003b0:	f003 0308 	and.w	r3, r3, #8
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d002      	beq.n	80003be <ADC_GetResetCalibrationStatus+0x1e>
  {
    /* RSTCAL bit is set */
    bitstatus = SET;
 80003b8:	2301      	movs	r3, #1
 80003ba:	73fb      	strb	r3, [r7, #15]
 80003bc:	e001      	b.n	80003c2 <ADC_GetResetCalibrationStatus+0x22>
  }
  else
  {
    /* RSTCAL bit is reset */
    bitstatus = RESET;
 80003be:	2300      	movs	r3, #0
 80003c0:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
 80003c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80003c4:	4618      	mov	r0, r3
 80003c6:	3714      	adds	r7, #20
 80003c8:	46bd      	mov	sp, r7
 80003ca:	bc80      	pop	{r7}
 80003cc:	4770      	bx	lr

080003ce <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
 80003ce:	b480      	push	{r7}
 80003d0:	b083      	sub	sp, #12
 80003d2:	af00      	add	r7, sp, #0
 80003d4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	689b      	ldr	r3, [r3, #8]
 80003da:	f043 0204 	orr.w	r2, r3, #4
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	609a      	str	r2, [r3, #8]
}
 80003e2:	bf00      	nop
 80003e4:	370c      	adds	r7, #12
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bc80      	pop	{r7}
 80003ea:	4770      	bx	lr

080003ec <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
 80003ec:	b480      	push	{r7}
 80003ee:	b085      	sub	sp, #20
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80003f4:	2300      	movs	r3, #0
 80003f6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	689b      	ldr	r3, [r3, #8]
 80003fc:	f003 0304 	and.w	r3, r3, #4
 8000400:	2b00      	cmp	r3, #0
 8000402:	d002      	beq.n	800040a <ADC_GetCalibrationStatus+0x1e>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
 8000404:	2301      	movs	r3, #1
 8000406:	73fb      	strb	r3, [r7, #15]
 8000408:	e001      	b.n	800040e <ADC_GetCalibrationStatus+0x22>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
 800040a:	2300      	movs	r3, #0
 800040c:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
 800040e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000410:	4618      	mov	r0, r3
 8000412:	3714      	adds	r7, #20
 8000414:	46bd      	mov	sp, r7
 8000416:	bc80      	pop	{r7}
 8000418:	4770      	bx	lr

0800041a <ADC_SoftwareStartConvCmd>:
  * @param  NewState: new state of the selected ADC software start conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 800041a:	b480      	push	{r7}
 800041c:	b083      	sub	sp, #12
 800041e:	af00      	add	r7, sp, #0
 8000420:	6078      	str	r0, [r7, #4]
 8000422:	460b      	mov	r3, r1
 8000424:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000426:	78fb      	ldrb	r3, [r7, #3]
 8000428:	2b00      	cmp	r3, #0
 800042a:	d006      	beq.n	800043a <ADC_SoftwareStartConvCmd+0x20>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	689b      	ldr	r3, [r3, #8]
 8000430:	f443 02a0 	orr.w	r2, r3, #5242880	; 0x500000
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	609a      	str	r2, [r3, #8]
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
  }
}
 8000438:	e005      	b.n	8000446 <ADC_SoftwareStartConvCmd+0x2c>
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	689b      	ldr	r3, [r3, #8]
 800043e:	f423 02a0 	bic.w	r2, r3, #5242880	; 0x500000
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	609a      	str	r2, [r3, #8]
}
 8000446:	bf00      	nop
 8000448:	370c      	adds	r7, #12
 800044a:	46bd      	mov	sp, r7
 800044c:	bc80      	pop	{r7}
 800044e:	4770      	bx	lr

08000450 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000450:	b480      	push	{r7}
 8000452:	b085      	sub	sp, #20
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
 8000458:	4608      	mov	r0, r1
 800045a:	4611      	mov	r1, r2
 800045c:	461a      	mov	r2, r3
 800045e:	4603      	mov	r3, r0
 8000460:	70fb      	strb	r3, [r7, #3]
 8000462:	460b      	mov	r3, r1
 8000464:	70bb      	strb	r3, [r7, #2]
 8000466:	4613      	mov	r3, r2
 8000468:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800046a:	2300      	movs	r3, #0
 800046c:	60fb      	str	r3, [r7, #12]
 800046e:	2300      	movs	r3, #0
 8000470:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000472:	78fb      	ldrb	r3, [r7, #3]
 8000474:	2b09      	cmp	r3, #9
 8000476:	d923      	bls.n	80004c0 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	68db      	ldr	r3, [r3, #12]
 800047c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 800047e:	78fb      	ldrb	r3, [r7, #3]
 8000480:	f1a3 020a 	sub.w	r2, r3, #10
 8000484:	4613      	mov	r3, r2
 8000486:	005b      	lsls	r3, r3, #1
 8000488:	4413      	add	r3, r2
 800048a:	2207      	movs	r2, #7
 800048c:	fa02 f303 	lsl.w	r3, r2, r3
 8000490:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8000492:	68bb      	ldr	r3, [r7, #8]
 8000494:	43db      	mvns	r3, r3
 8000496:	68fa      	ldr	r2, [r7, #12]
 8000498:	4013      	ands	r3, r2
 800049a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 800049c:	7879      	ldrb	r1, [r7, #1]
 800049e:	78fb      	ldrb	r3, [r7, #3]
 80004a0:	f1a3 020a 	sub.w	r2, r3, #10
 80004a4:	4613      	mov	r3, r2
 80004a6:	005b      	lsls	r3, r3, #1
 80004a8:	4413      	add	r3, r2
 80004aa:	fa01 f303 	lsl.w	r3, r1, r3
 80004ae:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 80004b0:	68fa      	ldr	r2, [r7, #12]
 80004b2:	68bb      	ldr	r3, [r7, #8]
 80004b4:	4313      	orrs	r3, r2
 80004b6:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	68fa      	ldr	r2, [r7, #12]
 80004bc:	60da      	str	r2, [r3, #12]
 80004be:	e01e      	b.n	80004fe <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	691b      	ldr	r3, [r3, #16]
 80004c4:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 80004c6:	78fa      	ldrb	r2, [r7, #3]
 80004c8:	4613      	mov	r3, r2
 80004ca:	005b      	lsls	r3, r3, #1
 80004cc:	4413      	add	r3, r2
 80004ce:	2207      	movs	r2, #7
 80004d0:	fa02 f303 	lsl.w	r3, r2, r3
 80004d4:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 80004d6:	68bb      	ldr	r3, [r7, #8]
 80004d8:	43db      	mvns	r3, r3
 80004da:	68fa      	ldr	r2, [r7, #12]
 80004dc:	4013      	ands	r3, r2
 80004de:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80004e0:	7879      	ldrb	r1, [r7, #1]
 80004e2:	78fa      	ldrb	r2, [r7, #3]
 80004e4:	4613      	mov	r3, r2
 80004e6:	005b      	lsls	r3, r3, #1
 80004e8:	4413      	add	r3, r2
 80004ea:	fa01 f303 	lsl.w	r3, r1, r3
 80004ee:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 80004f0:	68fa      	ldr	r2, [r7, #12]
 80004f2:	68bb      	ldr	r3, [r7, #8]
 80004f4:	4313      	orrs	r3, r2
 80004f6:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	68fa      	ldr	r2, [r7, #12]
 80004fc:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80004fe:	78bb      	ldrb	r3, [r7, #2]
 8000500:	2b06      	cmp	r3, #6
 8000502:	d821      	bhi.n	8000548 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000508:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 800050a:	78bb      	ldrb	r3, [r7, #2]
 800050c:	1e5a      	subs	r2, r3, #1
 800050e:	4613      	mov	r3, r2
 8000510:	009b      	lsls	r3, r3, #2
 8000512:	4413      	add	r3, r2
 8000514:	221f      	movs	r2, #31
 8000516:	fa02 f303 	lsl.w	r3, r2, r3
 800051a:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800051c:	68bb      	ldr	r3, [r7, #8]
 800051e:	43db      	mvns	r3, r3
 8000520:	68fa      	ldr	r2, [r7, #12]
 8000522:	4013      	ands	r3, r2
 8000524:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8000526:	78f9      	ldrb	r1, [r7, #3]
 8000528:	78bb      	ldrb	r3, [r7, #2]
 800052a:	1e5a      	subs	r2, r3, #1
 800052c:	4613      	mov	r3, r2
 800052e:	009b      	lsls	r3, r3, #2
 8000530:	4413      	add	r3, r2
 8000532:	fa01 f303 	lsl.w	r3, r1, r3
 8000536:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000538:	68fa      	ldr	r2, [r7, #12]
 800053a:	68bb      	ldr	r3, [r7, #8]
 800053c:	4313      	orrs	r3, r2
 800053e:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	68fa      	ldr	r2, [r7, #12]
 8000544:	635a      	str	r2, [r3, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000546:	e047      	b.n	80005d8 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 8000548:	78bb      	ldrb	r3, [r7, #2]
 800054a:	2b0c      	cmp	r3, #12
 800054c:	d821      	bhi.n	8000592 <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000552:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8000554:	78bb      	ldrb	r3, [r7, #2]
 8000556:	1fda      	subs	r2, r3, #7
 8000558:	4613      	mov	r3, r2
 800055a:	009b      	lsls	r3, r3, #2
 800055c:	4413      	add	r3, r2
 800055e:	221f      	movs	r2, #31
 8000560:	fa02 f303 	lsl.w	r3, r2, r3
 8000564:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000566:	68bb      	ldr	r3, [r7, #8]
 8000568:	43db      	mvns	r3, r3
 800056a:	68fa      	ldr	r2, [r7, #12]
 800056c:	4013      	ands	r3, r2
 800056e:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000570:	78f9      	ldrb	r1, [r7, #3]
 8000572:	78bb      	ldrb	r3, [r7, #2]
 8000574:	1fda      	subs	r2, r3, #7
 8000576:	4613      	mov	r3, r2
 8000578:	009b      	lsls	r3, r3, #2
 800057a:	4413      	add	r3, r2
 800057c:	fa01 f303 	lsl.w	r3, r1, r3
 8000580:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8000582:	68fa      	ldr	r2, [r7, #12]
 8000584:	68bb      	ldr	r3, [r7, #8]
 8000586:	4313      	orrs	r3, r2
 8000588:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	68fa      	ldr	r2, [r7, #12]
 800058e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8000590:	e022      	b.n	80005d8 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000596:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8000598:	78bb      	ldrb	r3, [r7, #2]
 800059a:	f1a3 020d 	sub.w	r2, r3, #13
 800059e:	4613      	mov	r3, r2
 80005a0:	009b      	lsls	r3, r3, #2
 80005a2:	4413      	add	r3, r2
 80005a4:	221f      	movs	r2, #31
 80005a6:	fa02 f303 	lsl.w	r3, r2, r3
 80005aa:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 80005ac:	68bb      	ldr	r3, [r7, #8]
 80005ae:	43db      	mvns	r3, r3
 80005b0:	68fa      	ldr	r2, [r7, #12]
 80005b2:	4013      	ands	r3, r2
 80005b4:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 80005b6:	78f9      	ldrb	r1, [r7, #3]
 80005b8:	78bb      	ldrb	r3, [r7, #2]
 80005ba:	f1a3 020d 	sub.w	r2, r3, #13
 80005be:	4613      	mov	r3, r2
 80005c0:	009b      	lsls	r3, r3, #2
 80005c2:	4413      	add	r3, r2
 80005c4:	fa01 f303 	lsl.w	r3, r1, r3
 80005c8:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 80005ca:	68fa      	ldr	r2, [r7, #12]
 80005cc:	68bb      	ldr	r3, [r7, #8]
 80005ce:	4313      	orrs	r3, r2
 80005d0:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	68fa      	ldr	r2, [r7, #12]
 80005d6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80005d8:	bf00      	nop
 80005da:	3714      	adds	r7, #20
 80005dc:	46bd      	mov	sp, r7
 80005de:	bc80      	pop	{r7}
 80005e0:	4770      	bx	lr

080005e2 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 80005e2:	b480      	push	{r7}
 80005e4:	b083      	sub	sp, #12
 80005e6:	af00      	add	r7, sp, #0
 80005e8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ee:	b29b      	uxth	r3, r3
}
 80005f0:	4618      	mov	r0, r3
 80005f2:	370c      	adds	r7, #12
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bc80      	pop	{r7}
 80005f8:	4770      	bx	lr

080005fa <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
  *     @arg ADC_FLAG_STRT: Start of regular group conversion flag
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 80005fa:	b480      	push	{r7}
 80005fc:	b085      	sub	sp, #20
 80005fe:	af00      	add	r7, sp, #0
 8000600:	6078      	str	r0, [r7, #4]
 8000602:	460b      	mov	r3, r1
 8000604:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 8000606:	2300      	movs	r3, #0
 8000608:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));
  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681a      	ldr	r2, [r3, #0]
 800060e:	78fb      	ldrb	r3, [r7, #3]
 8000610:	4013      	ands	r3, r2
 8000612:	2b00      	cmp	r3, #0
 8000614:	d002      	beq.n	800061c <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8000616:	2301      	movs	r3, #1
 8000618:	73fb      	strb	r3, [r7, #15]
 800061a:	e001      	b.n	8000620 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 800061c:	2300      	movs	r3, #0
 800061e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000620:	7bfb      	ldrb	r3, [r7, #15]
}
 8000622:	4618      	mov	r0, r3
 8000624:	3714      	adds	r7, #20
 8000626:	46bd      	mov	sp, r7
 8000628:	bc80      	pop	{r7}
 800062a:	4770      	bx	lr

0800062c <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 800062c:	b480      	push	{r7}
 800062e:	b085      	sub	sp, #20
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000634:	2300      	movs	r3, #0
 8000636:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8000638:	4b34      	ldr	r3, [pc, #208]	; (800070c <EXTI_Init+0xe0>)
 800063a:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	799b      	ldrb	r3, [r3, #6]
 8000640:	2b00      	cmp	r3, #0
 8000642:	d04f      	beq.n	80006e4 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000644:	4931      	ldr	r1, [pc, #196]	; (800070c <EXTI_Init+0xe0>)
 8000646:	4b31      	ldr	r3, [pc, #196]	; (800070c <EXTI_Init+0xe0>)
 8000648:	681a      	ldr	r2, [r3, #0]
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	43db      	mvns	r3, r3
 8000650:	4013      	ands	r3, r2
 8000652:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000654:	492d      	ldr	r1, [pc, #180]	; (800070c <EXTI_Init+0xe0>)
 8000656:	4b2d      	ldr	r3, [pc, #180]	; (800070c <EXTI_Init+0xe0>)
 8000658:	685a      	ldr	r2, [r3, #4]
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	43db      	mvns	r3, r3
 8000660:	4013      	ands	r3, r2
 8000662:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	791b      	ldrb	r3, [r3, #4]
 8000668:	461a      	mov	r2, r3
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	4413      	add	r3, r2
 800066e:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	68fa      	ldr	r2, [r7, #12]
 8000674:	6811      	ldr	r1, [r2, #0]
 8000676:	687a      	ldr	r2, [r7, #4]
 8000678:	6812      	ldr	r2, [r2, #0]
 800067a:	430a      	orrs	r2, r1
 800067c:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 800067e:	4923      	ldr	r1, [pc, #140]	; (800070c <EXTI_Init+0xe0>)
 8000680:	4b22      	ldr	r3, [pc, #136]	; (800070c <EXTI_Init+0xe0>)
 8000682:	689a      	ldr	r2, [r3, #8]
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	43db      	mvns	r3, r3
 800068a:	4013      	ands	r3, r2
 800068c:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800068e:	491f      	ldr	r1, [pc, #124]	; (800070c <EXTI_Init+0xe0>)
 8000690:	4b1e      	ldr	r3, [pc, #120]	; (800070c <EXTI_Init+0xe0>)
 8000692:	68da      	ldr	r2, [r3, #12]
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	43db      	mvns	r3, r3
 800069a:	4013      	ands	r3, r2
 800069c:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	795b      	ldrb	r3, [r3, #5]
 80006a2:	2b10      	cmp	r3, #16
 80006a4:	d10e      	bne.n	80006c4 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 80006a6:	4919      	ldr	r1, [pc, #100]	; (800070c <EXTI_Init+0xe0>)
 80006a8:	4b18      	ldr	r3, [pc, #96]	; (800070c <EXTI_Init+0xe0>)
 80006aa:	689a      	ldr	r2, [r3, #8]
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4313      	orrs	r3, r2
 80006b2:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 80006b4:	4915      	ldr	r1, [pc, #84]	; (800070c <EXTI_Init+0xe0>)
 80006b6:	4b15      	ldr	r3, [pc, #84]	; (800070c <EXTI_Init+0xe0>)
 80006b8:	68da      	ldr	r2, [r3, #12]
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	4313      	orrs	r3, r2
 80006c0:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 80006c2:	e01d      	b.n	8000700 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 80006c4:	4b11      	ldr	r3, [pc, #68]	; (800070c <EXTI_Init+0xe0>)
 80006c6:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	795b      	ldrb	r3, [r3, #5]
 80006cc:	461a      	mov	r2, r3
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	4413      	add	r3, r2
 80006d2:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80006d4:	68fb      	ldr	r3, [r7, #12]
 80006d6:	68fa      	ldr	r2, [r7, #12]
 80006d8:	6811      	ldr	r1, [r2, #0]
 80006da:	687a      	ldr	r2, [r7, #4]
 80006dc:	6812      	ldr	r2, [r2, #0]
 80006de:	430a      	orrs	r2, r1
 80006e0:	601a      	str	r2, [r3, #0]
}
 80006e2:	e00d      	b.n	8000700 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	791b      	ldrb	r3, [r3, #4]
 80006e8:	461a      	mov	r2, r3
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	4413      	add	r3, r2
 80006ee:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	68fa      	ldr	r2, [r7, #12]
 80006f4:	6811      	ldr	r1, [r2, #0]
 80006f6:	687a      	ldr	r2, [r7, #4]
 80006f8:	6812      	ldr	r2, [r2, #0]
 80006fa:	43d2      	mvns	r2, r2
 80006fc:	400a      	ands	r2, r1
 80006fe:	601a      	str	r2, [r3, #0]
}
 8000700:	bf00      	nop
 8000702:	3714      	adds	r7, #20
 8000704:	46bd      	mov	sp, r7
 8000706:	bc80      	pop	{r7}
 8000708:	4770      	bx	lr
 800070a:	bf00      	nop
 800070c:	40010400 	.word	0x40010400

08000710 <EXTI_GetITStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8000710:	b480      	push	{r7}
 8000712:	b085      	sub	sp, #20
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8000718:	2300      	movs	r3, #0
 800071a:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 800071c:	2300      	movs	r3, #0
 800071e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8000720:	4b0c      	ldr	r3, [pc, #48]	; (8000754 <EXTI_GetITStatus+0x44>)
 8000722:	681a      	ldr	r2, [r3, #0]
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	4013      	ands	r3, r2
 8000728:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800072a:	4b0a      	ldr	r3, [pc, #40]	; (8000754 <EXTI_GetITStatus+0x44>)
 800072c:	695a      	ldr	r2, [r3, #20]
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	4013      	ands	r3, r2
 8000732:	2b00      	cmp	r3, #0
 8000734:	d005      	beq.n	8000742 <EXTI_GetITStatus+0x32>
 8000736:	68bb      	ldr	r3, [r7, #8]
 8000738:	2b00      	cmp	r3, #0
 800073a:	d002      	beq.n	8000742 <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 800073c:	2301      	movs	r3, #1
 800073e:	73fb      	strb	r3, [r7, #15]
 8000740:	e001      	b.n	8000746 <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 8000742:	2300      	movs	r3, #0
 8000744:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000746:	7bfb      	ldrb	r3, [r7, #15]
}
 8000748:	4618      	mov	r0, r3
 800074a:	3714      	adds	r7, #20
 800074c:	46bd      	mov	sp, r7
 800074e:	bc80      	pop	{r7}
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	40010400 	.word	0x40010400

08000758 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000758:	b480      	push	{r7}
 800075a:	b089      	sub	sp, #36	; 0x24
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
 8000760:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8000762:	2300      	movs	r3, #0
 8000764:	61fb      	str	r3, [r7, #28]
 8000766:	2300      	movs	r3, #0
 8000768:	613b      	str	r3, [r7, #16]
 800076a:	2300      	movs	r3, #0
 800076c:	61bb      	str	r3, [r7, #24]
 800076e:	2300      	movs	r3, #0
 8000770:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000772:	2300      	movs	r3, #0
 8000774:	617b      	str	r3, [r7, #20]
 8000776:	2300      	movs	r3, #0
 8000778:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 800077a:	683b      	ldr	r3, [r7, #0]
 800077c:	78db      	ldrb	r3, [r3, #3]
 800077e:	f003 030f 	and.w	r3, r3, #15
 8000782:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000784:	683b      	ldr	r3, [r7, #0]
 8000786:	78db      	ldrb	r3, [r3, #3]
 8000788:	f003 0310 	and.w	r3, r3, #16
 800078c:	2b00      	cmp	r3, #0
 800078e:	d005      	beq.n	800079c <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000790:	683b      	ldr	r3, [r7, #0]
 8000792:	789b      	ldrb	r3, [r3, #2]
 8000794:	461a      	mov	r2, r3
 8000796:	69fb      	ldr	r3, [r7, #28]
 8000798:	4313      	orrs	r3, r2
 800079a:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	881b      	ldrh	r3, [r3, #0]
 80007a0:	b2db      	uxtb	r3, r3
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d044      	beq.n	8000830 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80007ac:	2300      	movs	r3, #0
 80007ae:	61bb      	str	r3, [r7, #24]
 80007b0:	e038      	b.n	8000824 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 80007b2:	2201      	movs	r2, #1
 80007b4:	69bb      	ldr	r3, [r7, #24]
 80007b6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ba:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80007bc:	683b      	ldr	r3, [r7, #0]
 80007be:	881b      	ldrh	r3, [r3, #0]
 80007c0:	461a      	mov	r2, r3
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	4013      	ands	r3, r2
 80007c6:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 80007c8:	693a      	ldr	r2, [r7, #16]
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	429a      	cmp	r2, r3
 80007ce:	d126      	bne.n	800081e <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 80007d0:	69bb      	ldr	r3, [r7, #24]
 80007d2:	009b      	lsls	r3, r3, #2
 80007d4:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80007d6:	220f      	movs	r2, #15
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	fa02 f303 	lsl.w	r3, r2, r3
 80007de:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80007e0:	68bb      	ldr	r3, [r7, #8]
 80007e2:	43db      	mvns	r3, r3
 80007e4:	697a      	ldr	r2, [r7, #20]
 80007e6:	4013      	ands	r3, r2
 80007e8:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80007ea:	69fa      	ldr	r2, [r7, #28]
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	fa02 f303 	lsl.w	r3, r2, r3
 80007f2:	697a      	ldr	r2, [r7, #20]
 80007f4:	4313      	orrs	r3, r2
 80007f6:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	78db      	ldrb	r3, [r3, #3]
 80007fc:	2b28      	cmp	r3, #40	; 0x28
 80007fe:	d105      	bne.n	800080c <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8000800:	2201      	movs	r2, #1
 8000802:	69bb      	ldr	r3, [r7, #24]
 8000804:	409a      	lsls	r2, r3
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	615a      	str	r2, [r3, #20]
 800080a:	e008      	b.n	800081e <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	78db      	ldrb	r3, [r3, #3]
 8000810:	2b48      	cmp	r3, #72	; 0x48
 8000812:	d104      	bne.n	800081e <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000814:	2201      	movs	r2, #1
 8000816:	69bb      	ldr	r3, [r7, #24]
 8000818:	409a      	lsls	r2, r3
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800081e:	69bb      	ldr	r3, [r7, #24]
 8000820:	3301      	adds	r3, #1
 8000822:	61bb      	str	r3, [r7, #24]
 8000824:	69bb      	ldr	r3, [r7, #24]
 8000826:	2b07      	cmp	r3, #7
 8000828:	d9c3      	bls.n	80007b2 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	697a      	ldr	r2, [r7, #20]
 800082e:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000830:	683b      	ldr	r3, [r7, #0]
 8000832:	881b      	ldrh	r3, [r3, #0]
 8000834:	2bff      	cmp	r3, #255	; 0xff
 8000836:	d946      	bls.n	80008c6 <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	685b      	ldr	r3, [r3, #4]
 800083c:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800083e:	2300      	movs	r3, #0
 8000840:	61bb      	str	r3, [r7, #24]
 8000842:	e03a      	b.n	80008ba <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000844:	69bb      	ldr	r3, [r7, #24]
 8000846:	3308      	adds	r3, #8
 8000848:	2201      	movs	r2, #1
 800084a:	fa02 f303 	lsl.w	r3, r2, r3
 800084e:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	881b      	ldrh	r3, [r3, #0]
 8000854:	461a      	mov	r2, r3
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	4013      	ands	r3, r2
 800085a:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 800085c:	693a      	ldr	r2, [r7, #16]
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	429a      	cmp	r2, r3
 8000862:	d127      	bne.n	80008b4 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8000864:	69bb      	ldr	r3, [r7, #24]
 8000866:	009b      	lsls	r3, r3, #2
 8000868:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800086a:	220f      	movs	r2, #15
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	fa02 f303 	lsl.w	r3, r2, r3
 8000872:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000874:	68bb      	ldr	r3, [r7, #8]
 8000876:	43db      	mvns	r3, r3
 8000878:	697a      	ldr	r2, [r7, #20]
 800087a:	4013      	ands	r3, r2
 800087c:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800087e:	69fa      	ldr	r2, [r7, #28]
 8000880:	68fb      	ldr	r3, [r7, #12]
 8000882:	fa02 f303 	lsl.w	r3, r2, r3
 8000886:	697a      	ldr	r2, [r7, #20]
 8000888:	4313      	orrs	r3, r2
 800088a:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	78db      	ldrb	r3, [r3, #3]
 8000890:	2b28      	cmp	r3, #40	; 0x28
 8000892:	d105      	bne.n	80008a0 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000894:	69bb      	ldr	r3, [r7, #24]
 8000896:	3308      	adds	r3, #8
 8000898:	2201      	movs	r2, #1
 800089a:	409a      	lsls	r2, r3
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	78db      	ldrb	r3, [r3, #3]
 80008a4:	2b48      	cmp	r3, #72	; 0x48
 80008a6:	d105      	bne.n	80008b4 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80008a8:	69bb      	ldr	r3, [r7, #24]
 80008aa:	3308      	adds	r3, #8
 80008ac:	2201      	movs	r2, #1
 80008ae:	409a      	lsls	r2, r3
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80008b4:	69bb      	ldr	r3, [r7, #24]
 80008b6:	3301      	adds	r3, #1
 80008b8:	61bb      	str	r3, [r7, #24]
 80008ba:	69bb      	ldr	r3, [r7, #24]
 80008bc:	2b07      	cmp	r3, #7
 80008be:	d9c1      	bls.n	8000844 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	697a      	ldr	r2, [r7, #20]
 80008c4:	605a      	str	r2, [r3, #4]
  }
}
 80008c6:	bf00      	nop
 80008c8:	3724      	adds	r7, #36	; 0x24
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bc80      	pop	{r7}
 80008ce:	4770      	bx	lr

080008d0 <GPIO_StructInit>:
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b083      	sub	sp, #12
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80008de:	801a      	strh	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	2202      	movs	r2, #2
 80008e4:	709a      	strb	r2, [r3, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	2204      	movs	r2, #4
 80008ea:	70da      	strb	r2, [r3, #3]
}
 80008ec:	bf00      	nop
 80008ee:	370c      	adds	r7, #12
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bc80      	pop	{r7}
 80008f4:	4770      	bx	lr
	...

080008f8 <GPIO_EXTILineConfig>:
  * @param  GPIO_PinSource: specifies the EXTI line to be configured.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 80008f8:	b490      	push	{r4, r7}
 80008fa:	b084      	sub	sp, #16
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	4603      	mov	r3, r0
 8000900:	460a      	mov	r2, r1
 8000902:	71fb      	strb	r3, [r7, #7]
 8000904:	4613      	mov	r3, r2
 8000906:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8000908:	2300      	movs	r3, #0
 800090a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 800090c:	79bb      	ldrb	r3, [r7, #6]
 800090e:	f003 0303 	and.w	r3, r3, #3
 8000912:	009b      	lsls	r3, r3, #2
 8000914:	220f      	movs	r2, #15
 8000916:	fa02 f303 	lsl.w	r3, r2, r3
 800091a:	60fb      	str	r3, [r7, #12]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 800091c:	4916      	ldr	r1, [pc, #88]	; (8000978 <GPIO_EXTILineConfig+0x80>)
 800091e:	79bb      	ldrb	r3, [r7, #6]
 8000920:	089b      	lsrs	r3, r3, #2
 8000922:	b2db      	uxtb	r3, r3
 8000924:	4618      	mov	r0, r3
 8000926:	4a14      	ldr	r2, [pc, #80]	; (8000978 <GPIO_EXTILineConfig+0x80>)
 8000928:	79bb      	ldrb	r3, [r7, #6]
 800092a:	089b      	lsrs	r3, r3, #2
 800092c:	b2db      	uxtb	r3, r3
 800092e:	3302      	adds	r3, #2
 8000930:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	43db      	mvns	r3, r3
 8000938:	401a      	ands	r2, r3
 800093a:	1c83      	adds	r3, r0, #2
 800093c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 8000940:	480d      	ldr	r0, [pc, #52]	; (8000978 <GPIO_EXTILineConfig+0x80>)
 8000942:	79bb      	ldrb	r3, [r7, #6]
 8000944:	089b      	lsrs	r3, r3, #2
 8000946:	b2db      	uxtb	r3, r3
 8000948:	461c      	mov	r4, r3
 800094a:	4a0b      	ldr	r2, [pc, #44]	; (8000978 <GPIO_EXTILineConfig+0x80>)
 800094c:	79bb      	ldrb	r3, [r7, #6]
 800094e:	089b      	lsrs	r3, r3, #2
 8000950:	b2db      	uxtb	r3, r3
 8000952:	3302      	adds	r3, #2
 8000954:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000958:	79f9      	ldrb	r1, [r7, #7]
 800095a:	79bb      	ldrb	r3, [r7, #6]
 800095c:	f003 0303 	and.w	r3, r3, #3
 8000960:	009b      	lsls	r3, r3, #2
 8000962:	fa01 f303 	lsl.w	r3, r1, r3
 8000966:	431a      	orrs	r2, r3
 8000968:	1ca3      	adds	r3, r4, #2
 800096a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800096e:	bf00      	nop
 8000970:	3710      	adds	r7, #16
 8000972:	46bd      	mov	sp, r7
 8000974:	bc90      	pop	{r4, r7}
 8000976:	4770      	bx	lr
 8000978:	40010000 	.word	0x40010000

0800097c <RCC_DeInit>:
  * @brief  Resets the RCC clock configuration to the default reset state.
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000980:	4a13      	ldr	r2, [pc, #76]	; (80009d0 <RCC_DeInit+0x54>)
 8000982:	4b13      	ldr	r3, [pc, #76]	; (80009d0 <RCC_DeInit+0x54>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	f043 0301 	orr.w	r3, r3, #1
 800098a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 800098c:	4910      	ldr	r1, [pc, #64]	; (80009d0 <RCC_DeInit+0x54>)
 800098e:	4b10      	ldr	r3, [pc, #64]	; (80009d0 <RCC_DeInit+0x54>)
 8000990:	685a      	ldr	r2, [r3, #4]
 8000992:	4b10      	ldr	r3, [pc, #64]	; (80009d4 <RCC_DeInit+0x58>)
 8000994:	4013      	ands	r3, r2
 8000996:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000998:	4a0d      	ldr	r2, [pc, #52]	; (80009d0 <RCC_DeInit+0x54>)
 800099a:	4b0d      	ldr	r3, [pc, #52]	; (80009d0 <RCC_DeInit+0x54>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80009a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80009a6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80009a8:	4a09      	ldr	r2, [pc, #36]	; (80009d0 <RCC_DeInit+0x54>)
 80009aa:	4b09      	ldr	r3, [pc, #36]	; (80009d0 <RCC_DeInit+0x54>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80009b2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80009b4:	4a06      	ldr	r2, [pc, #24]	; (80009d0 <RCC_DeInit+0x54>)
 80009b6:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <RCC_DeInit+0x54>)
 80009b8:	685b      	ldr	r3, [r3, #4]
 80009ba:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80009be:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80009c0:	4b03      	ldr	r3, [pc, #12]	; (80009d0 <RCC_DeInit+0x54>)
 80009c2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80009c6:	609a      	str	r2, [r3, #8]
#endif /* STM32F10X_CL */

}
 80009c8:	bf00      	nop
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bc80      	pop	{r7}
 80009ce:	4770      	bx	lr
 80009d0:	40021000 	.word	0x40021000
 80009d4:	f8ff0000 	.word	0xf8ff0000

080009d8 <RCC_ADCCLKConfig>:
  *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
  *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
 80009d8:	b480      	push	{r7}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80009e0:	2300      	movs	r3, #0
 80009e2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 80009e4:	4b09      	ldr	r3, [pc, #36]	; (8000a0c <RCC_ADCCLKConfig+0x34>)
 80009e6:	685b      	ldr	r3, [r3, #4]
 80009e8:	60fb      	str	r3, [r7, #12]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80009f0:	60fb      	str	r3, [r7, #12]
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 80009f2:	68fa      	ldr	r2, [r7, #12]
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	4313      	orrs	r3, r2
 80009f8:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80009fa:	4a04      	ldr	r2, [pc, #16]	; (8000a0c <RCC_ADCCLKConfig+0x34>)
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	6053      	str	r3, [r2, #4]
}
 8000a00:	bf00      	nop
 8000a02:	3714      	adds	r7, #20
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bc80      	pop	{r7}
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop
 8000a0c:	40021000 	.word	0x40021000

08000a10 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b087      	sub	sp, #28
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	617b      	str	r3, [r7, #20]
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	613b      	str	r3, [r7, #16]
 8000a20:	2300      	movs	r3, #0
 8000a22:	60fb      	str	r3, [r7, #12]
 8000a24:	2300      	movs	r3, #0
 8000a26:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8000a28:	4b4c      	ldr	r3, [pc, #304]	; (8000b5c <RCC_GetClocksFreq+0x14c>)
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	f003 030c 	and.w	r3, r3, #12
 8000a30:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8000a32:	697b      	ldr	r3, [r7, #20]
 8000a34:	2b04      	cmp	r3, #4
 8000a36:	d007      	beq.n	8000a48 <RCC_GetClocksFreq+0x38>
 8000a38:	2b08      	cmp	r3, #8
 8000a3a:	d009      	beq.n	8000a50 <RCC_GetClocksFreq+0x40>
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d133      	bne.n	8000aa8 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	4a47      	ldr	r2, [pc, #284]	; (8000b60 <RCC_GetClocksFreq+0x150>)
 8000a44:	601a      	str	r2, [r3, #0]
      break;
 8000a46:	e033      	b.n	8000ab0 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	4a45      	ldr	r2, [pc, #276]	; (8000b60 <RCC_GetClocksFreq+0x150>)
 8000a4c:	601a      	str	r2, [r3, #0]
      break;
 8000a4e:	e02f      	b.n	8000ab0 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8000a50:	4b42      	ldr	r3, [pc, #264]	; (8000b5c <RCC_GetClocksFreq+0x14c>)
 8000a52:	685b      	ldr	r3, [r3, #4]
 8000a54:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000a58:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8000a5a:	4b40      	ldr	r3, [pc, #256]	; (8000b5c <RCC_GetClocksFreq+0x14c>)
 8000a5c:	685b      	ldr	r3, [r3, #4]
 8000a5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a62:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8000a64:	693b      	ldr	r3, [r7, #16]
 8000a66:	0c9b      	lsrs	r3, r3, #18
 8000a68:	3302      	adds	r3, #2
 8000a6a:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d106      	bne.n	8000a80 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8000a72:	693b      	ldr	r3, [r7, #16]
 8000a74:	4a3b      	ldr	r2, [pc, #236]	; (8000b64 <RCC_GetClocksFreq+0x154>)
 8000a76:	fb02 f203 	mul.w	r2, r2, r3
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8000a7e:	e017      	b.n	8000ab0 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8000a80:	4b36      	ldr	r3, [pc, #216]	; (8000b5c <RCC_GetClocksFreq+0x14c>)
 8000a82:	685b      	ldr	r3, [r3, #4]
 8000a84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d006      	beq.n	8000a9a <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8000a8c:	693b      	ldr	r3, [r7, #16]
 8000a8e:	4a35      	ldr	r2, [pc, #212]	; (8000b64 <RCC_GetClocksFreq+0x154>)
 8000a90:	fb02 f203 	mul.w	r2, r2, r3
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	601a      	str	r2, [r3, #0]
      break;
 8000a98:	e00a      	b.n	8000ab0 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8000a9a:	693b      	ldr	r3, [r7, #16]
 8000a9c:	4a30      	ldr	r2, [pc, #192]	; (8000b60 <RCC_GetClocksFreq+0x150>)
 8000a9e:	fb02 f203 	mul.w	r2, r2, r3
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	601a      	str	r2, [r3, #0]
      break;
 8000aa6:	e003      	b.n	8000ab0 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	4a2d      	ldr	r2, [pc, #180]	; (8000b60 <RCC_GetClocksFreq+0x150>)
 8000aac:	601a      	str	r2, [r3, #0]
      break;
 8000aae:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8000ab0:	4b2a      	ldr	r3, [pc, #168]	; (8000b5c <RCC_GetClocksFreq+0x14c>)
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000ab8:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 8000aba:	697b      	ldr	r3, [r7, #20]
 8000abc:	091b      	lsrs	r3, r3, #4
 8000abe:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000ac0:	4a29      	ldr	r2, [pc, #164]	; (8000b68 <RCC_GetClocksFreq+0x158>)
 8000ac2:	697b      	ldr	r3, [r7, #20]
 8000ac4:	4413      	add	r3, r2
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681a      	ldr	r2, [r3, #0]
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	40da      	lsrs	r2, r3
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8000ad8:	4b20      	ldr	r3, [pc, #128]	; (8000b5c <RCC_GetClocksFreq+0x14c>)
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000ae0:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	0a1b      	lsrs	r3, r3, #8
 8000ae6:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000ae8:	4a1f      	ldr	r2, [pc, #124]	; (8000b68 <RCC_GetClocksFreq+0x158>)
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	4413      	add	r3, r2
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	685a      	ldr	r2, [r3, #4]
 8000af8:	68bb      	ldr	r3, [r7, #8]
 8000afa:	40da      	lsrs	r2, r3
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8000b00:	4b16      	ldr	r3, [pc, #88]	; (8000b5c <RCC_GetClocksFreq+0x14c>)
 8000b02:	685b      	ldr	r3, [r3, #4]
 8000b04:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000b08:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	0adb      	lsrs	r3, r3, #11
 8000b0e:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000b10:	4a15      	ldr	r2, [pc, #84]	; (8000b68 <RCC_GetClocksFreq+0x158>)
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	4413      	add	r3, r2
 8000b16:	781b      	ldrb	r3, [r3, #0]
 8000b18:	b2db      	uxtb	r3, r3
 8000b1a:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	685a      	ldr	r2, [r3, #4]
 8000b20:	68bb      	ldr	r3, [r7, #8]
 8000b22:	40da      	lsrs	r2, r3
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8000b28:	4b0c      	ldr	r3, [pc, #48]	; (8000b5c <RCC_GetClocksFreq+0x14c>)
 8000b2a:	685b      	ldr	r3, [r3, #4]
 8000b2c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000b30:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 8000b32:	697b      	ldr	r3, [r7, #20]
 8000b34:	0b9b      	lsrs	r3, r3, #14
 8000b36:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8000b38:	4a0c      	ldr	r2, [pc, #48]	; (8000b6c <RCC_GetClocksFreq+0x15c>)
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	4413      	add	r3, r2
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	b2db      	uxtb	r3, r3
 8000b42:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	68da      	ldr	r2, [r3, #12]
 8000b48:	68bb      	ldr	r3, [r7, #8]
 8000b4a:	fbb2 f2f3 	udiv	r2, r2, r3
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	611a      	str	r2, [r3, #16]
}
 8000b52:	bf00      	nop
 8000b54:	371c      	adds	r7, #28
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bc80      	pop	{r7}
 8000b5a:	4770      	bx	lr
 8000b5c:	40021000 	.word	0x40021000
 8000b60:	007a1200 	.word	0x007a1200
 8000b64:	003d0900 	.word	0x003d0900
 8000b68:	20000000 	.word	0x20000000
 8000b6c:	20000010 	.word	0x20000010

08000b70 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b083      	sub	sp, #12
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
 8000b78:	460b      	mov	r3, r1
 8000b7a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000b7c:	78fb      	ldrb	r3, [r7, #3]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d006      	beq.n	8000b90 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000b82:	4909      	ldr	r1, [pc, #36]	; (8000ba8 <RCC_APB2PeriphClockCmd+0x38>)
 8000b84:	4b08      	ldr	r3, [pc, #32]	; (8000ba8 <RCC_APB2PeriphClockCmd+0x38>)
 8000b86:	699a      	ldr	r2, [r3, #24]
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	4313      	orrs	r3, r2
 8000b8c:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000b8e:	e006      	b.n	8000b9e <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000b90:	4905      	ldr	r1, [pc, #20]	; (8000ba8 <RCC_APB2PeriphClockCmd+0x38>)
 8000b92:	4b05      	ldr	r3, [pc, #20]	; (8000ba8 <RCC_APB2PeriphClockCmd+0x38>)
 8000b94:	699a      	ldr	r2, [r3, #24]
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	43db      	mvns	r3, r3
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	618b      	str	r3, [r1, #24]
}
 8000b9e:	bf00      	nop
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bc80      	pop	{r7}
 8000ba6:	4770      	bx	lr
 8000ba8:	40021000 	.word	0x40021000

08000bac <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b083      	sub	sp, #12
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
 8000bb4:	460b      	mov	r3, r1
 8000bb6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000bb8:	78fb      	ldrb	r3, [r7, #3]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d006      	beq.n	8000bcc <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000bbe:	4909      	ldr	r1, [pc, #36]	; (8000be4 <RCC_APB1PeriphClockCmd+0x38>)
 8000bc0:	4b08      	ldr	r3, [pc, #32]	; (8000be4 <RCC_APB1PeriphClockCmd+0x38>)
 8000bc2:	69da      	ldr	r2, [r3, #28]
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	4313      	orrs	r3, r2
 8000bc8:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000bca:	e006      	b.n	8000bda <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000bcc:	4905      	ldr	r1, [pc, #20]	; (8000be4 <RCC_APB1PeriphClockCmd+0x38>)
 8000bce:	4b05      	ldr	r3, [pc, #20]	; (8000be4 <RCC_APB1PeriphClockCmd+0x38>)
 8000bd0:	69da      	ldr	r2, [r3, #28]
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	43db      	mvns	r3, r3
 8000bd6:	4013      	ands	r3, r2
 8000bd8:	61cb      	str	r3, [r1, #28]
}
 8000bda:	bf00      	nop
 8000bdc:	370c      	adds	r7, #12
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bc80      	pop	{r7}
 8000be2:	4770      	bx	lr
 8000be4:	40021000 	.word	0x40021000

08000be8 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
 8000bf0:	460b      	mov	r3, r1
 8000bf2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000bf4:	78fb      	ldrb	r3, [r7, #3]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d006      	beq.n	8000c08 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000bfa:	4909      	ldr	r1, [pc, #36]	; (8000c20 <RCC_APB2PeriphResetCmd+0x38>)
 8000bfc:	4b08      	ldr	r3, [pc, #32]	; (8000c20 <RCC_APB2PeriphResetCmd+0x38>)
 8000bfe:	68da      	ldr	r2, [r3, #12]
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	4313      	orrs	r3, r2
 8000c04:	60cb      	str	r3, [r1, #12]
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 8000c06:	e006      	b.n	8000c16 <RCC_APB2PeriphResetCmd+0x2e>
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8000c08:	4905      	ldr	r1, [pc, #20]	; (8000c20 <RCC_APB2PeriphResetCmd+0x38>)
 8000c0a:	4b05      	ldr	r3, [pc, #20]	; (8000c20 <RCC_APB2PeriphResetCmd+0x38>)
 8000c0c:	68da      	ldr	r2, [r3, #12]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	43db      	mvns	r3, r3
 8000c12:	4013      	ands	r3, r2
 8000c14:	60cb      	str	r3, [r1, #12]
}
 8000c16:	bf00      	nop
 8000c18:	370c      	adds	r7, #12
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bc80      	pop	{r7}
 8000c1e:	4770      	bx	lr
 8000c20:	40021000 	.word	0x40021000

08000c24 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b085      	sub	sp, #20
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
 8000c2c:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	881b      	ldrh	r3, [r3, #0]
 8000c36:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	4a2e      	ldr	r2, [pc, #184]	; (8000cf4 <TIM_TimeBaseInit+0xd0>)
 8000c3c:	4293      	cmp	r3, r2
 8000c3e:	d013      	beq.n	8000c68 <TIM_TimeBaseInit+0x44>
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	4a2d      	ldr	r2, [pc, #180]	; (8000cf8 <TIM_TimeBaseInit+0xd4>)
 8000c44:	4293      	cmp	r3, r2
 8000c46:	d00f      	beq.n	8000c68 <TIM_TimeBaseInit+0x44>
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c4e:	d00b      	beq.n	8000c68 <TIM_TimeBaseInit+0x44>
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	4a2a      	ldr	r2, [pc, #168]	; (8000cfc <TIM_TimeBaseInit+0xd8>)
 8000c54:	4293      	cmp	r3, r2
 8000c56:	d007      	beq.n	8000c68 <TIM_TimeBaseInit+0x44>
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	4a29      	ldr	r2, [pc, #164]	; (8000d00 <TIM_TimeBaseInit+0xdc>)
 8000c5c:	4293      	cmp	r3, r2
 8000c5e:	d003      	beq.n	8000c68 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	4a28      	ldr	r2, [pc, #160]	; (8000d04 <TIM_TimeBaseInit+0xe0>)
 8000c64:	4293      	cmp	r3, r2
 8000c66:	d108      	bne.n	8000c7a <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8000c68:	89fb      	ldrh	r3, [r7, #14]
 8000c6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000c6e:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	885a      	ldrh	r2, [r3, #2]
 8000c74:	89fb      	ldrh	r3, [r7, #14]
 8000c76:	4313      	orrs	r3, r2
 8000c78:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	4a22      	ldr	r2, [pc, #136]	; (8000d08 <TIM_TimeBaseInit+0xe4>)
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	d00c      	beq.n	8000c9c <TIM_TimeBaseInit+0x78>
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	4a21      	ldr	r2, [pc, #132]	; (8000d0c <TIM_TimeBaseInit+0xe8>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d008      	beq.n	8000c9c <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8000c8a:	89fb      	ldrh	r3, [r7, #14]
 8000c8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000c90:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	88da      	ldrh	r2, [r3, #6]
 8000c96:	89fb      	ldrh	r3, [r7, #14]
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	89fa      	ldrh	r2, [r7, #14]
 8000ca0:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	889a      	ldrh	r2, [r3, #4]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	881a      	ldrh	r2, [r3, #0]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	4a0f      	ldr	r2, [pc, #60]	; (8000cf4 <TIM_TimeBaseInit+0xd0>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d00f      	beq.n	8000cda <TIM_TimeBaseInit+0xb6>
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	4a0e      	ldr	r2, [pc, #56]	; (8000cf8 <TIM_TimeBaseInit+0xd4>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d00b      	beq.n	8000cda <TIM_TimeBaseInit+0xb6>
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	4a12      	ldr	r2, [pc, #72]	; (8000d10 <TIM_TimeBaseInit+0xec>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d007      	beq.n	8000cda <TIM_TimeBaseInit+0xb6>
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	4a11      	ldr	r2, [pc, #68]	; (8000d14 <TIM_TimeBaseInit+0xf0>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d003      	beq.n	8000cda <TIM_TimeBaseInit+0xb6>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4a10      	ldr	r2, [pc, #64]	; (8000d18 <TIM_TimeBaseInit+0xf4>)
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	d104      	bne.n	8000ce4 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	7a1b      	ldrb	r3, [r3, #8]
 8000cde:	b29a      	uxth	r2, r3
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	829a      	strh	r2, [r3, #20]
}
 8000cea:	bf00      	nop
 8000cec:	3714      	adds	r7, #20
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bc80      	pop	{r7}
 8000cf2:	4770      	bx	lr
 8000cf4:	40012c00 	.word	0x40012c00
 8000cf8:	40013400 	.word	0x40013400
 8000cfc:	40000400 	.word	0x40000400
 8000d00:	40000800 	.word	0x40000800
 8000d04:	40000c00 	.word	0x40000c00
 8000d08:	40001000 	.word	0x40001000
 8000d0c:	40001400 	.word	0x40001400
 8000d10:	40014000 	.word	0x40014000
 8000d14:	40014400 	.word	0x40014400
 8000d18:	40014800 	.word	0x40014800

08000d1c <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b085      	sub	sp, #20
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000d26:	2300      	movs	r3, #0
 8000d28:	817b      	strh	r3, [r7, #10]
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	81fb      	strh	r3, [r7, #14]
 8000d2e:	2300      	movs	r3, #0
 8000d30:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
   /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	8c1b      	ldrh	r3, [r3, #32]
 8000d36:	b29b      	uxth	r3, r3
 8000d38:	f023 0310 	bic.w	r3, r3, #16
 8000d3c:	b29a      	uxth	r2, r3
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	8c1b      	ldrh	r3, [r3, #32]
 8000d46:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	889b      	ldrh	r3, [r3, #4]
 8000d4c:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	8b1b      	ldrh	r3, [r3, #24]
 8000d52:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 8000d54:	897b      	ldrh	r3, [r7, #10]
 8000d56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000d5a:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 8000d5c:	897b      	ldrh	r3, [r7, #10]
 8000d5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000d62:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	881b      	ldrh	r3, [r3, #0]
 8000d68:	021b      	lsls	r3, r3, #8
 8000d6a:	b29a      	uxth	r2, r3
 8000d6c:	897b      	ldrh	r3, [r7, #10]
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 8000d72:	89fb      	ldrh	r3, [r7, #14]
 8000d74:	f023 0320 	bic.w	r3, r3, #32
 8000d78:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	891b      	ldrh	r3, [r3, #8]
 8000d7e:	011b      	lsls	r3, r3, #4
 8000d80:	b29a      	uxth	r2, r3
 8000d82:	89fb      	ldrh	r3, [r7, #14]
 8000d84:	4313      	orrs	r3, r2
 8000d86:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	885b      	ldrh	r3, [r3, #2]
 8000d8c:	011b      	lsls	r3, r3, #4
 8000d8e:	b29a      	uxth	r2, r3
 8000d90:	89fb      	ldrh	r3, [r7, #14]
 8000d92:	4313      	orrs	r3, r2
 8000d94:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4a22      	ldr	r2, [pc, #136]	; (8000e24 <TIM_OC2Init+0x108>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d003      	beq.n	8000da6 <TIM_OC2Init+0x8a>
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4a21      	ldr	r2, [pc, #132]	; (8000e28 <TIM_OC2Init+0x10c>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d12b      	bne.n	8000dfe <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 8000da6:	89fb      	ldrh	r3, [r7, #14]
 8000da8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000dac:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	895b      	ldrh	r3, [r3, #10]
 8000db2:	011b      	lsls	r3, r3, #4
 8000db4:	b29a      	uxth	r2, r3
 8000db6:	89fb      	ldrh	r3, [r7, #14]
 8000db8:	4313      	orrs	r3, r2
 8000dba:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 8000dbc:	89fb      	ldrh	r3, [r7, #14]
 8000dbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000dc2:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	889b      	ldrh	r3, [r3, #4]
 8000dc8:	011b      	lsls	r3, r3, #4
 8000dca:	b29a      	uxth	r2, r3
 8000dcc:	89fb      	ldrh	r3, [r7, #14]
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
 8000dd2:	89bb      	ldrh	r3, [r7, #12]
 8000dd4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000dd8:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 8000dda:	89bb      	ldrh	r3, [r7, #12]
 8000ddc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000de0:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	899b      	ldrh	r3, [r3, #12]
 8000de6:	009b      	lsls	r3, r3, #2
 8000de8:	b29a      	uxth	r2, r3
 8000dea:	89bb      	ldrh	r3, [r7, #12]
 8000dec:	4313      	orrs	r3, r2
 8000dee:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	89db      	ldrh	r3, [r3, #14]
 8000df4:	009b      	lsls	r3, r3, #2
 8000df6:	b29a      	uxth	r2, r3
 8000df8:	89bb      	ldrh	r3, [r7, #12]
 8000dfa:	4313      	orrs	r3, r2
 8000dfc:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	89ba      	ldrh	r2, [r7, #12]
 8000e02:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	897a      	ldrh	r2, [r7, #10]
 8000e08:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	88da      	ldrh	r2, [r3, #6]
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	871a      	strh	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	89fa      	ldrh	r2, [r7, #14]
 8000e16:	841a      	strh	r2, [r3, #32]
}
 8000e18:	bf00      	nop
 8000e1a:	3714      	adds	r7, #20
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bc80      	pop	{r7}
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	40012c00 	.word	0x40012c00
 8000e28:	40013400 	.word	0x40013400

08000e2c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	460b      	mov	r3, r1
 8000e36:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000e38:	78fb      	ldrb	r3, [r7, #3]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d008      	beq.n	8000e50 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	881b      	ldrh	r3, [r3, #0]
 8000e42:	b29b      	uxth	r3, r3
 8000e44:	f043 0301 	orr.w	r3, r3, #1
 8000e48:	b29a      	uxth	r2, r3
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 8000e4e:	e007      	b.n	8000e60 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	881b      	ldrh	r3, [r3, #0]
 8000e54:	b29b      	uxth	r3, r3
 8000e56:	f023 0301 	bic.w	r3, r3, #1
 8000e5a:	b29a      	uxth	r2, r3
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	801a      	strh	r2, [r3, #0]
}
 8000e60:	bf00      	nop
 8000e62:	370c      	adds	r7, #12
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bc80      	pop	{r7}
 8000e68:	4770      	bx	lr

08000e6a <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	b083      	sub	sp, #12
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	6078      	str	r0, [r7, #4]
 8000e72:	460b      	mov	r3, r1
 8000e74:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000e76:	78fb      	ldrb	r3, [r7, #3]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d008      	beq.n	8000e8e <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	881b      	ldrh	r3, [r3, #0]
 8000e80:	b29b      	uxth	r3, r3
 8000e82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e86:	b29a      	uxth	r2, r3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
  }
}
 8000e8c:	e007      	b.n	8000e9e <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	881b      	ldrh	r3, [r3, #0]
 8000e92:	b29b      	uxth	r3, r3
 8000e94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000e98:	b29a      	uxth	r2, r3
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	801a      	strh	r2, [r3, #0]
}
 8000e9e:	bf00      	nop
 8000ea0:	370c      	adds	r7, #12
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bc80      	pop	{r7}
 8000ea6:	4770      	bx	lr

08000ea8 <TIM_OC2PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b085      	sub	sp, #20
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	460b      	mov	r3, r1
 8000eb2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	8b1b      	ldrh	r3, [r3, #24]
 8000ebc:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 8000ebe:	89fb      	ldrh	r3, [r7, #14]
 8000ec0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000ec4:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8000ec6:	887b      	ldrh	r3, [r7, #2]
 8000ec8:	021b      	lsls	r3, r3, #8
 8000eca:	b29a      	uxth	r2, r3
 8000ecc:	89fb      	ldrh	r3, [r7, #14]
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	89fa      	ldrh	r2, [r7, #14]
 8000ed6:	831a      	strh	r2, [r3, #24]
}
 8000ed8:	bf00      	nop
 8000eda:	3714      	adds	r7, #20
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bc80      	pop	{r7}
 8000ee0:	4770      	bx	lr

08000ee2 <TIM_SetCompare2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
{
 8000ee2:	b480      	push	{r7}
 8000ee4:	b083      	sub	sp, #12
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	6078      	str	r0, [r7, #4]
 8000eea:	460b      	mov	r3, r1
 8000eec:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	887a      	ldrh	r2, [r7, #2]
 8000ef2:	871a      	strh	r2, [r3, #56]	; 0x38
}
 8000ef4:	bf00      	nop
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bc80      	pop	{r7}
 8000efc:	4770      	bx	lr
	...

08000f00 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b08c      	sub	sp, #48	; 0x30
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f0e:	2300      	movs	r3, #0
 8000f10:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8000f12:	2300      	movs	r3, #0
 8000f14:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8000f16:	2300      	movs	r3, #0
 8000f18:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	8a1b      	ldrh	r3, [r3, #16]
 8000f26:	b29b      	uxth	r3, r3
 8000f28:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8000f2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f2c:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8000f30:	4013      	ands	r3, r2
 8000f32:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	88db      	ldrh	r3, [r3, #6]
 8000f38:	461a      	mov	r2, r3
 8000f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f42:	b29a      	uxth	r2, r3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	899b      	ldrh	r3, [r3, #12]
 8000f4c:	b29b      	uxth	r3, r3
 8000f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8000f50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f52:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 8000f56:	4013      	ands	r3, r2
 8000f58:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	889a      	ldrh	r2, [r3, #4]
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	891b      	ldrh	r3, [r3, #8]
 8000f62:	4313      	orrs	r3, r2
 8000f64:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	b29b      	uxth	r3, r3
 8000f6e:	461a      	mov	r2, r3
 8000f70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f72:	4313      	orrs	r3, r2
 8000f74:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f78:	b29a      	uxth	r2, r3
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	8a9b      	ldrh	r3, [r3, #20]
 8000f82:	b29b      	uxth	r3, r3
 8000f84:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8000f86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f88:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	899b      	ldrh	r3, [r3, #12]
 8000f94:	461a      	mov	r2, r3
 8000f96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f9e:	b29a      	uxth	r2, r3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000fa4:	f107 0308 	add.w	r3, r7, #8
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f7ff fd31 	bl	8000a10 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	4a2e      	ldr	r2, [pc, #184]	; (800106c <USART_Init+0x16c>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d102      	bne.n	8000fbc <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	62bb      	str	r3, [r7, #40]	; 0x28
 8000fba:	e001      	b.n	8000fc0 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000fbc:	693b      	ldr	r3, [r7, #16]
 8000fbe:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	899b      	ldrh	r3, [r3, #12]
 8000fc4:	b29b      	uxth	r3, r3
 8000fc6:	b21b      	sxth	r3, r3
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	da0c      	bge.n	8000fe6 <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000fcc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000fce:	4613      	mov	r3, r2
 8000fd0:	009b      	lsls	r3, r3, #2
 8000fd2:	4413      	add	r3, r2
 8000fd4:	009a      	lsls	r2, r3, #2
 8000fd6:	441a      	add	r2, r3
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fe2:	627b      	str	r3, [r7, #36]	; 0x24
 8000fe4:	e00b      	b.n	8000ffe <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000fe6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000fe8:	4613      	mov	r3, r2
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	4413      	add	r3, r2
 8000fee:	009a      	lsls	r2, r3, #2
 8000ff0:	441a      	add	r2, r3
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	009b      	lsls	r3, r3, #2
 8000ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ffc:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8000ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001000:	4a1b      	ldr	r2, [pc, #108]	; (8001070 <USART_Init+0x170>)
 8001002:	fba2 2303 	umull	r2, r3, r2, r3
 8001006:	095b      	lsrs	r3, r3, #5
 8001008:	011b      	lsls	r3, r3, #4
 800100a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800100c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800100e:	091b      	lsrs	r3, r3, #4
 8001010:	2264      	movs	r2, #100	; 0x64
 8001012:	fb02 f303 	mul.w	r3, r2, r3
 8001016:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	899b      	ldrh	r3, [r3, #12]
 8001020:	b29b      	uxth	r3, r3
 8001022:	b21b      	sxth	r3, r3
 8001024:	2b00      	cmp	r3, #0
 8001026:	da0c      	bge.n	8001042 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001028:	6a3b      	ldr	r3, [r7, #32]
 800102a:	00db      	lsls	r3, r3, #3
 800102c:	3332      	adds	r3, #50	; 0x32
 800102e:	4a10      	ldr	r2, [pc, #64]	; (8001070 <USART_Init+0x170>)
 8001030:	fba2 2303 	umull	r2, r3, r2, r3
 8001034:	095b      	lsrs	r3, r3, #5
 8001036:	f003 0307 	and.w	r3, r3, #7
 800103a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800103c:	4313      	orrs	r3, r2
 800103e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001040:	e00b      	b.n	800105a <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001042:	6a3b      	ldr	r3, [r7, #32]
 8001044:	011b      	lsls	r3, r3, #4
 8001046:	3332      	adds	r3, #50	; 0x32
 8001048:	4a09      	ldr	r2, [pc, #36]	; (8001070 <USART_Init+0x170>)
 800104a:	fba2 2303 	umull	r2, r3, r2, r3
 800104e:	095b      	lsrs	r3, r3, #5
 8001050:	f003 030f 	and.w	r3, r3, #15
 8001054:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001056:	4313      	orrs	r3, r2
 8001058:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 800105a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800105c:	b29a      	uxth	r2, r3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	811a      	strh	r2, [r3, #8]
}
 8001062:	bf00      	nop
 8001064:	3730      	adds	r7, #48	; 0x30
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	40013800 	.word	0x40013800
 8001070:	51eb851f 	.word	0x51eb851f

08001074 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001082:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2200      	movs	r2, #0
 8001088:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2200      	movs	r2, #0
 800108e:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2200      	movs	r2, #0
 8001094:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	220c      	movs	r2, #12
 800109a:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2200      	movs	r2, #0
 80010a0:	819a      	strh	r2, [r3, #12]
}
 80010a2:	bf00      	nop
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bc80      	pop	{r7}
 80010aa:	4770      	bx	lr

080010ac <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	460b      	mov	r3, r1
 80010b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80010b8:	78fb      	ldrb	r3, [r7, #3]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d008      	beq.n	80010d0 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	899b      	ldrh	r3, [r3, #12]
 80010c2:	b29b      	uxth	r3, r3
 80010c4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80010c8:	b29a      	uxth	r2, r3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 80010ce:	e007      	b.n	80010e0 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	899b      	ldrh	r3, [r3, #12]
 80010d4:	b29b      	uxth	r3, r3
 80010d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80010da:	b29a      	uxth	r2, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	819a      	strh	r2, [r3, #12]
}
 80010e0:	bf00      	nop
 80010e2:	370c      	adds	r7, #12
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bc80      	pop	{r7}
 80010e8:	4770      	bx	lr

080010ea <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 80010ea:	b480      	push	{r7}
 80010ec:	b087      	sub	sp, #28
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
 80010f2:	460b      	mov	r3, r1
 80010f4:	807b      	strh	r3, [r7, #2]
 80010f6:	4613      	mov	r3, r2
 80010f8:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 80010fa:	2300      	movs	r3, #0
 80010fc:	613b      	str	r3, [r7, #16]
 80010fe:	2300      	movs	r3, #0
 8001100:	60fb      	str	r3, [r7, #12]
 8001102:	2300      	movs	r3, #0
 8001104:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001106:	2300      	movs	r3, #0
 8001108:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800110e:	887b      	ldrh	r3, [r7, #2]
 8001110:	b2db      	uxtb	r3, r3
 8001112:	095b      	lsrs	r3, r3, #5
 8001114:	b2db      	uxtb	r3, r3
 8001116:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8001118:	887b      	ldrh	r3, [r7, #2]
 800111a:	f003 031f 	and.w	r3, r3, #31
 800111e:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001120:	2201      	movs	r2, #1
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	fa02 f303 	lsl.w	r3, r2, r3
 8001128:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800112a:	693b      	ldr	r3, [r7, #16]
 800112c:	2b01      	cmp	r3, #1
 800112e:	d103      	bne.n	8001138 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	330c      	adds	r3, #12
 8001134:	617b      	str	r3, [r7, #20]
 8001136:	e009      	b.n	800114c <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	2b02      	cmp	r3, #2
 800113c:	d103      	bne.n	8001146 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	3310      	adds	r3, #16
 8001142:	617b      	str	r3, [r7, #20]
 8001144:	e002      	b.n	800114c <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	3314      	adds	r3, #20
 800114a:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 800114c:	787b      	ldrb	r3, [r7, #1]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d006      	beq.n	8001160 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	697a      	ldr	r2, [r7, #20]
 8001156:	6811      	ldr	r1, [r2, #0]
 8001158:	68ba      	ldr	r2, [r7, #8]
 800115a:	430a      	orrs	r2, r1
 800115c:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 800115e:	e006      	b.n	800116e <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	697a      	ldr	r2, [r7, #20]
 8001164:	6811      	ldr	r1, [r2, #0]
 8001166:	68ba      	ldr	r2, [r7, #8]
 8001168:	43d2      	mvns	r2, r2
 800116a:	400a      	ands	r2, r1
 800116c:	601a      	str	r2, [r3, #0]
}
 800116e:	bf00      	nop
 8001170:	371c      	adds	r7, #28
 8001172:	46bd      	mov	sp, r7
 8001174:	bc80      	pop	{r7}
 8001176:	4770      	bx	lr

08001178 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	460b      	mov	r3, r1
 8001182:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001184:	887b      	ldrh	r3, [r7, #2]
 8001186:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800118a:	b29a      	uxth	r2, r3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	809a      	strh	r2, [r3, #4]
}
 8001190:	bf00      	nop
 8001192:	370c      	adds	r7, #12
 8001194:	46bd      	mov	sp, r7
 8001196:	bc80      	pop	{r7}
 8001198:	4770      	bx	lr

0800119a <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 800119a:	b480      	push	{r7}
 800119c:	b083      	sub	sp, #12
 800119e:	af00      	add	r7, sp, #0
 80011a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	889b      	ldrh	r3, [r3, #4]
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80011ac:	b29b      	uxth	r3, r3
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	370c      	adds	r7, #12
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bc80      	pop	{r7}
 80011b6:	4770      	bx	lr

080011b8 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b085      	sub	sp, #20
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	460b      	mov	r3, r1
 80011c2:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80011c4:	2300      	movs	r3, #0
 80011c6:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	881b      	ldrh	r3, [r3, #0]
 80011cc:	b29a      	uxth	r2, r3
 80011ce:	887b      	ldrh	r3, [r7, #2]
 80011d0:	4013      	ands	r3, r2
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d002      	beq.n	80011de <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 80011d8:	2301      	movs	r3, #1
 80011da:	73fb      	strb	r3, [r7, #15]
 80011dc:	e001      	b.n	80011e2 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 80011de:	2300      	movs	r3, #0
 80011e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3714      	adds	r7, #20
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bc80      	pop	{r7}
 80011ec:	4770      	bx	lr

080011ee <USART_ClearFlag>:
  *   - TXE flag is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80011ee:	b480      	push	{r7}
 80011f0:	b083      	sub	sp, #12
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	6078      	str	r0, [r7, #4]
 80011f6:	460b      	mov	r3, r1
 80011f8:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
   
  USARTx->SR = (uint16_t)~USART_FLAG;
 80011fa:	887b      	ldrh	r3, [r7, #2]
 80011fc:	43db      	mvns	r3, r3
 80011fe:	b29a      	uxth	r2, r3
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	801a      	strh	r2, [r3, #0]
}
 8001204:	bf00      	nop
 8001206:	370c      	adds	r7, #12
 8001208:	46bd      	mov	sp, r7
 800120a:	bc80      	pop	{r7}
 800120c:	4770      	bx	lr

0800120e <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 800120e:	b480      	push	{r7}
 8001210:	b087      	sub	sp, #28
 8001212:	af00      	add	r7, sp, #0
 8001214:	6078      	str	r0, [r7, #4]
 8001216:	460b      	mov	r3, r1
 8001218:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 800121a:	2300      	movs	r3, #0
 800121c:	60fb      	str	r3, [r7, #12]
 800121e:	2300      	movs	r3, #0
 8001220:	617b      	str	r3, [r7, #20]
 8001222:	2300      	movs	r3, #0
 8001224:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001226:	2300      	movs	r3, #0
 8001228:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800122a:	887b      	ldrh	r3, [r7, #2]
 800122c:	b2db      	uxtb	r3, r3
 800122e:	095b      	lsrs	r3, r3, #5
 8001230:	b2db      	uxtb	r3, r3
 8001232:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 8001234:	887b      	ldrh	r3, [r7, #2]
 8001236:	f003 031f 	and.w	r3, r3, #31
 800123a:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 800123c:	2201      	movs	r2, #1
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	fa02 f303 	lsl.w	r3, r2, r3
 8001244:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001246:	68bb      	ldr	r3, [r7, #8]
 8001248:	2b01      	cmp	r3, #1
 800124a:	d107      	bne.n	800125c <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	899b      	ldrh	r3, [r3, #12]
 8001250:	b29b      	uxth	r3, r3
 8001252:	461a      	mov	r2, r3
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	4013      	ands	r3, r2
 8001258:	617b      	str	r3, [r7, #20]
 800125a:	e011      	b.n	8001280 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	2b02      	cmp	r3, #2
 8001260:	d107      	bne.n	8001272 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	8a1b      	ldrh	r3, [r3, #16]
 8001266:	b29b      	uxth	r3, r3
 8001268:	461a      	mov	r2, r3
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	4013      	ands	r3, r2
 800126e:	617b      	str	r3, [r7, #20]
 8001270:	e006      	b.n	8001280 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	8a9b      	ldrh	r3, [r3, #20]
 8001276:	b29b      	uxth	r3, r3
 8001278:	461a      	mov	r2, r3
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	4013      	ands	r3, r2
 800127e:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001280:	887b      	ldrh	r3, [r7, #2]
 8001282:	0a1b      	lsrs	r3, r3, #8
 8001284:	b29b      	uxth	r3, r3
 8001286:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001288:	2201      	movs	r2, #1
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	fa02 f303 	lsl.w	r3, r2, r3
 8001290:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	881b      	ldrh	r3, [r3, #0]
 8001296:	b29b      	uxth	r3, r3
 8001298:	461a      	mov	r2, r3
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	4013      	ands	r3, r2
 800129e:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d005      	beq.n	80012b2 <USART_GetITStatus+0xa4>
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d002      	beq.n	80012b2 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 80012ac:	2301      	movs	r3, #1
 80012ae:	74fb      	strb	r3, [r7, #19]
 80012b0:	e001      	b.n	80012b6 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 80012b2:	2300      	movs	r3, #0
 80012b4:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80012b6:	7cfb      	ldrb	r3, [r7, #19]
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	371c      	adds	r7, #28
 80012bc:	46bd      	mov	sp, r7
 80012be:	bc80      	pop	{r7}
 80012c0:	4770      	bx	lr
	...

080012c4 <ADC_Initialization>:
/**
 * @brief  Initialize ADC.
 * @param  None
 * @retval None
 */
void ADC_Initialization(void) {
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af00      	add	r7, sp, #0
    /* Structure Declarations */
    ADC_InitTypeDef ADC_InitStruct;

    /* RCC config */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 80012ca:	2101      	movs	r1, #1
 80012cc:	f44f 7000 	mov.w	r0, #512	; 0x200
 80012d0:	f7ff fc4e 	bl	8000b70 <RCC_APB2PeriphClockCmd>
    RCC_ADCCLKConfig(RCC_PCLK2_Div6);	// ADC's clock con't over 14MHz
 80012d4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80012d8:	f7ff fb7e 	bl	80009d8 <RCC_ADCCLKConfig>

    /* GPIO config */
    Pin_Mod(PA1, IN, AN, S50M);
 80012dc:	2332      	movs	r3, #50	; 0x32
 80012de:	2201      	movs	r2, #1
 80012e0:	2101      	movs	r1, #1
 80012e2:	2001      	movs	r0, #1
 80012e4:	f000 f89c 	bl	8001420 <Pin_Mod>

    /* Deinitializes the ADCx peripheral registers to their default reset values */
    ADC_DeInit(ADC1);
 80012e8:	4818      	ldr	r0, [pc, #96]	; (800134c <ADC_Initialization+0x88>)
 80012ea:	f7fe ffa3 	bl	8000234 <ADC_DeInit>

    /* ADC configuration */
    ADC_InitStruct.ADC_ContinuousConvMode = DISABLE;
 80012ee:	2300      	movs	r3, #0
 80012f0:	727b      	strb	r3, [r7, #9]
    ADC_InitStruct.ADC_DataAlign = ADC_DataAlign_Right;
 80012f2:	2300      	movs	r3, #0
 80012f4:	613b      	str	r3, [r7, #16]
    ADC_InitStruct.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 80012f6:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 80012fa:	60fb      	str	r3, [r7, #12]
    ADC_InitStruct.ADC_Mode = ADC_Mode_Independent;
 80012fc:	2300      	movs	r3, #0
 80012fe:	607b      	str	r3, [r7, #4]
    ADC_InitStruct.ADC_NbrOfChannel = 1;
 8001300:	2301      	movs	r3, #1
 8001302:	753b      	strb	r3, [r7, #20]
    ADC_InitStruct.ADC_ScanConvMode = DISABLE;
 8001304:	2300      	movs	r3, #0
 8001306:	723b      	strb	r3, [r7, #8]
    ADC_Init(ADC1, &ADC_InitStruct);
 8001308:	1d3b      	adds	r3, r7, #4
 800130a:	4619      	mov	r1, r3
 800130c:	480f      	ldr	r0, [pc, #60]	; (800134c <ADC_Initialization+0x88>)
 800130e:	f7fe ffcb 	bl	80002a8 <ADC_Init>

    /* Enable */
    ADC_Cmd(ADC1, ENABLE);
 8001312:	2101      	movs	r1, #1
 8001314:	480d      	ldr	r0, [pc, #52]	; (800134c <ADC_Initialization+0x88>)
 8001316:	f7ff f819 	bl	800034c <ADC_Cmd>

    /* ADC Calibration */
    ADC_ResetCalibration(ADC1);	// Reset calibration
 800131a:	480c      	ldr	r0, [pc, #48]	; (800134c <ADC_Initialization+0x88>)
 800131c:	f7ff f831 	bl	8000382 <ADC_ResetCalibration>
    while (ADC_GetResetCalibrationStatus(ADC1) == 1) {
 8001320:	bf00      	nop
 8001322:	480a      	ldr	r0, [pc, #40]	; (800134c <ADC_Initialization+0x88>)
 8001324:	f7ff f83c 	bl	80003a0 <ADC_GetResetCalibrationStatus>
 8001328:	4603      	mov	r3, r0
 800132a:	2b01      	cmp	r3, #1
 800132c:	d0f9      	beq.n	8001322 <ADC_Initialization+0x5e>
    }   // Wait until reset calibration complete
    ADC_StartCalibration(ADC1);	// Start calibration
 800132e:	4807      	ldr	r0, [pc, #28]	; (800134c <ADC_Initialization+0x88>)
 8001330:	f7ff f84d 	bl	80003ce <ADC_StartCalibration>
    while (ADC_GetCalibrationStatus(ADC1) == 1) {
 8001334:	bf00      	nop
 8001336:	4805      	ldr	r0, [pc, #20]	; (800134c <ADC_Initialization+0x88>)
 8001338:	f7ff f858 	bl	80003ec <ADC_GetCalibrationStatus>
 800133c:	4603      	mov	r3, r0
 800133e:	2b01      	cmp	r3, #1
 8001340:	d0f9      	beq.n	8001336 <ADC_Initialization+0x72>
    }	// Wait until calibration complete
}
 8001342:	bf00      	nop
 8001344:	3718      	adds	r7, #24
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	40012400 	.word	0x40012400

08001350 <ADC_GetValue>:
 *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles
 *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles
 * @retval Converted value
 */
uint16_t ADC_GetValue(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank,
        uint8_t ADC_SampleTime) {
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	4608      	mov	r0, r1
 800135a:	4611      	mov	r1, r2
 800135c:	461a      	mov	r2, r3
 800135e:	4603      	mov	r3, r0
 8001360:	70fb      	strb	r3, [r7, #3]
 8001362:	460b      	mov	r3, r1
 8001364:	70bb      	strb	r3, [r7, #2]
 8001366:	4613      	mov	r3, r2
 8001368:	707b      	strb	r3, [r7, #1]
    ADC_RegularChannelConfig(ADCx, ADC_Channel, Rank, ADC_SampleTime); // ADC Config
 800136a:	787b      	ldrb	r3, [r7, #1]
 800136c:	78ba      	ldrb	r2, [r7, #2]
 800136e:	78f9      	ldrb	r1, [r7, #3]
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff f86d 	bl	8000450 <ADC_RegularChannelConfig>
    ADC_SoftwareStartConvCmd(ADCx, ENABLE);			// Software start convert
 8001376:	2101      	movs	r1, #1
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f7ff f84e 	bl	800041a <ADC_SoftwareStartConvCmd>
    while (ADC_GetFlagStatus(ADCx, ADC_FLAG_EOC) == 0) {
 800137e:	bf00      	nop
 8001380:	2102      	movs	r1, #2
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f7ff f939 	bl	80005fa <ADC_GetFlagStatus>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d0f8      	beq.n	8001380 <ADC_GetValue+0x30>
    }   // Wait until convert complete
    return (uint16_t) ADC_GetConversionValue(ADCx);	// Get conversion value
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	f7ff f927 	bl	80005e2 <ADC_GetConversionValue>
 8001394:	4603      	mov	r3, r0
}
 8001396:	4618      	mov	r0, r3
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}

0800139e <GPIO_Initialization>:
 * @brief  Initialization GPIO.
 * @param  None
 * @retval None
 * @attention Please run "RCC_Initialization()" before this function.
 */
void GPIO_Initialization(void) {
 800139e:	b580      	push	{r7, lr}
 80013a0:	b084      	sub	sp, #16
 80013a2:	af00      	add	r7, sp, #0
    /* Structure Declarations */
    GPIO_InitTypeDef GPIO_InitStructure;

    /* Fills each GPIO_InitStruct member with its default value */
    GPIO_StructInit(&GPIO_InitStructure);
 80013a4:	f107 030c 	add.w	r3, r7, #12
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff fa91 	bl	80008d0 <GPIO_StructInit>

    /* Configure the GPIO pin */
    /* STM32 Nucleo-64 board */
    Pin_Mod(LD2, OUT, GPPP, S2M);	// PA5: LED-user
 80013ae:	2302      	movs	r3, #2
 80013b0:	2200      	movs	r2, #0
 80013b2:	2100      	movs	r1, #0
 80013b4:	2005      	movs	r0, #5
 80013b6:	f000 f833 	bl	8001420 <Pin_Mod>
    Pin_Mod(B1, IN, FL, S2M);	// PC13: Button-user
 80013ba:	2302      	movs	r3, #2
 80013bc:	2200      	movs	r2, #0
 80013be:	2101      	movs	r1, #1
 80013c0:	202d      	movs	r0, #45	; 0x2d
 80013c2:	f000 f82d 	bl	8001420 <Pin_Mod>

    /* USART */
    Pin_Mod(PA2, OUT, AFPP, S50M);	// USART2_TX
 80013c6:	2332      	movs	r3, #50	; 0x32
 80013c8:	2202      	movs	r2, #2
 80013ca:	2100      	movs	r1, #0
 80013cc:	2002      	movs	r0, #2
 80013ce:	f000 f827 	bl	8001420 <Pin_Mod>
    Pin_Mod(PA3, IN, FL, S50M);	// USART2_RX//
 80013d2:	2332      	movs	r3, #50	; 0x32
 80013d4:	2200      	movs	r2, #0
 80013d6:	2101      	movs	r1, #1
 80013d8:	2003      	movs	r0, #3
 80013da:	f000 f821 	bl	8001420 <Pin_Mod>
//	/* Motor */
    //5V 
    //
    //

    Pin_Mod(PA7, OUT, AFPP, S50M);	// SG90-PWM
 80013de:	2332      	movs	r3, #50	; 0x32
 80013e0:	2202      	movs	r2, #2
 80013e2:	2100      	movs	r1, #0
 80013e4:	2007      	movs	r0, #7
 80013e6:	f000 f81b 	bl	8001420 <Pin_Mod>
//	GPIO_PinRemapConfig(GPIO_PartialRemap_TIM3, ENABLE);

//	Pin_Mod(PA1, IN, AN, S50M); // ADC

    // EXT
    Pin_Mod(PA0, IN, PD, S50M); // EXT
 80013ea:	2332      	movs	r3, #50	; 0x32
 80013ec:	2202      	movs	r2, #2
 80013ee:	2101      	movs	r1, #1
 80013f0:	2000      	movs	r0, #0
 80013f2:	f000 f815 	bl	8001420 <Pin_Mod>

    EXTI_InitTypeDef EXTI_InitStructure;

    GPIO_EXTILineConfig(GPIO_PortSourceGPIOA, GPIO_PinSource0);
 80013f6:	2100      	movs	r1, #0
 80013f8:	2000      	movs	r0, #0
 80013fa:	f7ff fa7d 	bl	80008f8 <GPIO_EXTILineConfig>

    EXTI_InitStructure.EXTI_Line = EXTI_Line0;
 80013fe:	2301      	movs	r3, #1
 8001400:	607b      	str	r3, [r7, #4]
    EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8001402:	2300      	movs	r3, #0
 8001404:	723b      	strb	r3, [r7, #8]
    EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;
 8001406:	230c      	movs	r3, #12
 8001408:	727b      	strb	r3, [r7, #9]
    EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 800140a:	2301      	movs	r3, #1
 800140c:	72bb      	strb	r3, [r7, #10]
    EXTI_Init(&EXTI_InitStructure);
 800140e:	1d3b      	adds	r3, r7, #4
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff f90b 	bl	800062c <EXTI_Init>
}
 8001416:	bf00      	nop
 8001418:	3710      	adds	r7, #16
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
	...

08001420 <Pin_Mod>:
 * 		     2:  2MHz.
 * 		    10: 10MHz.
 * 		    50: 50MHz.
 * @retval None
 */
void Pin_Mod(u8 PortPin, u8 INout, u8 Mode, u8 Speed) {
 8001420:	b590      	push	{r4, r7, lr}
 8001422:	b085      	sub	sp, #20
 8001424:	af00      	add	r7, sp, #0
 8001426:	4604      	mov	r4, r0
 8001428:	4608      	mov	r0, r1
 800142a:	4611      	mov	r1, r2
 800142c:	461a      	mov	r2, r3
 800142e:	4623      	mov	r3, r4
 8001430:	71fb      	strb	r3, [r7, #7]
 8001432:	4603      	mov	r3, r0
 8001434:	71bb      	strb	r3, [r7, #6]
 8001436:	460b      	mov	r3, r1
 8001438:	717b      	strb	r3, [r7, #5]
 800143a:	4613      	mov	r3, r2
 800143c:	713b      	strb	r3, [r7, #4]
    /* Structure Declarations */
    GPIO_InitTypeDef GPIO_InitStructure;

    // GPIO_Speed
    switch (Speed) {
 800143e:	793b      	ldrb	r3, [r7, #4]
 8001440:	2b0a      	cmp	r3, #10
 8001442:	d007      	beq.n	8001454 <Pin_Mod+0x34>
 8001444:	2b32      	cmp	r3, #50	; 0x32
 8001446:	d008      	beq.n	800145a <Pin_Mod+0x3a>
 8001448:	2b02      	cmp	r3, #2
 800144a:	d000      	beq.n	800144e <Pin_Mod+0x2e>
        break;
    case S50M:	// S50M:50
        GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
        break;
    default:
        break;
 800144c:	e008      	b.n	8001460 <Pin_Mod+0x40>
        GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 800144e:	2302      	movs	r3, #2
 8001450:	73bb      	strb	r3, [r7, #14]
        break;
 8001452:	e005      	b.n	8001460 <Pin_Mod+0x40>
        GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 8001454:	2301      	movs	r3, #1
 8001456:	73bb      	strb	r3, [r7, #14]
        break;
 8001458:	e002      	b.n	8001460 <Pin_Mod+0x40>
        GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800145a:	2303      	movs	r3, #3
 800145c:	73bb      	strb	r3, [r7, #14]
        break;
 800145e:	bf00      	nop
    }

    // GPIO_Mode
    if (INout == OUT) { // OUT:0
 8001460:	79bb      	ldrb	r3, [r7, #6]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d11a      	bne.n	800149c <Pin_Mod+0x7c>
        switch (Mode) {
 8001466:	797b      	ldrb	r3, [r7, #5]
 8001468:	2b03      	cmp	r3, #3
 800146a:	d835      	bhi.n	80014d8 <Pin_Mod+0xb8>
 800146c:	a201      	add	r2, pc, #4	; (adr r2, 8001474 <Pin_Mod+0x54>)
 800146e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001472:	bf00      	nop
 8001474:	08001485 	.word	0x08001485
 8001478:	0800148b 	.word	0x0800148b
 800147c:	08001491 	.word	0x08001491
 8001480:	08001497 	.word	0x08001497
        case GPPP:	// GPPP:0
            GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8001484:	2310      	movs	r3, #16
 8001486:	73fb      	strb	r3, [r7, #15]
            break;
 8001488:	e029      	b.n	80014de <Pin_Mod+0xbe>
        case GPOD:	// GPOD:1
            GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 800148a:	2314      	movs	r3, #20
 800148c:	73fb      	strb	r3, [r7, #15]
            break;
 800148e:	e026      	b.n	80014de <Pin_Mod+0xbe>
        case AFPP:	// AFPP:2
            GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8001490:	2318      	movs	r3, #24
 8001492:	73fb      	strb	r3, [r7, #15]
            break;
 8001494:	e023      	b.n	80014de <Pin_Mod+0xbe>
        case AFOD:	// AFOD:3
            GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
 8001496:	231c      	movs	r3, #28
 8001498:	73fb      	strb	r3, [r7, #15]
            break;
 800149a:	e020      	b.n	80014de <Pin_Mod+0xbe>
        default:
            break;
        }
    } else if (INout == IN) {   // IN:1
 800149c:	79bb      	ldrb	r3, [r7, #6]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d11d      	bne.n	80014de <Pin_Mod+0xbe>
        switch (Mode) {
 80014a2:	797b      	ldrb	r3, [r7, #5]
 80014a4:	2b03      	cmp	r3, #3
 80014a6:	d819      	bhi.n	80014dc <Pin_Mod+0xbc>
 80014a8:	a201      	add	r2, pc, #4	; (adr r2, 80014b0 <Pin_Mod+0x90>)
 80014aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014ae:	bf00      	nop
 80014b0:	080014c1 	.word	0x080014c1
 80014b4:	080014c7 	.word	0x080014c7
 80014b8:	080014cd 	.word	0x080014cd
 80014bc:	080014d3 	.word	0x080014d3
        case FL:	// FL:0
            GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80014c0:	2304      	movs	r3, #4
 80014c2:	73fb      	strb	r3, [r7, #15]
            break;
 80014c4:	e00b      	b.n	80014de <Pin_Mod+0xbe>
        case AN:	// AN:1
            GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80014c6:	2300      	movs	r3, #0
 80014c8:	73fb      	strb	r3, [r7, #15]
            break;
 80014ca:	e008      	b.n	80014de <Pin_Mod+0xbe>
        case PD:	// PD:2
            GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 80014cc:	2328      	movs	r3, #40	; 0x28
 80014ce:	73fb      	strb	r3, [r7, #15]
            break;
 80014d0:	e005      	b.n	80014de <Pin_Mod+0xbe>
        case PU:	// PU:3
            GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 80014d2:	2348      	movs	r3, #72	; 0x48
 80014d4:	73fb      	strb	r3, [r7, #15]
            break;
 80014d6:	e002      	b.n	80014de <Pin_Mod+0xbe>
            break;
 80014d8:	bf00      	nop
 80014da:	e000      	b.n	80014de <Pin_Mod+0xbe>
        default:
            break;
 80014dc:	bf00      	nop
        }
    }

    // GPIO_Pin & GPIO_Init() function.
    if (PortPin <= 15) {	    // Port-A:  0~15
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	2b0f      	cmp	r3, #15
 80014e2:	d80c      	bhi.n	80014fe <Pin_Mod+0xde>
        GPIO_InitStructure.GPIO_Pin = ((uint16_t) (0x0001 << PortPin));
 80014e4:	79fb      	ldrb	r3, [r7, #7]
 80014e6:	2201      	movs	r2, #1
 80014e8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ec:	b29b      	uxth	r3, r3
 80014ee:	81bb      	strh	r3, [r7, #12]
        GPIO_Init(GPIOA, &GPIO_InitStructure);
 80014f0:	f107 030c 	add.w	r3, r7, #12
 80014f4:	4619      	mov	r1, r3
 80014f6:	4825      	ldr	r0, [pc, #148]	; (800158c <Pin_Mod+0x16c>)
 80014f8:	f7ff f92e 	bl	8000758 <GPIO_Init>
        GPIO_Init(GPIOE, &GPIO_InitStructure);
    } else {
        /* Null */;             // Out of range(0~79)
    }

}
 80014fc:	e042      	b.n	8001584 <Pin_Mod+0x164>
    } else if (PortPin <= 31) {	// Port-B: 16~31
 80014fe:	79fb      	ldrb	r3, [r7, #7]
 8001500:	2b1f      	cmp	r3, #31
 8001502:	d80d      	bhi.n	8001520 <Pin_Mod+0x100>
        GPIO_InitStructure.GPIO_Pin = ((uint16_t) (0x0001 << (PortPin - 16)));
 8001504:	79fb      	ldrb	r3, [r7, #7]
 8001506:	3b10      	subs	r3, #16
 8001508:	2201      	movs	r2, #1
 800150a:	fa02 f303 	lsl.w	r3, r2, r3
 800150e:	b29b      	uxth	r3, r3
 8001510:	81bb      	strh	r3, [r7, #12]
        GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001512:	f107 030c 	add.w	r3, r7, #12
 8001516:	4619      	mov	r1, r3
 8001518:	481d      	ldr	r0, [pc, #116]	; (8001590 <Pin_Mod+0x170>)
 800151a:	f7ff f91d 	bl	8000758 <GPIO_Init>
}
 800151e:	e031      	b.n	8001584 <Pin_Mod+0x164>
    } else if (PortPin <= 47) {	// Port-C: 32~47
 8001520:	79fb      	ldrb	r3, [r7, #7]
 8001522:	2b2f      	cmp	r3, #47	; 0x2f
 8001524:	d80d      	bhi.n	8001542 <Pin_Mod+0x122>
        GPIO_InitStructure.GPIO_Pin = ((uint16_t) (0x0001 << (PortPin - 32)));
 8001526:	79fb      	ldrb	r3, [r7, #7]
 8001528:	3b20      	subs	r3, #32
 800152a:	2201      	movs	r2, #1
 800152c:	fa02 f303 	lsl.w	r3, r2, r3
 8001530:	b29b      	uxth	r3, r3
 8001532:	81bb      	strh	r3, [r7, #12]
        GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001534:	f107 030c 	add.w	r3, r7, #12
 8001538:	4619      	mov	r1, r3
 800153a:	4816      	ldr	r0, [pc, #88]	; (8001594 <Pin_Mod+0x174>)
 800153c:	f7ff f90c 	bl	8000758 <GPIO_Init>
}
 8001540:	e020      	b.n	8001584 <Pin_Mod+0x164>
    } else if (PortPin <= 63) {	// Port-D: 48~63
 8001542:	79fb      	ldrb	r3, [r7, #7]
 8001544:	2b3f      	cmp	r3, #63	; 0x3f
 8001546:	d80d      	bhi.n	8001564 <Pin_Mod+0x144>
        GPIO_InitStructure.GPIO_Pin = ((uint16_t) (0x0001 << (PortPin - 48)));
 8001548:	79fb      	ldrb	r3, [r7, #7]
 800154a:	3b30      	subs	r3, #48	; 0x30
 800154c:	2201      	movs	r2, #1
 800154e:	fa02 f303 	lsl.w	r3, r2, r3
 8001552:	b29b      	uxth	r3, r3
 8001554:	81bb      	strh	r3, [r7, #12]
        GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001556:	f107 030c 	add.w	r3, r7, #12
 800155a:	4619      	mov	r1, r3
 800155c:	480e      	ldr	r0, [pc, #56]	; (8001598 <Pin_Mod+0x178>)
 800155e:	f7ff f8fb 	bl	8000758 <GPIO_Init>
}
 8001562:	e00f      	b.n	8001584 <Pin_Mod+0x164>
    } else if (PortPin <= 79) {	// Port-E: 64~79
 8001564:	79fb      	ldrb	r3, [r7, #7]
 8001566:	2b4f      	cmp	r3, #79	; 0x4f
 8001568:	d80c      	bhi.n	8001584 <Pin_Mod+0x164>
        GPIO_InitStructure.GPIO_Pin = ((uint16_t) (0x0001 << (PortPin - 64)));
 800156a:	79fb      	ldrb	r3, [r7, #7]
 800156c:	3b40      	subs	r3, #64	; 0x40
 800156e:	2201      	movs	r2, #1
 8001570:	fa02 f303 	lsl.w	r3, r2, r3
 8001574:	b29b      	uxth	r3, r3
 8001576:	81bb      	strh	r3, [r7, #12]
        GPIO_Init(GPIOE, &GPIO_InitStructure);
 8001578:	f107 030c 	add.w	r3, r7, #12
 800157c:	4619      	mov	r1, r3
 800157e:	4807      	ldr	r0, [pc, #28]	; (800159c <Pin_Mod+0x17c>)
 8001580:	f7ff f8ea 	bl	8000758 <GPIO_Init>
}
 8001584:	bf00      	nop
 8001586:	3714      	adds	r7, #20
 8001588:	46bd      	mov	sp, r7
 800158a:	bd90      	pop	{r4, r7, pc}
 800158c:	40010800 	.word	0x40010800
 8001590:	40010c00 	.word	0x40010c00
 8001594:	40011000 	.word	0x40011000
 8001598:	40011400 	.word	0x40011400
 800159c:	40011800 	.word	0x40011800

080015a0 <Pin_Clr>:
 * 		This parameter should be: 0 ~ 79
 * 		 0~15:PA0~PA15; 16~31:PB0~PB15; 32~47:PC0~PC15;
 * 		48~63:PD0~PD15; 64~79:PE0~PE15
 * @retval None
 */
void Pin_Clr(u8 PortPin) {
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	4603      	mov	r3, r0
 80015a8:	71fb      	strb	r3, [r7, #7]
    if (PortPin <= 15)								// Port-A:  0~15
 80015aa:	79fb      	ldrb	r3, [r7, #7]
 80015ac:	2b0f      	cmp	r3, #15
 80015ae:	d809      	bhi.n	80015c4 <Pin_Clr+0x24>
        GPIOA->BRR |= (0x0001 << PortPin);
 80015b0:	4922      	ldr	r1, [pc, #136]	; (800163c <Pin_Clr+0x9c>)
 80015b2:	4b22      	ldr	r3, [pc, #136]	; (800163c <Pin_Clr+0x9c>)
 80015b4:	695b      	ldr	r3, [r3, #20]
 80015b6:	79fa      	ldrb	r2, [r7, #7]
 80015b8:	2001      	movs	r0, #1
 80015ba:	fa00 f202 	lsl.w	r2, r0, r2
 80015be:	4313      	orrs	r3, r2
 80015c0:	614b      	str	r3, [r1, #20]
    else if (PortPin <= 79)							// Port-E: 64~79
        GPIOE->BRR |= (0x0001 << (PortPin - 64));
    else
        // Out of range(0~79)
        /* Null */;
}
 80015c2:	e036      	b.n	8001632 <Pin_Clr+0x92>
    else if (PortPin <= 31)							// Port-B: 16~31
 80015c4:	79fb      	ldrb	r3, [r7, #7]
 80015c6:	2b1f      	cmp	r3, #31
 80015c8:	d80a      	bhi.n	80015e0 <Pin_Clr+0x40>
        GPIOB->BRR |= (0x0001 << (PortPin - 16));
 80015ca:	491d      	ldr	r1, [pc, #116]	; (8001640 <Pin_Clr+0xa0>)
 80015cc:	4b1c      	ldr	r3, [pc, #112]	; (8001640 <Pin_Clr+0xa0>)
 80015ce:	695b      	ldr	r3, [r3, #20]
 80015d0:	79fa      	ldrb	r2, [r7, #7]
 80015d2:	3a10      	subs	r2, #16
 80015d4:	2001      	movs	r0, #1
 80015d6:	fa00 f202 	lsl.w	r2, r0, r2
 80015da:	4313      	orrs	r3, r2
 80015dc:	614b      	str	r3, [r1, #20]
}
 80015de:	e028      	b.n	8001632 <Pin_Clr+0x92>
    else if (PortPin <= 47)							// Port-C: 32~47
 80015e0:	79fb      	ldrb	r3, [r7, #7]
 80015e2:	2b2f      	cmp	r3, #47	; 0x2f
 80015e4:	d80a      	bhi.n	80015fc <Pin_Clr+0x5c>
        GPIOC->BRR |= (0x0001 << (PortPin - 32));
 80015e6:	4917      	ldr	r1, [pc, #92]	; (8001644 <Pin_Clr+0xa4>)
 80015e8:	4b16      	ldr	r3, [pc, #88]	; (8001644 <Pin_Clr+0xa4>)
 80015ea:	695b      	ldr	r3, [r3, #20]
 80015ec:	79fa      	ldrb	r2, [r7, #7]
 80015ee:	3a20      	subs	r2, #32
 80015f0:	2001      	movs	r0, #1
 80015f2:	fa00 f202 	lsl.w	r2, r0, r2
 80015f6:	4313      	orrs	r3, r2
 80015f8:	614b      	str	r3, [r1, #20]
}
 80015fa:	e01a      	b.n	8001632 <Pin_Clr+0x92>
    else if (PortPin <= 63)							// Port-D: 48~63
 80015fc:	79fb      	ldrb	r3, [r7, #7]
 80015fe:	2b3f      	cmp	r3, #63	; 0x3f
 8001600:	d80a      	bhi.n	8001618 <Pin_Clr+0x78>
        GPIOD->BRR |= (0x0001 << (PortPin - 48));
 8001602:	4911      	ldr	r1, [pc, #68]	; (8001648 <Pin_Clr+0xa8>)
 8001604:	4b10      	ldr	r3, [pc, #64]	; (8001648 <Pin_Clr+0xa8>)
 8001606:	695b      	ldr	r3, [r3, #20]
 8001608:	79fa      	ldrb	r2, [r7, #7]
 800160a:	3a30      	subs	r2, #48	; 0x30
 800160c:	2001      	movs	r0, #1
 800160e:	fa00 f202 	lsl.w	r2, r0, r2
 8001612:	4313      	orrs	r3, r2
 8001614:	614b      	str	r3, [r1, #20]
}
 8001616:	e00c      	b.n	8001632 <Pin_Clr+0x92>
    else if (PortPin <= 79)							// Port-E: 64~79
 8001618:	79fb      	ldrb	r3, [r7, #7]
 800161a:	2b4f      	cmp	r3, #79	; 0x4f
 800161c:	d809      	bhi.n	8001632 <Pin_Clr+0x92>
        GPIOE->BRR |= (0x0001 << (PortPin - 64));
 800161e:	490b      	ldr	r1, [pc, #44]	; (800164c <Pin_Clr+0xac>)
 8001620:	4b0a      	ldr	r3, [pc, #40]	; (800164c <Pin_Clr+0xac>)
 8001622:	695b      	ldr	r3, [r3, #20]
 8001624:	79fa      	ldrb	r2, [r7, #7]
 8001626:	3a40      	subs	r2, #64	; 0x40
 8001628:	2001      	movs	r0, #1
 800162a:	fa00 f202 	lsl.w	r2, r0, r2
 800162e:	4313      	orrs	r3, r2
 8001630:	614b      	str	r3, [r1, #20]
}
 8001632:	bf00      	nop
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	bc80      	pop	{r7}
 800163a:	4770      	bx	lr
 800163c:	40010800 	.word	0x40010800
 8001640:	40010c00 	.word	0x40010c00
 8001644:	40011000 	.word	0x40011000
 8001648:	40011400 	.word	0x40011400
 800164c:	40011800 	.word	0x40011800

08001650 <NVIC_Initialization>:
/**
 * @brief  Initialize NVIC.
 * @param  None
 * @retval None
 */
void NVIC_Initialization(void) {
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
    NVIC_InitTypeDef NVIC_InitStructure;	// Structure Declarations

    /* Configures the priority grouping */
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 8001656:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800165a:	f7fe fd77 	bl	800014c <NVIC_PriorityGroupConfig>

    /* Configure the NVIC */
    NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 800165e:	2326      	movs	r3, #38	; 0x26
 8001660:	713b      	strb	r3, [r7, #4]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8001662:	2301      	movs	r3, #1
 8001664:	717b      	strb	r3, [r7, #5]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001666:	2300      	movs	r3, #0
 8001668:	71bb      	strb	r3, [r7, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800166a:	2301      	movs	r3, #1
 800166c:	71fb      	strb	r3, [r7, #7]
    NVIC_Init(&NVIC_InitStructure);
 800166e:	1d3b      	adds	r3, r7, #4
 8001670:	4618      	mov	r0, r3
 8001672:	f7fe fd7d 	bl	8000170 <NVIC_Init>

    NVIC_InitStructure.NVIC_IRQChannel = EXTI0_IRQn;
 8001676:	2306      	movs	r3, #6
 8001678:	713b      	strb	r3, [r7, #4]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800167a:	2300      	movs	r3, #0
 800167c:	717b      	strb	r3, [r7, #5]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800167e:	2300      	movs	r3, #0
 8001680:	71bb      	strb	r3, [r7, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001682:	2301      	movs	r3, #1
 8001684:	71fb      	strb	r3, [r7, #7]
    NVIC_Init(&NVIC_InitStructure);
 8001686:	1d3b      	adds	r3, r7, #4
 8001688:	4618      	mov	r0, r3
 800168a:	f7fe fd71 	bl	8000170 <NVIC_Init>
}
 800168e:	bf00      	nop
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
	...

08001698 <PWM_Initialization>:
/**
 * @brief  Initialize PWM.
 * @param  None
 * @retval None
 */
void PWM_Initialization(void) {
 8001698:	b580      	push	{r7, lr}
 800169a:	b088      	sub	sp, #32
 800169c:	af00      	add	r7, sp, #0
    TIM_OCInitTypeDef TIM_OCInitStructure;

//    TIM_OCStructInit(& TIM_OCInitStructure);

    /* Time base configuration */
    TIM_TimeBaseStructure.TIM_Period = 14399; // Set the Auto-Reload value
 800169e:	f643 033f 	movw	r3, #14399	; 0x383f
 80016a2:	833b      	strh	r3, [r7, #24]
    TIM_TimeBaseStructure.TIM_Prescaler = 10; // Set the Prescaler value
 80016a4:	230a      	movs	r3, #10
 80016a6:	82bb      	strh	r3, [r7, #20]
    TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80016a8:	2300      	movs	r3, #0
 80016aa:	837b      	strh	r3, [r7, #26]
    TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up; // Select the Counter Mode
 80016ac:	2300      	movs	r3, #0
 80016ae:	82fb      	strh	r3, [r7, #22]
    TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure);
 80016b0:	f107 0314 	add.w	r3, r7, #20
 80016b4:	4619      	mov	r1, r3
 80016b6:	4810      	ldr	r0, [pc, #64]	; (80016f8 <PWM_Initialization+0x60>)
 80016b8:	f7ff fab4 	bl	8000c24 <TIM_TimeBaseInit>

    /* PWM1 Mode configuration */
    TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80016bc:	2360      	movs	r3, #96	; 0x60
 80016be:	80bb      	strh	r3, [r7, #4]
    TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80016c0:	2301      	movs	r3, #1
 80016c2:	80fb      	strh	r3, [r7, #6]
    TIM_OCInitStructure.TIM_Pulse = 530;    // TIM_Pulse=CCR1
 80016c4:	f240 2312 	movw	r3, #530	; 0x212
 80016c8:	817b      	strh	r3, [r7, #10]
    TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 80016ca:	2300      	movs	r3, #0
 80016cc:	81bb      	strh	r3, [r7, #12]
//    TIM_OC2Init(TIM3, &TIM_OCInitStructure);    // TIM3_CH2
    TIM_OC2Init(TIM3, &TIM_OCInitStructure);    // TIM3_CH1
 80016ce:	1d3b      	adds	r3, r7, #4
 80016d0:	4619      	mov	r1, r3
 80016d2:	4809      	ldr	r0, [pc, #36]	; (80016f8 <PWM_Initialization+0x60>)
 80016d4:	f7ff fb22 	bl	8000d1c <TIM_OC2Init>
    // TIM3_CH2 (Motor1)
//    TIM_OC2PreloadConfig(TIM3, TIM_OCPreload_Enable);    // TIMx peripheral Preload register on CCR1
//    TIM_ARRPreloadConfig(TIM3, ENABLE);                    // TIMx peripheral Preload register on ARR
//    TIM_Cmd(TIM3, ENABLE);                                // The specified TIM peripheral
    // TIM3_CH1 (Motor0)
    TIM_OC2PreloadConfig(TIM3, TIM_OCPreload_Enable); // TIMx peripheral Preload register on CCR1
 80016d8:	2108      	movs	r1, #8
 80016da:	4807      	ldr	r0, [pc, #28]	; (80016f8 <PWM_Initialization+0x60>)
 80016dc:	f7ff fbe4 	bl	8000ea8 <TIM_OC2PreloadConfig>
    TIM_ARRPreloadConfig(TIM3, ENABLE); // TIMx peripheral Preload register on ARR
 80016e0:	2101      	movs	r1, #1
 80016e2:	4805      	ldr	r0, [pc, #20]	; (80016f8 <PWM_Initialization+0x60>)
 80016e4:	f7ff fbc1 	bl	8000e6a <TIM_ARRPreloadConfig>
    TIM_Cmd(TIM3, ENABLE);                       // The specified TIM peripheral
 80016e8:	2101      	movs	r1, #1
 80016ea:	4803      	ldr	r0, [pc, #12]	; (80016f8 <PWM_Initialization+0x60>)
 80016ec:	f7ff fb9e 	bl	8000e2c <TIM_Cmd>
}
 80016f0:	bf00      	nop
 80016f2:	3720      	adds	r7, #32
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	40000400 	.word	0x40000400

080016fc <RCC_Initialization>:
  * @param  None
  * @retval None
  * @attention Please run this function before any other initialization.
  */
void RCC_Initialization(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0

	/* Resets the RCC clock configuration to the default reset state */
	RCC_DeInit();
 8001700:	f7ff f93c 	bl	800097c <RCC_DeInit>

	/* RCC APB1 */
	RCC_APB1PeriphClockCmd(	RCC_APB1Periph_USART2	|
 8001704:	2101      	movs	r1, #1
 8001706:	f04f 1002 	mov.w	r0, #131074	; 0x20002
 800170a:	f7ff fa4f 	bl	8000bac <RCC_APB1PeriphClockCmd>
							RCC_APB1Periph_TIM3		,
							ENABLE);

	/* RCC APB2 */
	RCC_APB2PeriphClockCmd(	RCC_APB2Periph_GPIOA |
 800170e:	2101      	movs	r1, #1
 8001710:	207c      	movs	r0, #124	; 0x7c
 8001712:	f7ff fa2d 	bl	8000b70 <RCC_APB2PeriphClockCmd>
							RCC_APB2Periph_GPIOD |
							RCC_APB2Periph_GPIOE,
//							RCC_APB2Periph_ADC1,
//							RCC_APB2Periph_AFIO,
							ENABLE);
}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
	...

0800171c <USART_Initialization>:
  * @param  None
  * @retval None
  * @attention Please run "RCC_Initialization()" before this function.
  */
void USART_Initialization(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
	/* Structure Declarations */
	USART_InitTypeDef USART_InitStructure;

//	USART_DeInit(USART2);
	USART_StructInit(&USART_InitStructure);	// Fills each USART_InitStruct member with its default value
 8001722:	463b      	mov	r3, r7
 8001724:	4618      	mov	r0, r3
 8001726:	f7ff fca5 	bl	8001074 <USART_StructInit>
	 * - One Stop Bit
	 * - No parity
	 * - Hardware flow control disabled (RTS and CTS signals)
	 * - Receive and transmit enabled
	 */
	USART_InitStructure.USART_BaudRate = 9600;
 800172a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800172e:	603b      	str	r3, [r7, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8001730:	2300      	movs	r3, #0
 8001732:	80bb      	strh	r3, [r7, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8001734:	2300      	movs	r3, #0
 8001736:	80fb      	strh	r3, [r7, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 8001738:	2300      	movs	r3, #0
 800173a:	813b      	strh	r3, [r7, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800173c:	2300      	movs	r3, #0
 800173e:	81bb      	strh	r3, [r7, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001740:	230c      	movs	r3, #12
 8001742:	817b      	strh	r3, [r7, #10]
	USART_Init(USART2, &USART_InitStructure);
 8001744:	463b      	mov	r3, r7
 8001746:	4619      	mov	r1, r3
 8001748:	480a      	ldr	r0, [pc, #40]	; (8001774 <USART_Initialization+0x58>)
 800174a:	f7ff fbd9 	bl	8000f00 <USART_Init>

	/* Enable "Receive data register not empty" interrupt */
	USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 800174e:	2201      	movs	r2, #1
 8001750:	f240 5125 	movw	r1, #1317	; 0x525
 8001754:	4807      	ldr	r0, [pc, #28]	; (8001774 <USART_Initialization+0x58>)
 8001756:	f7ff fcc8 	bl	80010ea <USART_ITConfig>

	/* Enable USART */
	USART_Cmd(USART2, ENABLE);
 800175a:	2101      	movs	r1, #1
 800175c:	4805      	ldr	r0, [pc, #20]	; (8001774 <USART_Initialization+0x58>)
 800175e:	f7ff fca5 	bl	80010ac <USART_Cmd>

	/* Clear "Transmission Complete" flag, 1 */
	USART_ClearFlag(USART2, USART_FLAG_TC);
 8001762:	2140      	movs	r1, #64	; 0x40
 8001764:	4803      	ldr	r0, [pc, #12]	; (8001774 <USART_Initialization+0x58>)
 8001766:	f7ff fd42 	bl	80011ee <USART_ClearFlag>
}
 800176a:	bf00      	nop
 800176c:	3710      	adds	r7, #16
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	40004400 	.word	0x40004400

08001778 <USART_Send>:
  *   				USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_Send(USART_TypeDef* USARTx, uint8_t* Data)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	6039      	str	r1, [r7, #0]
	for (int i = 0; Data[i] != '\0'; i++)
 8001782:	2300      	movs	r3, #0
 8001784:	60fb      	str	r3, [r7, #12]
 8001786:	e013      	b.n	80017b0 <USART_Send+0x38>
	{
		/* Transmits single data through the USARTx peripheral */
		USART_SendData(USARTx, (uint16_t)Data[i]);
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	683a      	ldr	r2, [r7, #0]
 800178c:	4413      	add	r3, r2
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	b29b      	uxth	r3, r3
 8001792:	4619      	mov	r1, r3
 8001794:	6878      	ldr	r0, [r7, #4]
 8001796:	f7ff fcef 	bl	8001178 <USART_SendData>

		/* Wait until transmission complete, use TC or TXE flag */
		while(USART_GetFlagStatus(USARTx, USART_FLAG_TC) == RESET)
 800179a:	bf00      	nop
 800179c:	2140      	movs	r1, #64	; 0x40
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f7ff fd0a 	bl	80011b8 <USART_GetFlagStatus>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d0f8      	beq.n	800179c <USART_Send+0x24>
	for (int i = 0; Data[i] != '\0'; i++)
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	3301      	adds	r3, #1
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	683a      	ldr	r2, [r7, #0]
 80017b4:	4413      	add	r3, r2
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d1e5      	bne.n	8001788 <USART_Send+0x10>
		{/* Null */}
	}
}
 80017bc:	bf00      	nop
 80017be:	3710      	adds	r7, #16
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}

080017c4 <main>:
 **
 **  Abstract: main program
 **
 **===========================================================================
 */
int main(void) {
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
    /* Initialization */
    // Functions & Setups
    RCC_Initialization();
 80017c8:	f7ff ff98 	bl	80016fc <RCC_Initialization>
    GPIO_Initialization();
 80017cc:	f7ff fde7 	bl	800139e <GPIO_Initialization>
    ADC_Initialization();
 80017d0:	f7ff fd78 	bl	80012c4 <ADC_Initialization>
    USART_Initialization();
 80017d4:	f7ff ffa2 	bl	800171c <USART_Initialization>
    PWM_Initialization();
 80017d8:	f7ff ff5e 	bl	8001698 <PWM_Initialization>
    NVIC_Initialization();
 80017dc:	f7ff ff38 	bl	8001650 <NVIC_Initialization>

    // User-LED
    Pin_Clr(LD2);
 80017e0:	2005      	movs	r0, #5
 80017e2:	f7ff fedd 	bl	80015a0 <Pin_Clr>

    // Motor
//    MotorCtrl(530);
    TIM_SetCompare2(TIM3, 530);
 80017e6:	f240 2112 	movw	r1, #530	; 0x212
 80017ea:	481c      	ldr	r0, [pc, #112]	; (800185c <main+0x98>)
 80017ec:	f7ff fb79 	bl	8000ee2 <TIM_SetCompare2>

    while (1) {
        USART_Send(USART2, Number_TO_String(TIM3->CCR2));
 80017f0:	4b1a      	ldr	r3, [pc, #104]	; (800185c <main+0x98>)
 80017f2:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80017f4:	b29b      	uxth	r3, r3
 80017f6:	4618      	mov	r0, r3
 80017f8:	f000 f91a 	bl	8001a30 <Number_TO_String>
 80017fc:	4603      	mov	r3, r0
 80017fe:	4619      	mov	r1, r3
 8001800:	4817      	ldr	r0, [pc, #92]	; (8001860 <main+0x9c>)
 8001802:	f7ff ffb9 	bl	8001778 <USART_Send>
        USART_Send(USART2, "  ");
 8001806:	4917      	ldr	r1, [pc, #92]	; (8001864 <main+0xa0>)
 8001808:	4815      	ldr	r0, [pc, #84]	; (8001860 <main+0x9c>)
 800180a:	f7ff ffb5 	bl	8001778 <USART_Send>
        USART_Send(USART2, Number_TO_String(POTdir));
 800180e:	4b16      	ldr	r3, [pc, #88]	; (8001868 <main+0xa4>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	b29b      	uxth	r3, r3
 8001814:	4618      	mov	r0, r3
 8001816:	f000 f90b 	bl	8001a30 <Number_TO_String>
 800181a:	4603      	mov	r3, r0
 800181c:	4619      	mov	r1, r3
 800181e:	4810      	ldr	r0, [pc, #64]	; (8001860 <main+0x9c>)
 8001820:	f7ff ffaa 	bl	8001778 <USART_Send>
        USART_Send(USART2, "  ");
 8001824:	490f      	ldr	r1, [pc, #60]	; (8001864 <main+0xa0>)
 8001826:	480e      	ldr	r0, [pc, #56]	; (8001860 <main+0x9c>)
 8001828:	f7ff ffa6 	bl	8001778 <USART_Send>
        USART_Send(USART2,Number_TO_String(ADC_GetValue(ADC1,
 800182c:	2305      	movs	r3, #5
 800182e:	2201      	movs	r2, #1
 8001830:	2101      	movs	r1, #1
 8001832:	480e      	ldr	r0, [pc, #56]	; (800186c <main+0xa8>)
 8001834:	f7ff fd8c 	bl	8001350 <ADC_GetValue>
 8001838:	4603      	mov	r3, r0
 800183a:	4618      	mov	r0, r3
 800183c:	f000 f8f8 	bl	8001a30 <Number_TO_String>
 8001840:	4603      	mov	r3, r0
 8001842:	4619      	mov	r1, r3
 8001844:	4806      	ldr	r0, [pc, #24]	; (8001860 <main+0x9c>)
 8001846:	f7ff ff97 	bl	8001778 <USART_Send>
                                                        ADC_Channel_1,
                                                        1,
                                                        ADC_SampleTime_55Cycles5)));
        USART_Send(USART2, "\n");
 800184a:	4909      	ldr	r1, [pc, #36]	; (8001870 <main+0xac>)
 800184c:	4804      	ldr	r0, [pc, #16]	; (8001860 <main+0x9c>)
 800184e:	f7ff ff93 	bl	8001778 <USART_Send>

        Delay_normal(0x8FFFF);
 8001852:	4808      	ldr	r0, [pc, #32]	; (8001874 <main+0xb0>)
 8001854:	f000 f900 	bl	8001a58 <Delay_normal>
        USART_Send(USART2, Number_TO_String(TIM3->CCR2));
 8001858:	e7ca      	b.n	80017f0 <main+0x2c>
 800185a:	bf00      	nop
 800185c:	40000400 	.word	0x40000400
 8001860:	40004400 	.word	0x40004400
 8001864:	08001fd0 	.word	0x08001fd0
 8001868:	20000030 	.word	0x20000030
 800186c:	40012400 	.word	0x40012400
 8001870:	08001fd4 	.word	0x08001fd4
 8001874:	0008ffff 	.word	0x0008ffff

08001878 <MotorCtrl>:
    }
}

void MotorCtrl(u16 TargetCCR) {
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	4603      	mov	r3, r0
 8001880:	80fb      	strh	r3, [r7, #6]
    if ((POTdir == 1)
 8001882:	4b64      	ldr	r3, [pc, #400]	; (8001a14 <MotorCtrl+0x19c>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	2b01      	cmp	r3, #1
 8001888:	d017      	beq.n	80018ba <MotorCtrl+0x42>
     || (ADC_GetValue(ADC1, ADC_Channel_1, 1, ADC_SampleTime_55Cycles5)
 800188a:	2305      	movs	r3, #5
 800188c:	2201      	movs	r2, #1
 800188e:	2101      	movs	r1, #1
 8001890:	4861      	ldr	r0, [pc, #388]	; (8001a18 <MotorCtrl+0x1a0>)
 8001892:	f7ff fd5d 	bl	8001350 <ADC_GetValue>
 8001896:	4603      	mov	r3, r0
 8001898:	2b4c      	cmp	r3, #76	; 0x4c
 800189a:	d821      	bhi.n	80018e0 <MotorCtrl+0x68>
         <= LimPos_Straight)) { //Str-Max
        while ((TargetCCR > (TIM3->CCR2))
 800189c:	e00d      	b.n	80018ba <MotorCtrl+0x42>
            && (ADC_GetValue(ADC1, ADC_Channel_1, 1, ADC_SampleTime_55Cycles5)
                < LimPos_Bent)) {
            u16 NowCCR = (TIM3->CCR2);
 800189e:	4b5f      	ldr	r3, [pc, #380]	; (8001a1c <MotorCtrl+0x1a4>)
 80018a0:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80018a2:	817b      	strh	r3, [r7, #10]
            TIM_SetCompare2(TIM3, NowCCR + 1);
 80018a4:	897b      	ldrh	r3, [r7, #10]
 80018a6:	3301      	adds	r3, #1
 80018a8:	b29b      	uxth	r3, r3
 80018aa:	4619      	mov	r1, r3
 80018ac:	485b      	ldr	r0, [pc, #364]	; (8001a1c <MotorCtrl+0x1a4>)
 80018ae:	f7ff fb18 	bl	8000ee2 <TIM_SetCompare2>
            Delay_normal(0xf0f);
 80018b2:	f640 700f 	movw	r0, #3855	; 0xf0f
 80018b6:	f000 f8cf 	bl	8001a58 <Delay_normal>
        while ((TargetCCR > (TIM3->CCR2))
 80018ba:	4b58      	ldr	r3, [pc, #352]	; (8001a1c <MotorCtrl+0x1a4>)
 80018bc:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80018be:	b29b      	uxth	r3, r3
 80018c0:	88fa      	ldrh	r2, [r7, #6]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d972      	bls.n	80019ac <MotorCtrl+0x134>
            && (ADC_GetValue(ADC1, ADC_Channel_1, 1, ADC_SampleTime_55Cycles5)
 80018c6:	2305      	movs	r3, #5
 80018c8:	2201      	movs	r2, #1
 80018ca:	2101      	movs	r1, #1
 80018cc:	4852      	ldr	r0, [pc, #328]	; (8001a18 <MotorCtrl+0x1a0>)
 80018ce:	f7ff fd3f 	bl	8001350 <ADC_GetValue>
 80018d2:	4603      	mov	r3, r0
 80018d4:	461a      	mov	r2, r3
 80018d6:	f640 638b 	movw	r3, #3723	; 0xe8b
 80018da:	429a      	cmp	r2, r3
 80018dc:	d9df      	bls.n	800189e <MotorCtrl+0x26>
    if ((POTdir == 1)
 80018de:	e065      	b.n	80019ac <MotorCtrl+0x134>
        }
    } else if ((POTdir == -1)
 80018e0:	4b4c      	ldr	r3, [pc, #304]	; (8001a14 <MotorCtrl+0x19c>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018e8:	d01a      	beq.n	8001920 <MotorCtrl+0xa8>
            || (ADC_GetValue(ADC1, ADC_Channel_1, 1, ADC_SampleTime_55Cycles5)
 80018ea:	2305      	movs	r3, #5
 80018ec:	2201      	movs	r2, #1
 80018ee:	2101      	movs	r1, #1
 80018f0:	4849      	ldr	r0, [pc, #292]	; (8001a18 <MotorCtrl+0x1a0>)
 80018f2:	f7ff fd2d 	bl	8001350 <ADC_GetValue>
 80018f6:	4603      	mov	r3, r0
 80018f8:	461a      	mov	r2, r3
 80018fa:	f640 638b 	movw	r3, #3723	; 0xe8b
 80018fe:	429a      	cmp	r2, r3
 8001900:	d938      	bls.n	8001974 <MotorCtrl+0xfc>
                >= LimPos_Bent)) { //Bent-Max
        while ((TargetCCR < (TIM3->CCR2))
 8001902:	e00d      	b.n	8001920 <MotorCtrl+0xa8>
            && (ADC_GetValue(ADC1, ADC_Channel_1, 1, ADC_SampleTime_55Cycles5)
                > LimPos_Straight)) {
            u16 NowCCR = (TIM3->CCR2);
 8001904:	4b45      	ldr	r3, [pc, #276]	; (8001a1c <MotorCtrl+0x1a4>)
 8001906:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8001908:	81bb      	strh	r3, [r7, #12]
            TIM_SetCompare2(TIM3, NowCCR - 1);
 800190a:	89bb      	ldrh	r3, [r7, #12]
 800190c:	3b01      	subs	r3, #1
 800190e:	b29b      	uxth	r3, r3
 8001910:	4619      	mov	r1, r3
 8001912:	4842      	ldr	r0, [pc, #264]	; (8001a1c <MotorCtrl+0x1a4>)
 8001914:	f7ff fae5 	bl	8000ee2 <TIM_SetCompare2>
            Delay_normal(0xf0f);
 8001918:	f640 700f 	movw	r0, #3855	; 0xf0f
 800191c:	f000 f89c 	bl	8001a58 <Delay_normal>
        while ((TargetCCR < (TIM3->CCR2))
 8001920:	4b3e      	ldr	r3, [pc, #248]	; (8001a1c <MotorCtrl+0x1a4>)
 8001922:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8001924:	b29b      	uxth	r3, r3
 8001926:	88fa      	ldrh	r2, [r7, #6]
 8001928:	429a      	cmp	r2, r3
 800192a:	d241      	bcs.n	80019b0 <MotorCtrl+0x138>
            && (ADC_GetValue(ADC1, ADC_Channel_1, 1, ADC_SampleTime_55Cycles5)
 800192c:	2305      	movs	r3, #5
 800192e:	2201      	movs	r2, #1
 8001930:	2101      	movs	r1, #1
 8001932:	4839      	ldr	r0, [pc, #228]	; (8001a18 <MotorCtrl+0x1a0>)
 8001934:	f7ff fd0c 	bl	8001350 <ADC_GetValue>
 8001938:	4603      	mov	r3, r0
 800193a:	2b4c      	cmp	r3, #76	; 0x4c
 800193c:	d8e2      	bhi.n	8001904 <MotorCtrl+0x8c>
    } else if ((POTdir == -1)
 800193e:	e037      	b.n	80019b0 <MotorCtrl+0x138>
        while ((TargetCCR != (TIM3->CCR2))
            && (ADC_GetValue(ADC1, ADC_Channel_1, 1, ADC_SampleTime_55Cycles5)
                > LimPos_Straight)
            && (ADC_GetValue(ADC1, ADC_Channel_1, 1, ADC_SampleTime_55Cycles5)
                < LimPos_Bent)) {
            u16 NowCCR = (TIM3->CCR2);
 8001940:	4b36      	ldr	r3, [pc, #216]	; (8001a1c <MotorCtrl+0x1a4>)
 8001942:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8001944:	81fb      	strh	r3, [r7, #14]
            if (TargetCCR > NowCCR) {
 8001946:	88fa      	ldrh	r2, [r7, #6]
 8001948:	89fb      	ldrh	r3, [r7, #14]
 800194a:	429a      	cmp	r2, r3
 800194c:	d907      	bls.n	800195e <MotorCtrl+0xe6>
                TIM_SetCompare2(TIM3, NowCCR + 1);
 800194e:	89fb      	ldrh	r3, [r7, #14]
 8001950:	3301      	adds	r3, #1
 8001952:	b29b      	uxth	r3, r3
 8001954:	4619      	mov	r1, r3
 8001956:	4831      	ldr	r0, [pc, #196]	; (8001a1c <MotorCtrl+0x1a4>)
 8001958:	f7ff fac3 	bl	8000ee2 <TIM_SetCompare2>
 800195c:	e006      	b.n	800196c <MotorCtrl+0xf4>
            } else {
                TIM_SetCompare2(TIM3, NowCCR - 1);
 800195e:	89fb      	ldrh	r3, [r7, #14]
 8001960:	3b01      	subs	r3, #1
 8001962:	b29b      	uxth	r3, r3
 8001964:	4619      	mov	r1, r3
 8001966:	482d      	ldr	r0, [pc, #180]	; (8001a1c <MotorCtrl+0x1a4>)
 8001968:	f7ff fabb 	bl	8000ee2 <TIM_SetCompare2>
            }

            Delay_normal(0xf0f);
 800196c:	f640 700f 	movw	r0, #3855	; 0xf0f
 8001970:	f000 f872 	bl	8001a58 <Delay_normal>
        while ((TargetCCR != (TIM3->CCR2))
 8001974:	4b29      	ldr	r3, [pc, #164]	; (8001a1c <MotorCtrl+0x1a4>)
 8001976:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8001978:	b29b      	uxth	r3, r3
 800197a:	88fa      	ldrh	r2, [r7, #6]
 800197c:	429a      	cmp	r2, r3
 800197e:	d018      	beq.n	80019b2 <MotorCtrl+0x13a>
            && (ADC_GetValue(ADC1, ADC_Channel_1, 1, ADC_SampleTime_55Cycles5)
 8001980:	2305      	movs	r3, #5
 8001982:	2201      	movs	r2, #1
 8001984:	2101      	movs	r1, #1
 8001986:	4824      	ldr	r0, [pc, #144]	; (8001a18 <MotorCtrl+0x1a0>)
 8001988:	f7ff fce2 	bl	8001350 <ADC_GetValue>
 800198c:	4603      	mov	r3, r0
 800198e:	2b4c      	cmp	r3, #76	; 0x4c
 8001990:	d90f      	bls.n	80019b2 <MotorCtrl+0x13a>
            && (ADC_GetValue(ADC1, ADC_Channel_1, 1, ADC_SampleTime_55Cycles5)
 8001992:	2305      	movs	r3, #5
 8001994:	2201      	movs	r2, #1
 8001996:	2101      	movs	r1, #1
 8001998:	481f      	ldr	r0, [pc, #124]	; (8001a18 <MotorCtrl+0x1a0>)
 800199a:	f7ff fcd9 	bl	8001350 <ADC_GetValue>
 800199e:	4603      	mov	r3, r0
 80019a0:	461a      	mov	r2, r3
 80019a2:	f640 638b 	movw	r3, #3723	; 0xe8b
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d9ca      	bls.n	8001940 <MotorCtrl+0xc8>
 80019aa:	e002      	b.n	80019b2 <MotorCtrl+0x13a>
    if ((POTdir == 1)
 80019ac:	bf00      	nop
 80019ae:	e000      	b.n	80019b2 <MotorCtrl+0x13a>
    } else if ((POTdir == -1)
 80019b0:	bf00      	nop
        }
    }

    if (ADC_GetValue(ADC1, ADC_Channel_1, 1, ADC_SampleTime_55Cycles5)
 80019b2:	2305      	movs	r3, #5
 80019b4:	2201      	movs	r2, #1
 80019b6:	2101      	movs	r1, #1
 80019b8:	4817      	ldr	r0, [pc, #92]	; (8001a18 <MotorCtrl+0x1a0>)
 80019ba:	f7ff fcc9 	bl	8001350 <ADC_GetValue>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b4c      	cmp	r3, #76	; 0x4c
 80019c2:	d807      	bhi.n	80019d4 <MotorCtrl+0x15c>
        <= LimPos_Straight) {
        POTdir = 1;
 80019c4:	4b13      	ldr	r3, [pc, #76]	; (8001a14 <MotorCtrl+0x19c>)
 80019c6:	2201      	movs	r2, #1
 80019c8:	601a      	str	r2, [r3, #0]
        USART_Send(USART2, "POS_Str-Max\n");
 80019ca:	4915      	ldr	r1, [pc, #84]	; (8001a20 <MotorCtrl+0x1a8>)
 80019cc:	4815      	ldr	r0, [pc, #84]	; (8001a24 <MotorCtrl+0x1ac>)
 80019ce:	f7ff fed3 	bl	8001778 <USART_Send>
        USART_Send(USART2, "POS_Bet-Max\n");
    } else {
        POTdir = 0;
        USART_Send(USART2, "POS_Nor\n");
    }
}
 80019d2:	e01b      	b.n	8001a0c <MotorCtrl+0x194>
    } else if (ADC_GetValue(ADC1, ADC_Channel_1, 1, ADC_SampleTime_55Cycles5)
 80019d4:	2305      	movs	r3, #5
 80019d6:	2201      	movs	r2, #1
 80019d8:	2101      	movs	r1, #1
 80019da:	480f      	ldr	r0, [pc, #60]	; (8001a18 <MotorCtrl+0x1a0>)
 80019dc:	f7ff fcb8 	bl	8001350 <ADC_GetValue>
 80019e0:	4603      	mov	r3, r0
 80019e2:	461a      	mov	r2, r3
 80019e4:	f640 638b 	movw	r3, #3723	; 0xe8b
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d908      	bls.n	80019fe <MotorCtrl+0x186>
        POTdir = -1;
 80019ec:	4b09      	ldr	r3, [pc, #36]	; (8001a14 <MotorCtrl+0x19c>)
 80019ee:	f04f 32ff 	mov.w	r2, #4294967295
 80019f2:	601a      	str	r2, [r3, #0]
        USART_Send(USART2, "POS_Bet-Max\n");
 80019f4:	490c      	ldr	r1, [pc, #48]	; (8001a28 <MotorCtrl+0x1b0>)
 80019f6:	480b      	ldr	r0, [pc, #44]	; (8001a24 <MotorCtrl+0x1ac>)
 80019f8:	f7ff febe 	bl	8001778 <USART_Send>
}
 80019fc:	e006      	b.n	8001a0c <MotorCtrl+0x194>
        POTdir = 0;
 80019fe:	4b05      	ldr	r3, [pc, #20]	; (8001a14 <MotorCtrl+0x19c>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
        USART_Send(USART2, "POS_Nor\n");
 8001a04:	4909      	ldr	r1, [pc, #36]	; (8001a2c <MotorCtrl+0x1b4>)
 8001a06:	4807      	ldr	r0, [pc, #28]	; (8001a24 <MotorCtrl+0x1ac>)
 8001a08:	f7ff feb6 	bl	8001778 <USART_Send>
}
 8001a0c:	bf00      	nop
 8001a0e:	3710      	adds	r7, #16
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	20000030 	.word	0x20000030
 8001a18:	40012400 	.word	0x40012400
 8001a1c:	40000400 	.word	0x40000400
 8001a20:	08001fd8 	.word	0x08001fd8
 8001a24:	40004400 	.word	0x40004400
 8001a28:	08001fe8 	.word	0x08001fe8
 8001a2c:	08001ff8 	.word	0x08001ff8

08001a30 <Number_TO_String>:
/**
 * @brief    Convert number into string
 * @param     Number: The number want to convert.
 * @return    The converted string.
 */
char* Number_TO_String(uint16_t Number) {
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	4603      	mov	r3, r0
 8001a38:	80fb      	strh	r3, [r7, #6]
    static char string[3];
    sprintf(string, "%d", Number);
 8001a3a:	88fb      	ldrh	r3, [r7, #6]
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	4904      	ldr	r1, [pc, #16]	; (8001a50 <Number_TO_String+0x20>)
 8001a40:	4804      	ldr	r0, [pc, #16]	; (8001a54 <Number_TO_String+0x24>)
 8001a42:	f000 fa7e 	bl	8001f42 <siprintf>
    return string;
 8001a46:	4b03      	ldr	r3, [pc, #12]	; (8001a54 <Number_TO_String+0x24>)
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3708      	adds	r7, #8
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	08002004 	.word	0x08002004
 8001a54:	20000034 	.word	0x20000034

08001a58 <Delay_normal>:
/**
 * @brief  Inserts a delay time(no-interrupt).
 * @param  nTime: specifies the delay time length.
 * @retval None
 */
void Delay_normal(__IO u32 nTime) {
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
    for (; nTime != 0; nTime--)
 8001a60:	e002      	b.n	8001a68 <Delay_normal+0x10>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	3b01      	subs	r3, #1
 8001a66:	607b      	str	r3, [r7, #4]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d1f9      	bne.n	8001a62 <Delay_normal+0xa>
        ;
}
 8001a6e:	bf00      	nop
 8001a70:	370c      	adds	r7, #12
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bc80      	pop	{r7}
 8001a76:	4770      	bx	lr

08001a78 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ab0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001a7c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001a7e:	e003      	b.n	8001a88 <LoopCopyDataInit>

08001a80 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001a80:	4b0c      	ldr	r3, [pc, #48]	; (8001ab4 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8001a82:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001a84:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001a86:	3104      	adds	r1, #4

08001a88 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001a88:	480b      	ldr	r0, [pc, #44]	; (8001ab8 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8001a8a:	4b0c      	ldr	r3, [pc, #48]	; (8001abc <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8001a8c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001a8e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001a90:	d3f6      	bcc.n	8001a80 <CopyDataInit>
	ldr	r2, =_sbss
 8001a92:	4a0b      	ldr	r2, [pc, #44]	; (8001ac0 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8001a94:	e002      	b.n	8001a9c <LoopFillZerobss>

08001a96 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001a96:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001a98:	f842 3b04 	str.w	r3, [r2], #4

08001a9c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001a9c:	4b09      	ldr	r3, [pc, #36]	; (8001ac4 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8001a9e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001aa0:	d3f9      	bcc.n	8001a96 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001aa2:	f000 f8b5 	bl	8001c10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001aa6:	f000 fa63 	bl	8001f70 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001aaa:	f7ff fe8b 	bl	80017c4 <main>
	bx	lr
 8001aae:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ab0:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8001ab4:	0800205c 	.word	0x0800205c
	ldr	r0, =_sdata
 8001ab8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001abc:	20000014 	.word	0x20000014
	ldr	r2, =_sbss
 8001ac0:	20000014 	.word	0x20000014
	ldr	r3, = _ebss
 8001ac4:	20000038 	.word	0x20000038

08001ac8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ac8:	e7fe      	b.n	8001ac8 <ADC1_2_IRQHandler>

08001aca <NMI_Handler>:
/**
 * @brief  This function handles NMI exception.
 * @param  None
 * @retval None
 */
void NMI_Handler(void) {
 8001aca:	b480      	push	{r7}
 8001acc:	af00      	add	r7, sp, #0
}
 8001ace:	bf00      	nop
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bc80      	pop	{r7}
 8001ad4:	4770      	bx	lr

08001ad6 <HardFault_Handler>:
/**
 * @brief  This function handles Hard Fault exception.
 * @param  None
 * @retval None
 */
void HardFault_Handler(void) {
 8001ad6:	b480      	push	{r7}
 8001ad8:	af00      	add	r7, sp, #0
    /* Go to infinite loop when Hard Fault exception occurs */
    while (1) {
 8001ada:	e7fe      	b.n	8001ada <HardFault_Handler+0x4>

08001adc <MemManage_Handler>:
/**
 * @brief  This function handles Memory Manage exception.
 * @param  None
 * @retval None
 */
void MemManage_Handler(void) {
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
    /* Go to infinite loop when Memory Manage exception occurs */
    while (1) {
 8001ae0:	e7fe      	b.n	8001ae0 <MemManage_Handler+0x4>

08001ae2 <BusFault_Handler>:
/**
 * @brief  This function handles Bus Fault exception.
 * @param  None
 * @retval None
 */
void BusFault_Handler(void) {
 8001ae2:	b480      	push	{r7}
 8001ae4:	af00      	add	r7, sp, #0
    /* Go to infinite loop when Bus Fault exception occurs */
    while (1) {
 8001ae6:	e7fe      	b.n	8001ae6 <BusFault_Handler+0x4>

08001ae8 <UsageFault_Handler>:
/**
 * @brief  This function handles Usage Fault exception.
 * @param  None
 * @retval None
 */
void UsageFault_Handler(void) {
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
    /* Go to infinite loop when Usage Fault exception occurs */
    while (1) {
 8001aec:	e7fe      	b.n	8001aec <UsageFault_Handler+0x4>
	...

08001af0 <USART2_IRQHandler>:
/**
 * @brief  This function handles USART2_IRQHandler Handler.
 * @param  None
 * @retval None
 */
void USART2_IRQHandler(void) {
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
    if (USART_GetITStatus(USART2, USART_IT_RXNE) != RESET) { // NOT USART_FLAG_RXNE
 8001af6:	f240 5125 	movw	r1, #1317	; 0x525
 8001afa:	4827      	ldr	r0, [pc, #156]	; (8001b98 <USART2_IRQHandler+0xa8>)
 8001afc:	f7ff fb87 	bl	800120e <USART_GetITStatus>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d044      	beq.n	8001b90 <USART2_IRQHandler+0xa0>
        uint16_t USART_ReceivData = 0xF0;
 8001b06:	23f0      	movs	r3, #240	; 0xf0
 8001b08:	80fb      	strh	r3, [r7, #6]
        USART_ReceivData = USART_ReceiveData(USART2);
 8001b0a:	4823      	ldr	r0, [pc, #140]	; (8001b98 <USART2_IRQHandler+0xa8>)
 8001b0c:	f7ff fb45 	bl	800119a <USART_ReceiveData>
 8001b10:	4603      	mov	r3, r0
 8001b12:	80fb      	strh	r3, [r7, #6]

        if (USART_ReceivData == 0xE0) {    // System stop
 8001b14:	88fb      	ldrh	r3, [r7, #6]
 8001b16:	2be0      	cmp	r3, #224	; 0xe0
 8001b18:	d104      	bne.n	8001b24 <USART2_IRQHandler+0x34>
            USART_Send(USART2, "[System]Stop.\n");
 8001b1a:	4920      	ldr	r1, [pc, #128]	; (8001b9c <USART2_IRQHandler+0xac>)
 8001b1c:	481e      	ldr	r0, [pc, #120]	; (8001b98 <USART2_IRQHandler+0xa8>)
 8001b1e:	f7ff fe2b 	bl	8001778 <USART_Send>
            while (1) {
 8001b22:	e7fe      	b.n	8001b22 <USART2_IRQHandler+0x32>
            }
        } else if (USART_ReceivData == 0xE1) {    // System reset
 8001b24:	88fb      	ldrh	r3, [r7, #6]
 8001b26:	2be1      	cmp	r3, #225	; 0xe1
 8001b28:	d10e      	bne.n	8001b48 <USART2_IRQHandler+0x58>
            /* Initialization */
            // Functions & Setups
            RCC_Initialization();
 8001b2a:	f7ff fde7 	bl	80016fc <RCC_Initialization>
            GPIO_Initialization();
 8001b2e:	f7ff fc36 	bl	800139e <GPIO_Initialization>
            USART_Initialization();
 8001b32:	f7ff fdf3 	bl	800171c <USART_Initialization>
            PWM_Initialization();
 8001b36:	f7ff fdaf 	bl	8001698 <PWM_Initialization>
            NVIC_Initialization();
 8001b3a:	f7ff fd89 	bl	8001650 <NVIC_Initialization>

            USART_Send(USART2, "[System]Reset.\n");
 8001b3e:	4918      	ldr	r1, [pc, #96]	; (8001ba0 <USART2_IRQHandler+0xb0>)
 8001b40:	4815      	ldr	r0, [pc, #84]	; (8001b98 <USART2_IRQHandler+0xa8>)
 8001b42:	f7ff fe19 	bl	8001778 <USART_Send>
        }

        /* NO need to clears the USARTx's interrupt pending bits */
        /* USART_ClearITPendingBit(USART2,USART_IT_RXNE); */
    }
}
 8001b46:	e023      	b.n	8001b90 <USART2_IRQHandler+0xa0>
        } else if ((USART_ReceivData >= 0x25) & (USART_ReceivData <= 0xB3)) {
 8001b48:	88fb      	ldrh	r3, [r7, #6]
 8001b4a:	2b24      	cmp	r3, #36	; 0x24
 8001b4c:	bf8c      	ite	hi
 8001b4e:	2301      	movhi	r3, #1
 8001b50:	2300      	movls	r3, #0
 8001b52:	b2da      	uxtb	r2, r3
 8001b54:	88fb      	ldrh	r3, [r7, #6]
 8001b56:	2bb3      	cmp	r3, #179	; 0xb3
 8001b58:	bf94      	ite	ls
 8001b5a:	2301      	movls	r3, #1
 8001b5c:	2300      	movhi	r3, #0
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	4013      	ands	r3, r2
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d00c      	beq.n	8001b82 <USART2_IRQHandler+0x92>
            USART_Send(USART2, "OK\n");
 8001b68:	490e      	ldr	r1, [pc, #56]	; (8001ba4 <USART2_IRQHandler+0xb4>)
 8001b6a:	480b      	ldr	r0, [pc, #44]	; (8001b98 <USART2_IRQHandler+0xa8>)
 8001b6c:	f7ff fe04 	bl	8001778 <USART_Send>
            MotorCtrl((USART_ReceivData) * 10);
 8001b70:	88fa      	ldrh	r2, [r7, #6]
 8001b72:	4613      	mov	r3, r2
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	4413      	add	r3, r2
 8001b78:	005b      	lsls	r3, r3, #1
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7ff fe7c 	bl	8001878 <MotorCtrl>
}
 8001b80:	e006      	b.n	8001b90 <USART2_IRQHandler+0xa0>
        } else if (USART_ReceivData == 0xF0) {
 8001b82:	88fb      	ldrh	r3, [r7, #6]
 8001b84:	2bf0      	cmp	r3, #240	; 0xf0
 8001b86:	d003      	beq.n	8001b90 <USART2_IRQHandler+0xa0>
            USART_Send(USART2, "[Error]Unknown instruction.\n");
 8001b88:	4907      	ldr	r1, [pc, #28]	; (8001ba8 <USART2_IRQHandler+0xb8>)
 8001b8a:	4803      	ldr	r0, [pc, #12]	; (8001b98 <USART2_IRQHandler+0xa8>)
 8001b8c:	f7ff fdf4 	bl	8001778 <USART_Send>
}
 8001b90:	bf00      	nop
 8001b92:	3708      	adds	r7, #8
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40004400 	.word	0x40004400
 8001b9c:	08002008 	.word	0x08002008
 8001ba0:	08002018 	.word	0x08002018
 8001ba4:	08002028 	.word	0x08002028
 8001ba8:	0800202c 	.word	0x0800202c

08001bac <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void) {
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
    if (EXTI_GetITStatus(EXTI_Line0) != RESET) {
 8001bb0:	2001      	movs	r0, #1
 8001bb2:	f7fe fdad 	bl	8000710 <EXTI_GetITStatus>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d008      	beq.n	8001bce <EXTI0_IRQHandler+0x22>
        TIM_Cmd(TIM3, DISABLE);    // Disable PWM
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	4805      	ldr	r0, [pc, #20]	; (8001bd4 <EXTI0_IRQHandler+0x28>)
 8001bc0:	f7ff f934 	bl	8000e2c <TIM_Cmd>
        USART_Send(USART2, "[STOP]\n");
 8001bc4:	4904      	ldr	r1, [pc, #16]	; (8001bd8 <EXTI0_IRQHandler+0x2c>)
 8001bc6:	4805      	ldr	r0, [pc, #20]	; (8001bdc <EXTI0_IRQHandler+0x30>)
 8001bc8:	f7ff fdd6 	bl	8001778 <USART_Send>
        while (1) {
 8001bcc:	e7fe      	b.n	8001bcc <EXTI0_IRQHandler+0x20>
        }
//        EXTI_ClearITPendingBit(EXTI_Line0);
    }
}
 8001bce:	bf00      	nop
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40000400 	.word	0x40000400
 8001bd8:	0800204c 	.word	0x0800204c
 8001bdc:	40004400 	.word	0x40004400

08001be0 <SVC_Handler>:
/**
 * @brief  This function handles SVCall exception.
 * @param  None
 * @retval None
 */
void SVC_Handler(void) {
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
}
 8001be4:	bf00      	nop
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bc80      	pop	{r7}
 8001bea:	4770      	bx	lr

08001bec <DebugMon_Handler>:
/**
 * @brief  This function handles Debug Monitor exception.
 * @param  None
 * @retval None
 */
void DebugMon_Handler(void) {
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
}
 8001bf0:	bf00      	nop
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bc80      	pop	{r7}
 8001bf6:	4770      	bx	lr

08001bf8 <PendSV_Handler>:
/**
 * @brief  This function handles PendSVC exception.
 * @param  None
 * @retval None
 */
void PendSV_Handler(void) {
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
}
 8001bfc:	bf00      	nop
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bc80      	pop	{r7}
 8001c02:	4770      	bx	lr

08001c04 <SysTick_Handler>:
/**
 * @brief  This function handles SysTick Handler.
 * @param  None
 * @retval None
 */
void SysTick_Handler(void) {
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
}
 8001c08:	bf00      	nop
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bc80      	pop	{r7}
 8001c0e:	4770      	bx	lr

08001c10 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001c14:	4a15      	ldr	r2, [pc, #84]	; (8001c6c <SystemInit+0x5c>)
 8001c16:	4b15      	ldr	r3, [pc, #84]	; (8001c6c <SystemInit+0x5c>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f043 0301 	orr.w	r3, r3, #1
 8001c1e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8001c20:	4912      	ldr	r1, [pc, #72]	; (8001c6c <SystemInit+0x5c>)
 8001c22:	4b12      	ldr	r3, [pc, #72]	; (8001c6c <SystemInit+0x5c>)
 8001c24:	685a      	ldr	r2, [r3, #4]
 8001c26:	4b12      	ldr	r3, [pc, #72]	; (8001c70 <SystemInit+0x60>)
 8001c28:	4013      	ands	r3, r2
 8001c2a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001c2c:	4a0f      	ldr	r2, [pc, #60]	; (8001c6c <SystemInit+0x5c>)
 8001c2e:	4b0f      	ldr	r3, [pc, #60]	; (8001c6c <SystemInit+0x5c>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001c36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c3a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001c3c:	4a0b      	ldr	r2, [pc, #44]	; (8001c6c <SystemInit+0x5c>)
 8001c3e:	4b0b      	ldr	r3, [pc, #44]	; (8001c6c <SystemInit+0x5c>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c46:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001c48:	4a08      	ldr	r2, [pc, #32]	; (8001c6c <SystemInit+0x5c>)
 8001c4a:	4b08      	ldr	r3, [pc, #32]	; (8001c6c <SystemInit+0x5c>)
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001c52:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8001c54:	4b05      	ldr	r3, [pc, #20]	; (8001c6c <SystemInit+0x5c>)
 8001c56:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001c5a:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8001c5c:	f000 f80c 	bl	8001c78 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001c60:	4b04      	ldr	r3, [pc, #16]	; (8001c74 <SystemInit+0x64>)
 8001c62:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c66:	609a      	str	r2, [r3, #8]
#endif 
}
 8001c68:	bf00      	nop
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	40021000 	.word	0x40021000
 8001c70:	f8ff0000 	.word	0xf8ff0000
 8001c74:	e000ed00 	.word	0xe000ed00

08001c78 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8001c7c:	f000 f802 	bl	8001c84 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8001c80:	bf00      	nop
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	607b      	str	r3, [r7, #4]
 8001c8e:	2300      	movs	r3, #0
 8001c90:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001c92:	4a3a      	ldr	r2, [pc, #232]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001c94:	4b39      	ldr	r3, [pc, #228]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c9c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001c9e:	4b37      	ldr	r3, [pc, #220]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ca6:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	3301      	adds	r3, #1
 8001cac:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d103      	bne.n	8001cbc <SetSysClockTo72+0x38>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001cba:	d1f0      	bne.n	8001c9e <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001cbc:	4b2f      	ldr	r3, [pc, #188]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d002      	beq.n	8001cce <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	603b      	str	r3, [r7, #0]
 8001ccc:	e001      	b.n	8001cd2 <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d14b      	bne.n	8001d70 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8001cd8:	4a29      	ldr	r2, [pc, #164]	; (8001d80 <SetSysClockTo72+0xfc>)
 8001cda:	4b29      	ldr	r3, [pc, #164]	; (8001d80 <SetSysClockTo72+0xfc>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f043 0310 	orr.w	r3, r3, #16
 8001ce2:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8001ce4:	4a26      	ldr	r2, [pc, #152]	; (8001d80 <SetSysClockTo72+0xfc>)
 8001ce6:	4b26      	ldr	r3, [pc, #152]	; (8001d80 <SetSysClockTo72+0xfc>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f023 0303 	bic.w	r3, r3, #3
 8001cee:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8001cf0:	4a23      	ldr	r2, [pc, #140]	; (8001d80 <SetSysClockTo72+0xfc>)
 8001cf2:	4b23      	ldr	r3, [pc, #140]	; (8001d80 <SetSysClockTo72+0xfc>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f043 0302 	orr.w	r3, r3, #2
 8001cfa:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001cfc:	4a1f      	ldr	r2, [pc, #124]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001cfe:	4b1f      	ldr	r3, [pc, #124]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001d04:	4a1d      	ldr	r2, [pc, #116]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001d06:	4b1d      	ldr	r3, [pc, #116]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8001d0c:	4a1b      	ldr	r2, [pc, #108]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001d0e:	4b1b      	ldr	r3, [pc, #108]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d16:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8001d18:	4a18      	ldr	r2, [pc, #96]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001d1a:	4b18      	ldr	r3, [pc, #96]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001d22:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8001d24:	4a15      	ldr	r2, [pc, #84]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001d26:	4b15      	ldr	r3, [pc, #84]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8001d2e:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001d30:	4a12      	ldr	r2, [pc, #72]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001d32:	4b12      	ldr	r3, [pc, #72]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d3a:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001d3c:	bf00      	nop
 8001d3e:	4b0f      	ldr	r3, [pc, #60]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d0f9      	beq.n	8001d3e <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001d4a:	4a0c      	ldr	r2, [pc, #48]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001d4c:	4b0b      	ldr	r3, [pc, #44]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	f023 0303 	bic.w	r3, r3, #3
 8001d54:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8001d56:	4a09      	ldr	r2, [pc, #36]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001d58:	4b08      	ldr	r3, [pc, #32]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f043 0302 	orr.w	r3, r3, #2
 8001d60:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8001d62:	bf00      	nop
 8001d64:	4b05      	ldr	r3, [pc, #20]	; (8001d7c <SetSysClockTo72+0xf8>)
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	f003 030c 	and.w	r3, r3, #12
 8001d6c:	2b08      	cmp	r3, #8
 8001d6e:	d1f9      	bne.n	8001d64 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8001d70:	bf00      	nop
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bc80      	pop	{r7}
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	40021000 	.word	0x40021000
 8001d80:	40022000 	.word	0x40022000

08001d84 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b087      	sub	sp, #28
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	607a      	str	r2, [r7, #4]
	int div = 1;
 8001d90:	2301      	movs	r3, #1
 8001d92:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001d94:	e004      	b.n	8001da0 <ts_itoa+0x1c>
		div *= base;
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	687a      	ldr	r2, [r7, #4]
 8001d9a:	fb02 f303 	mul.w	r3, r2, r3
 8001d9e:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	68ba      	ldr	r2, [r7, #8]
 8001da4:	fbb2 f2f3 	udiv	r2, r2, r3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d2f3      	bcs.n	8001d96 <ts_itoa+0x12>

	while (div != 0)
 8001dae:	e029      	b.n	8001e04 <ts_itoa+0x80>
	{
		int num = d/div;
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	68ba      	ldr	r2, [r7, #8]
 8001db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001db8:	613b      	str	r3, [r7, #16]
		d = d%div;
 8001dba:	697a      	ldr	r2, [r7, #20]
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	fbb3 f1f2 	udiv	r1, r3, r2
 8001dc2:	fb02 f201 	mul.w	r2, r2, r1
 8001dc6:	1a9b      	subs	r3, r3, r2
 8001dc8:	60bb      	str	r3, [r7, #8]
		div /= base;
 8001dca:	697a      	ldr	r2, [r7, #20]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	fb92 f3f3 	sdiv	r3, r2, r3
 8001dd2:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	2b09      	cmp	r3, #9
 8001dd8:	dd0a      	ble.n	8001df0 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	1c59      	adds	r1, r3, #1
 8001de0:	68fa      	ldr	r2, [r7, #12]
 8001de2:	6011      	str	r1, [r2, #0]
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	b2d2      	uxtb	r2, r2
 8001de8:	3237      	adds	r2, #55	; 0x37
 8001dea:	b2d2      	uxtb	r2, r2
 8001dec:	701a      	strb	r2, [r3, #0]
 8001dee:	e009      	b.n	8001e04 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	1c59      	adds	r1, r3, #1
 8001df6:	68fa      	ldr	r2, [r7, #12]
 8001df8:	6011      	str	r1, [r2, #0]
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	b2d2      	uxtb	r2, r2
 8001dfe:	3230      	adds	r2, #48	; 0x30
 8001e00:	b2d2      	uxtb	r2, r2
 8001e02:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d1d2      	bne.n	8001db0 <ts_itoa+0x2c>
	}
}
 8001e0a:	bf00      	nop
 8001e0c:	371c      	adds	r7, #28
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr

08001e14 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b088      	sub	sp, #32
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8001e24:	e07d      	b.n	8001f22 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	2b25      	cmp	r3, #37	; 0x25
 8001e2c:	d171      	bne.n	8001f12 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	3301      	adds	r3, #1
 8001e32:	60bb      	str	r3, [r7, #8]
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	2b64      	cmp	r3, #100	; 0x64
 8001e3a:	d01e      	beq.n	8001e7a <ts_formatstring+0x66>
 8001e3c:	2b64      	cmp	r3, #100	; 0x64
 8001e3e:	dc06      	bgt.n	8001e4e <ts_formatstring+0x3a>
 8001e40:	2b58      	cmp	r3, #88	; 0x58
 8001e42:	d050      	beq.n	8001ee6 <ts_formatstring+0xd2>
 8001e44:	2b63      	cmp	r3, #99	; 0x63
 8001e46:	d00e      	beq.n	8001e66 <ts_formatstring+0x52>
 8001e48:	2b25      	cmp	r3, #37	; 0x25
 8001e4a:	d058      	beq.n	8001efe <ts_formatstring+0xea>
 8001e4c:	e05d      	b.n	8001f0a <ts_formatstring+0xf6>
 8001e4e:	2b73      	cmp	r3, #115	; 0x73
 8001e50:	d02b      	beq.n	8001eaa <ts_formatstring+0x96>
 8001e52:	2b73      	cmp	r3, #115	; 0x73
 8001e54:	dc02      	bgt.n	8001e5c <ts_formatstring+0x48>
 8001e56:	2b69      	cmp	r3, #105	; 0x69
 8001e58:	d00f      	beq.n	8001e7a <ts_formatstring+0x66>
 8001e5a:	e056      	b.n	8001f0a <ts_formatstring+0xf6>
 8001e5c:	2b75      	cmp	r3, #117	; 0x75
 8001e5e:	d037      	beq.n	8001ed0 <ts_formatstring+0xbc>
 8001e60:	2b78      	cmp	r3, #120	; 0x78
 8001e62:	d040      	beq.n	8001ee6 <ts_formatstring+0xd2>
 8001e64:	e051      	b.n	8001f0a <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	1c5a      	adds	r2, r3, #1
 8001e6a:	60fa      	str	r2, [r7, #12]
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	1d11      	adds	r1, r2, #4
 8001e70:	6079      	str	r1, [r7, #4]
 8001e72:	6812      	ldr	r2, [r2, #0]
 8001e74:	b2d2      	uxtb	r2, r2
 8001e76:	701a      	strb	r2, [r3, #0]
				break;
 8001e78:	e047      	b.n	8001f0a <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	1d1a      	adds	r2, r3, #4
 8001e7e:	607a      	str	r2, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	da07      	bge.n	8001e9a <ts_formatstring+0x86>
					{
						val *= -1;
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	425b      	negs	r3, r3
 8001e8e:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	1c5a      	adds	r2, r3, #1
 8001e94:	60fa      	str	r2, [r7, #12]
 8001e96:	222d      	movs	r2, #45	; 0x2d
 8001e98:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8001e9a:	69f9      	ldr	r1, [r7, #28]
 8001e9c:	f107 030c 	add.w	r3, r7, #12
 8001ea0:	220a      	movs	r2, #10
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7ff ff6e 	bl	8001d84 <ts_itoa>
				}
				break;
 8001ea8:	e02f      	b.n	8001f0a <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	1d1a      	adds	r2, r3, #4
 8001eae:	607a      	str	r2, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8001eb4:	e007      	b.n	8001ec6 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	1c5a      	adds	r2, r3, #1
 8001eba:	60fa      	str	r2, [r7, #12]
 8001ebc:	69ba      	ldr	r2, [r7, #24]
 8001ebe:	1c51      	adds	r1, r2, #1
 8001ec0:	61b9      	str	r1, [r7, #24]
 8001ec2:	7812      	ldrb	r2, [r2, #0]
 8001ec4:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8001ec6:	69bb      	ldr	r3, [r7, #24]
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d1f3      	bne.n	8001eb6 <ts_formatstring+0xa2>
					}
				}
				break;
 8001ece:	e01c      	b.n	8001f0a <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	1d1a      	adds	r2, r3, #4
 8001ed4:	607a      	str	r2, [r7, #4]
 8001ed6:	6819      	ldr	r1, [r3, #0]
 8001ed8:	f107 030c 	add.w	r3, r7, #12
 8001edc:	220a      	movs	r2, #10
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f7ff ff50 	bl	8001d84 <ts_itoa>
				break;
 8001ee4:	e011      	b.n	8001f0a <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	1d1a      	adds	r2, r3, #4
 8001eea:	607a      	str	r2, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4619      	mov	r1, r3
 8001ef0:	f107 030c 	add.w	r3, r7, #12
 8001ef4:	2210      	movs	r2, #16
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f7ff ff44 	bl	8001d84 <ts_itoa>
				break;
 8001efc:	e005      	b.n	8001f0a <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	1c5a      	adds	r2, r3, #1
 8001f02:	60fa      	str	r2, [r7, #12]
 8001f04:	2225      	movs	r2, #37	; 0x25
 8001f06:	701a      	strb	r2, [r3, #0]
				  break;
 8001f08:	bf00      	nop
			}
			fmt++;
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	60bb      	str	r3, [r7, #8]
 8001f10:	e007      	b.n	8001f22 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	1c5a      	adds	r2, r3, #1
 8001f16:	60fa      	str	r2, [r7, #12]
 8001f18:	68ba      	ldr	r2, [r7, #8]
 8001f1a:	1c51      	adds	r1, r2, #1
 8001f1c:	60b9      	str	r1, [r7, #8]
 8001f1e:	7812      	ldrb	r2, [r2, #0]
 8001f20:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	f47f af7d 	bne.w	8001e26 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	461a      	mov	r2, r3
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	1ad3      	subs	r3, r2, r3
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3720      	adds	r7, #32
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}

08001f42 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8001f42:	b40e      	push	{r1, r2, r3}
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b085      	sub	sp, #20
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8001f4c:	f107 0320 	add.w	r3, r7, #32
 8001f50:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8001f52:	68ba      	ldr	r2, [r7, #8]
 8001f54:	69f9      	ldr	r1, [r7, #28]
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f7ff ff5c 	bl	8001e14 <ts_formatstring>
 8001f5c:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3714      	adds	r7, #20
 8001f64:	46bd      	mov	sp, r7
 8001f66:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001f6a:	b003      	add	sp, #12
 8001f6c:	4770      	bx	lr
	...

08001f70 <__libc_init_array>:
 8001f70:	b570      	push	{r4, r5, r6, lr}
 8001f72:	2500      	movs	r5, #0
 8001f74:	4e0c      	ldr	r6, [pc, #48]	; (8001fa8 <__libc_init_array+0x38>)
 8001f76:	4c0d      	ldr	r4, [pc, #52]	; (8001fac <__libc_init_array+0x3c>)
 8001f78:	1ba4      	subs	r4, r4, r6
 8001f7a:	10a4      	asrs	r4, r4, #2
 8001f7c:	42a5      	cmp	r5, r4
 8001f7e:	d109      	bne.n	8001f94 <__libc_init_array+0x24>
 8001f80:	f000 f81a 	bl	8001fb8 <_init>
 8001f84:	2500      	movs	r5, #0
 8001f86:	4e0a      	ldr	r6, [pc, #40]	; (8001fb0 <__libc_init_array+0x40>)
 8001f88:	4c0a      	ldr	r4, [pc, #40]	; (8001fb4 <__libc_init_array+0x44>)
 8001f8a:	1ba4      	subs	r4, r4, r6
 8001f8c:	10a4      	asrs	r4, r4, #2
 8001f8e:	42a5      	cmp	r5, r4
 8001f90:	d105      	bne.n	8001f9e <__libc_init_array+0x2e>
 8001f92:	bd70      	pop	{r4, r5, r6, pc}
 8001f94:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001f98:	4798      	blx	r3
 8001f9a:	3501      	adds	r5, #1
 8001f9c:	e7ee      	b.n	8001f7c <__libc_init_array+0xc>
 8001f9e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001fa2:	4798      	blx	r3
 8001fa4:	3501      	adds	r5, #1
 8001fa6:	e7f2      	b.n	8001f8e <__libc_init_array+0x1e>
 8001fa8:	08002054 	.word	0x08002054
 8001fac:	08002054 	.word	0x08002054
 8001fb0:	08002054 	.word	0x08002054
 8001fb4:	08002058 	.word	0x08002058

08001fb8 <_init>:
 8001fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fba:	bf00      	nop
 8001fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001fbe:	bc08      	pop	{r3}
 8001fc0:	469e      	mov	lr, r3
 8001fc2:	4770      	bx	lr

08001fc4 <_fini>:
 8001fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fc6:	bf00      	nop
 8001fc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001fca:	bc08      	pop	{r3}
 8001fcc:	469e      	mov	lr, r3
 8001fce:	4770      	bx	lr
