/*
 * Copyright (C) 2013 Tomasz Figa <tomasz.figa@gmail.com>
 *
 * Parts shamelessly copied from Freedreno driver:
 *
 * Copyright (C) 2012 Rob Clark <robclark@freedesktop.org>
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */

#include "pipe/p_state.h"
#include "util/u_string.h"
#include "util/u_memory.h"
#include "util/u_inlines.h"
#include "tgsi/tgsi_parse.h"
#include "tgsi/tgsi_ureg.h"
#include "tgsi/tgsi_info.h"
#include "tgsi/tgsi_strings.h"
#include "tgsi/tgsi_dump.h"

#include "openfimg_compiler.h"
#include "openfimg_program.h"
#include "openfimg_util.h"
#include "openfimg_instr.h"
#include "openfimg_ir.h"

struct of_compile_context {
	struct of_program_stateobj *prog;
	struct of_shader_stateobj *so;

	struct tgsi_parse_context parser;
	unsigned type;

	/* predicate stack: */
	int pred_depth;
	enum ir2_pred pred_stack[8];

	/* Internal-Temporary and Predicate register assignment:
	 *
	 * Some TGSI instructions which translate into multiple actual
	 * instructions need one or more temporary registers, which are not
	 * assigned from TGSI perspective (ie. not TGSI_FILE_TEMPORARY).
	 * And some instructions (texture fetch) cannot write directly to
	 * output registers.  We could be more clever and re-use dst or a
	 * src register in some cases.  But for now don't try to be clever.
	 * Eventually we should implement an optimization pass that re-
	 * juggles the register usage and gets rid of unneeded temporaries.
	 *
	 * The predicate register must be valid across multiple TGSI
	 * instructions, but internal temporary's do not.  For this reason,
	 * once the predicate register is requested, until it is no longer
	 * needed, it gets the first register slot after after the TGSI
	 * assigned temporaries (ie. num_regs[TGSI_FILE_TEMPORARY]), and the
	 * internal temporaries get the register slots above this.
	 */

	int pred_reg;
	int num_internal_temps;

	uint8_t num_regs[TGSI_FILE_COUNT];

	/* maps input register idx to prog->export_linkage idx: */
	uint8_t input_export_idx[64];

	/* maps output register idx to prog->export_linkage idx: */
	uint8_t output_export_idx[64];

	/* idx/slot for last compiler generated immediate */
	unsigned immediate_idx;

	// TODO we can skip emit exports in the VS that the FS doesn't need..
	// and get rid perhaps of num_param..
	unsigned num_position, num_param;
	unsigned position, psize;

	uint64_t need_sync;

	/* current shader */
	struct ir2_shader *shader;
};

typedef void (*of_tgsi_opcode_handler_t)(struct of_compile_context *,
				struct tgsi_full_instruction *, const void *);

typedef struct {
	of_tgsi_opcode_handler_t handler;
	const void *handler_data;
} of_tgsi_map_entry_t;

static int
semantic_idx(struct tgsi_declaration_semantic *semantic)
{
	int idx = semantic->Name;
	if (idx == TGSI_SEMANTIC_GENERIC)
		idx = TGSI_SEMANTIC_COUNT + semantic->Index;
	return idx;
}

static unsigned
compile_init(struct of_compile_context *ctx, struct of_shader_stateobj *so)
{
	unsigned ret;

	ctx->so = so;
	ctx->pred_depth = 0;
	ctx->shader = so->ir;

	ret = tgsi_parse_init(&ctx->parser, so->tokens);
	if (ret != TGSI_PARSE_OK)
		return ret;

	ctx->type = ctx->parser.FullHeader.Processor.Processor;
	ctx->position = ~0;
	ctx->psize = ~0;
	ctx->num_position = 0;
	ctx->num_param = 0;
	ctx->need_sync = 0;
	ctx->immediate_idx = 0;
	ctx->pred_reg = -1;
	ctx->num_internal_temps = 0;

	memset(ctx->num_regs, 0, sizeof(ctx->num_regs));
	memset(ctx->input_export_idx, 0, sizeof(ctx->input_export_idx));
	memset(ctx->output_export_idx, 0, sizeof(ctx->output_export_idx));

	/* do first pass to extract declarations: */
	while (!tgsi_parse_end_of_tokens(&ctx->parser)) {
		tgsi_parse_token(&ctx->parser);

		switch (ctx->parser.FullToken.Token.Type) {
		case TGSI_TOKEN_TYPE_DECLARATION: {
			struct tgsi_full_declaration *decl =
					&ctx->parser.FullToken.FullDeclaration;
			if (decl->Declaration.File == TGSI_FILE_OUTPUT) {
				unsigned name = decl->Semantic.Name;

				assert(decl->Declaration.Semantic);  // TODO is this ever not true?

				ctx->output_export_idx[decl->Range.First] =
						semantic_idx(&decl->Semantic);

				if (ctx->type == TGSI_PROCESSOR_VERTEX) {
					switch (name) {
					case TGSI_SEMANTIC_POSITION:
						ctx->position = ctx->num_regs[TGSI_FILE_OUTPUT];
						ctx->num_position++;
						break;
					case TGSI_SEMANTIC_PSIZE:
						ctx->psize = ctx->num_regs[TGSI_FILE_OUTPUT];
						ctx->num_position++;
						break;
					case TGSI_SEMANTIC_COLOR:
					case TGSI_SEMANTIC_GENERIC:
						ctx->num_param++;
						break;
					default:
						DBG("unknown VS semantic name: %s",
								tgsi_semantic_names[name]);
						assert(0);
					}
				} else {
					switch (name) {
					case TGSI_SEMANTIC_COLOR:
					case TGSI_SEMANTIC_GENERIC:
						ctx->num_param++;
						break;
					default:
						DBG("unknown PS semantic name: %s",
								tgsi_semantic_names[name]);
						assert(0);
					}
				}
			} else if (decl->Declaration.File == TGSI_FILE_INPUT) {
				ctx->input_export_idx[decl->Range.First] =
						semantic_idx(&decl->Semantic);
			}
			ctx->num_regs[decl->Declaration.File] =
					MAX2(ctx->num_regs[decl->Declaration.File], decl->Range.Last + 1);
			break;
		}
		case TGSI_TOKEN_TYPE_IMMEDIATE: {
			struct tgsi_full_immediate *imm =
					&ctx->parser.FullToken.FullImmediate;
			unsigned n = ctx->so->num_immediates++;
			memcpy(ctx->so->immediates[n].val, imm->u, 16);
			break;
		}
		default:
			break;
		}
	}

	/* TGSI generated immediates are always entire vec4's, ones we
	 * generate internally are not:
	 */
	ctx->immediate_idx = ctx->so->num_immediates * 4;

	ctx->so->first_immediate = ctx->num_regs[TGSI_FILE_CONSTANT];

	tgsi_parse_free(&ctx->parser);

	return tgsi_parse_init(&ctx->parser, so->tokens);
}

static void
compile_free(struct of_compile_context *ctx)
{
	tgsi_parse_free(&ctx->parser);
}

/*
 * For vertex shaders (VS):
 * --- ------ -------------
 *
 *   Inputs:     R1-R(num_input)
 *   Constants:  C0-C(num_const-1)
 *   Immediates: C(num_const)-C(num_const+num_imm-1)
 *   Outputs:    export0-export(n) and export62, export63
 *      n is # of outputs minus gl_Position (export62) and gl_PointSize (export63)
 *   Temps:      R(num_input+1)-R(num_input+num_temps)
 *
 * R0 could be clobbered after the vertex fetch instructions.. so we
 * could use it for one of the temporaries.
 *
 * TODO: maybe the vertex fetch part could fetch first input into R0 as
 * the last vtx fetch instruction, which would let us use the same
 * register layout in either case.. although this is not what the blob
 * compiler does.
 *
 *
 * For frag shaders (PS):
 * --- ---- -------------
 *
 *   Inputs:     R0-R(num_input-1)
 *   Constants:  same as VS
 *   Immediates: same as VS
 *   Outputs:    export0-export(num_outputs)
 *   Temps:      R(num_input)-R(num_input+num_temps-1)
 *
 * In either case, immediates are are postpended to the constants
 * (uniforms).
 *
 */

// static unsigned
// get_temp_gpr(struct of_compile_context *ctx, int idx)
// {
// 	unsigned num = idx + ctx->num_regs[TGSI_FILE_INPUT];
// 	if (ctx->type == TGSI_PROCESSOR_VERTEX)
// 		num++;
// 	return num;
// }

static struct ir2_register *add_dst_reg(struct of_compile_context *ctx,
					struct ir2_instruction *alu,
					const struct tgsi_dst_register *dst)
{
	unsigned flags = 0, num = dst->Index, type = REG_DST_R;
	char swiz[5];

	switch (dst->File) {
	case TGSI_FILE_OUTPUT:
		type = REG_DST_O;
		if (ctx->type == TGSI_PROCESSOR_VERTEX) {
			if (dst->Index < ctx->position)
				num = 1 + dst->Index;
			else if (dst->Index > ctx->position)
				num = dst->Index;
			else
				num = 0;
		} else {
			num = dst->Index;
		}
		break;
	case TGSI_FILE_TEMPORARY:
		type = REG_DST_R;
		num = dst->Index;
		break;
	default:
		DBG("unsupported dst register file: %s",
			tgsi_file_name(dst->File));
		assert(0);
		break;
	}

	swiz[0] = (dst->WriteMask & TGSI_WRITEMASK_X) ? 'x' : '_';
	swiz[1] = (dst->WriteMask & TGSI_WRITEMASK_Y) ? 'y' : '_';
	swiz[2] = (dst->WriteMask & TGSI_WRITEMASK_Z) ? 'z' : '_';
	swiz[3] = (dst->WriteMask & TGSI_WRITEMASK_W) ? 'w' : '_';
	swiz[4] = '\0';

	return ir2_reg_create(alu, num, swiz, flags, type);
}

static struct ir2_register *add_src_reg(struct of_compile_context *ctx,
					struct ir2_instruction *alu,
					const struct tgsi_src_register *src)
{
	static const char swiz_vals[] = {
			'x', 'y', 'z', 'w',
	};
	char swiz[5];
	unsigned flags = 0, num = src->Index, type = REG_SRC_R;

	switch (src->File) {
	case TGSI_FILE_CONSTANT:
		num = src->Index;
		type = REG_SRC_C;
		break;
	case TGSI_FILE_INPUT:
		num = src->Index;
		type = REG_SRC_V;
		break;
	case TGSI_FILE_TEMPORARY:
		num = src->Index;
		type = REG_SRC_R;
		break;
	case TGSI_FILE_IMMEDIATE:
		num = src->Index + ctx->num_regs[TGSI_FILE_CONSTANT];
		type = REG_SRC_C;
		break;
	case TGSI_FILE_SAMPLER:
	case TGSI_FILE_SAMPLER_VIEW:
		DBG("sampler source %d (File = %d)", src->Index, src->File);
		num = src->Index;
		type = REG_SRC_S;
		break;
	default:
		DBG("unsupported src register file: %s",
			tgsi_file_name(src->File));
		assert(0);
		break;
	}

	if (src->Absolute)
		flags |= IR2_REG_ABS;
	if (src->Negate)
		flags |= IR2_REG_NEGATE;

	swiz[0] = swiz_vals[src->SwizzleX];
	swiz[1] = swiz_vals[src->SwizzleY];
	swiz[2] = swiz_vals[src->SwizzleZ];
	swiz[3] = swiz_vals[src->SwizzleW];
	swiz[4] = '\0';

	if ((ctx->need_sync & (uint64_t)(1 << num)) &&
			type != REG_SRC_C) {
		alu->sync = true;
		ctx->need_sync &= ~(uint64_t)(1 << num);
	}

	return ir2_reg_create(alu, num, swiz, flags, type);
}

static void
add_vector_clamp(struct tgsi_full_instruction *inst, struct ir2_instruction *alu)
{
	switch (inst->Instruction.Saturate) {
	case TGSI_SAT_NONE:
		break;
	case TGSI_SAT_ZERO_ONE:
		alu->clamp = true;
		break;
	case TGSI_SAT_MINUS_PLUS_ONE:
		DBG("unsupported saturate");
		assert(0);
		break;
	}
}

// static void
// add_regs_dummy_vector(struct ir2_instruction *alu)
// {
// 	/* create dummy, non-written vector dst/src regs
// 	 * for unused vector instr slot:
// 	 */
// 	ir2_reg_create(alu, 0, "____", 0, REG_DST_R); /* vector dst */
// 	ir2_reg_create(alu, 0, NULL, 0, REG_SRC_R);   /* vector src1 */
// 	ir2_reg_create(alu, 0, NULL, 0, REG_SRC_R);   /* vector src2 */
// }

/*
 * Helpers for TGSI instructions that don't map to a single shader instr:
 */

static void
src_from_dst(struct tgsi_src_register *src, struct tgsi_dst_register *dst)
{
	src->File      = dst->File;
	src->Indirect  = dst->Indirect;
	src->Dimension = dst->Dimension;
	src->Index     = dst->Index;
	src->Absolute  = 0;
	src->Negate    = 0;
	src->SwizzleX  = TGSI_SWIZZLE_X;
	src->SwizzleY  = TGSI_SWIZZLE_Y;
	src->SwizzleZ  = TGSI_SWIZZLE_Z;
	src->SwizzleW  = TGSI_SWIZZLE_W;
}

/* Get internal-temp src/dst to use for a sequence of instructions
 * generated by a single TGSI op.
 */
static void
get_internal_temp(struct of_compile_context *ctx,
		struct tgsi_dst_register *tmp_dst,
		struct tgsi_src_register *tmp_src)
{
	int n;

	tmp_dst->File      = TGSI_FILE_TEMPORARY;
	tmp_dst->WriteMask = TGSI_WRITEMASK_XYZW;
	tmp_dst->Indirect  = 0;
	tmp_dst->Dimension = 0;

	/* assign next temporary: */
	n = ctx->num_internal_temps++;
	if (ctx->pred_reg != -1)
		n++;

	tmp_dst->Index = ctx->num_regs[TGSI_FILE_TEMPORARY] + n;

	src_from_dst(tmp_src, tmp_dst);
}

// static void
// get_predicate(struct of_compile_context *ctx, struct tgsi_dst_register *dst,
// 		struct tgsi_src_register *src)
// {
// 	assert(ctx->pred_reg != -1);
//
// 	dst->File      = TGSI_FILE_TEMPORARY;
// 	dst->WriteMask = TGSI_WRITEMASK_W;
// 	dst->Indirect  = 0;
// 	dst->Dimension = 0;
// 	dst->Index     = get_temp_gpr(ctx, ctx->pred_reg);
//
// 	if (src) {
// 		src_from_dst(src, dst);
// 		src->SwizzleX  = TGSI_SWIZZLE_W;
// 		src->SwizzleY  = TGSI_SWIZZLE_W;
// 		src->SwizzleZ  = TGSI_SWIZZLE_W;
// 		src->SwizzleW  = TGSI_SWIZZLE_W;
// 	}
// }

// static void
// push_predicate(struct of_compile_context *ctx, struct tgsi_src_register *src)
// {
// 	DBG("TODO");
// }

// static void
// pop_predicate(struct of_compile_context *ctx)
// {
// 	DBG("TODO");
// }

// static void
// get_immediate(struct of_compile_context *ctx,
// 		struct tgsi_src_register *reg, uint32_t val)
// {
// 	unsigned neg, swiz, idx, i;
// 	/* actually maps 1:1 currently.. not sure if that is safe to rely on: */
// 	static const unsigned swiz2tgsi[] = {
// 			TGSI_SWIZZLE_X, TGSI_SWIZZLE_Y, TGSI_SWIZZLE_Z, TGSI_SWIZZLE_W,
// 	};
//
// 	for (i = 0; i < ctx->immediate_idx; i++) {
// 		swiz = i % 4;
// 		idx  = i / 4;
//
// 		if (ctx->so->immediates[idx].val[swiz] == val) {
// 			neg = 0;
// 			break;
// 		}
//
// 		if (ctx->so->immediates[idx].val[swiz] == -val) {
// 			neg = 1;
// 			break;
// 		}
// 	}
//
// 	if (i == ctx->immediate_idx) {
// 		/* need to generate a new immediate: */
// 		swiz = i % 4;
// 		idx  = i / 4;
// 		neg  = 0;
// 		ctx->so->immediates[idx].val[swiz] = val;
// 		ctx->so->num_immediates = idx + 1;
// 		ctx->immediate_idx++;
// 	}
//
// 	reg->File      = TGSI_FILE_IMMEDIATE;
// 	reg->Indirect  = 0;
// 	reg->Dimension = 0;
// 	reg->Index     = idx;
// 	reg->Absolute  = 0;
// 	reg->Negate    = neg;
// 	reg->SwizzleX  = swiz2tgsi[swiz];
// 	reg->SwizzleY  = swiz2tgsi[swiz];
// 	reg->SwizzleZ  = swiz2tgsi[swiz];
// 	reg->SwizzleW  = swiz2tgsi[swiz];
// }

/* POW(a,b) = EXP2(b * LOG2(a)) */
static void
translate_pow(struct of_compile_context *ctx,
	      struct tgsi_full_instruction *inst, const void *data)
{
	DBG("TODO");
}

static void
translate_tex(struct of_compile_context *ctx,
	      struct tgsi_full_instruction *inst, const void *data)
{
	unsigned opc = inst->Instruction.Opcode;
	struct ir2_instruction *instr;
	struct tgsi_dst_register tmp_dst;
	struct tgsi_src_register tmp_src;
	const struct tgsi_src_register *coord = &inst->Src[0].Register;

	if (opc == TGSI_OPCODE_TXP) {
		static const char *swiz[] = {
			[TGSI_SWIZZLE_X] = "xxxx",
			[TGSI_SWIZZLE_Y] = "yyyy",
			[TGSI_SWIZZLE_Z] = "zzzz",
			[TGSI_SWIZZLE_W] = "wwww",
		};

		/* TXP - Projective Texture Lookup:
		 *
		 *  coord.x = src0.x / src.w
		 *  coord.y = src0.y / src.w
		 *  coord.z = src0.z / src.w
		 *  coord.w = src0.w
		 *  bias = 0.0
		 *
		 *  dst = texture_sample(unit, coord, bias)
		 */

		get_internal_temp(ctx, &tmp_dst, &tmp_src);

		/* tmp_dst.x___ = 1.0 / src.wwww */
		instr = ir2_instr_create_alu(ctx->shader, OP_RCP);

		add_dst_reg(ctx, instr, &tmp_dst)->swizzle = "x___";
		add_src_reg(ctx, instr, &inst->Src[0].Register)->swizzle =
					swiz[inst->Src[0].Register.SwizzleW];

		/* tmp_dst.xyz_ = src0.xyzw * src.xxxx */
		instr = ir2_instr_create_alu(ctx->shader, OP_MUL);
		add_dst_reg(ctx, instr, &tmp_dst)->swizzle = "xyz_";
		add_src_reg(ctx, instr, &tmp_src)->swizzle = "xxxx";
		add_src_reg(ctx, instr, &inst->Src[0].Register);

		coord = &tmp_src;
	}

	assert(inst->Texture.NumOffsets <= 1); // TODO what to do in other cases?

	instr = ir2_instr_create_alu(ctx->shader, OP_TEXLD);

	add_dst_reg(ctx, instr, &inst->Dst[0].Register);
	add_src_reg(ctx, instr, coord);
	add_src_reg(ctx, instr, &inst->Src[1].Register);
}

/* LRP(a,b,c) = (a * b) + ((1 - a) * c) */
static void
translate_lrp(struct of_compile_context *ctx,
	      struct tgsi_full_instruction *inst, const void *data)
{
	DBG("TODO");
}

static void
translate_trig(struct of_compile_context *ctx,
	       struct tgsi_full_instruction *inst, const void *data)
{
	DBG("TODO");
}

static void
translate_lit(struct of_compile_context *ctx,
	      struct tgsi_full_instruction *inst, const void *data)
{
	DBG("TODO");
}

static void
translate_sub(struct of_compile_context *ctx,
	      struct tgsi_full_instruction *inst, const void *data)
{
	DBG("TODO");
}

static void
translate_cnd(struct of_compile_context *ctx,
	      struct tgsi_full_instruction *inst, const void *data)
{
	DBG("TODO");
}

static void
translate_clamp(struct of_compile_context *ctx,
		struct tgsi_full_instruction *inst, const void *data)
{
	DBG("TODO");
}

static void
translate_round(struct of_compile_context *ctx,
		struct tgsi_full_instruction *inst, const void *data)
{
	DBG("TODO");
}

static void
translate_xpd(struct of_compile_context *ctx,
	      struct tgsi_full_instruction *inst, const void *data)
{
	DBG("TODO");
}

static void
translate_abs(struct of_compile_context *ctx,
	      struct tgsi_full_instruction *inst, const void *data)
{
	DBG("TODO");
}

static void
translate_rcc(struct of_compile_context *ctx,
	      struct tgsi_full_instruction *inst, const void *data)
{
	DBG("TODO");
}

static void
translate_if(struct of_compile_context *ctx,
	     struct tgsi_full_instruction *inst, const void *data)
{
	DBG("TODO");
}

static void
translate_else(struct of_compile_context *ctx,
	       struct tgsi_full_instruction *inst, const void *data)
{
	DBG("TODO");
}

static void
translate_endif(struct of_compile_context *ctx,
		struct tgsi_full_instruction *inst, const void *data)
{
	DBG("TODO");
}

#define OP_FLOW(_op, _srcs)		\
	[_op] = {			\
		.opcode = _op,		\
		.type = OP_TYPE_FLOW,	\
		.src_count = _srcs,	\
	}

#define OP_NORMAL(_op, _srcs)		\
	[_op] = {			\
		.opcode = _op,		\
		.type = OP_TYPE_NORMAL,	\
		.src_count = _srcs,	\
	}

static const opcode_info_t opcode_info[] = {
	OP_NORMAL(OP_NOP, 0),
	OP_NORMAL(OP_MOV, 1),
	OP_NORMAL(OP_MOVA, 1),
	OP_NORMAL(OP_MOVC, 2),
	OP_NORMAL(OP_ADD, 2),
	OP_NORMAL(OP_MUL, 2),
	OP_NORMAL(OP_MUL_LIT, 2),
	OP_NORMAL(OP_DP3, 2),
	OP_NORMAL(OP_DP4, 2),
	OP_NORMAL(OP_DPH, 2),
	OP_NORMAL(OP_DST, 2),
	OP_NORMAL(OP_EXP, 1),
	OP_NORMAL(OP_EXP_LIT, 1),
	OP_NORMAL(OP_LOG, 1),
	OP_NORMAL(OP_LOG_LIT, 1),
	OP_NORMAL(OP_RCP, 1),
	OP_NORMAL(OP_RSQ, 1),
	OP_NORMAL(OP_DP2ADD, 3),
	OP_NORMAL(OP_MAX, 2),
	OP_NORMAL(OP_MIN, 2),
	OP_NORMAL(OP_SGE, 2),
	OP_NORMAL(OP_SLT, 2),
	OP_NORMAL(OP_SETP_EQ, 2),
	OP_NORMAL(OP_SETP_GE, 2),
	OP_NORMAL(OP_SETP_GT, 2),
	OP_NORMAL(OP_SETP_NE, 2),
	OP_NORMAL(OP_CMP, 3),
	OP_NORMAL(OP_MAD, 3),
	OP_NORMAL(OP_FRC, 1),
	OP_NORMAL(OP_TEXLD, 2),
	OP_NORMAL(OP_CUBEDIR, 1),
	OP_NORMAL(OP_MAXCOMP, 1),
	OP_NORMAL(OP_TEXLDC, 3),
	OP_NORMAL(OP_TEXKILL, 1),
	OP_NORMAL(OP_MOVIPS, 1),
	OP_NORMAL(OP_ADDI, 2),
	OP_FLOW(OP_B, 0),
	OP_FLOW(OP_BF, 1),
	OP_FLOW(OP_BP, 0),
	OP_FLOW(OP_BFP, 1),
	OP_FLOW(OP_BZP, 1),
	OP_FLOW(OP_CALL, 0),
	OP_FLOW(OP_CALLNZ, 1),
	OP_FLOW(OP_RET, 0),
};

static void
translate_direct(struct of_compile_context *ctx,
		 struct tgsi_full_instruction *inst, const void *data)
{
	struct ir2_instruction *ins;
	const opcode_info_t *info = data;
	int src;

	assert(inst->Instruction.NumSrcRegs == info->src_count);
	assert(inst->Instruction.NumDstRegs == 1);

	if (info->src_count == 3 && !ctx->shader->instrs_count) {
		struct tgsi_dst_register tmp_dst;
		struct tgsi_src_register tmp_src;

		ins = ir2_instr_create_alu(ctx->shader, OP_NOP);
		get_internal_temp(ctx, &tmp_dst, &tmp_src);
		add_dst_reg(ctx, ins, &tmp_dst);
		add_src_reg(ctx, ins, &tmp_src);
	}

	ins = ir2_instr_create_alu(ctx->shader, info->opcode);
	add_dst_reg(ctx, ins, &inst->Dst[0].Register);

	for (src = 0; src < info->src_count; ++src)
		add_src_reg(ctx, ins, &inst->Src[src].Register);

	add_vector_clamp(inst, ins);
}

/*
 * Main part of compiler/translator:
 */

#define IR_DIRECT(_tgsi, _op)				\
	[_tgsi] = {					\
		.handler = translate_direct,		\
		.handler_data = &opcode_info[_op],	\
	}

#define IR_EMULATE(_tgsi, _handler, _data)		\
	[_tgsi] = {					\
		.handler = _handler,			\
		.handler_data = _data,			\
	}

static const of_tgsi_map_entry_t translate_table[] = {
	IR_DIRECT(TGSI_OPCODE_ARL, OP_FLR),
	IR_DIRECT(TGSI_OPCODE_MOV, OP_MOV),
	IR_EMULATE(TGSI_OPCODE_LIT, translate_lit, NULL),
	IR_DIRECT(TGSI_OPCODE_RCP, OP_RCP),
	IR_DIRECT(TGSI_OPCODE_RSQ, OP_RSQ),
	IR_DIRECT(TGSI_OPCODE_EXP, OP_EXP_LIT),
	IR_DIRECT(TGSI_OPCODE_LOG, OP_LOG_LIT),
	IR_DIRECT(TGSI_OPCODE_MUL, OP_MUL),
	IR_DIRECT(TGSI_OPCODE_ADD, OP_ADD),
	IR_DIRECT(TGSI_OPCODE_DP3, OP_DP3),
	IR_DIRECT(TGSI_OPCODE_DP4, OP_DP4),
	IR_DIRECT(TGSI_OPCODE_DST, OP_DST),
	IR_DIRECT(TGSI_OPCODE_MIN, OP_MIN),
	IR_DIRECT(TGSI_OPCODE_MAX, OP_MAX),
	IR_DIRECT(TGSI_OPCODE_SLT, OP_SLT),
	IR_DIRECT(TGSI_OPCODE_SGE, OP_SGE),
	IR_DIRECT(TGSI_OPCODE_MAD, OP_MAD),
	IR_EMULATE(TGSI_OPCODE_SUB, translate_sub, NULL),
	IR_EMULATE(TGSI_OPCODE_LRP, translate_lrp, NULL),
	IR_EMULATE(TGSI_OPCODE_CND, translate_cnd, NULL),
	IR_DIRECT(TGSI_OPCODE_DP2A, OP_DP2ADD),
	IR_DIRECT(TGSI_OPCODE_FRC, OP_FRC),
	IR_EMULATE(TGSI_OPCODE_CLAMP, translate_clamp, NULL),
	IR_DIRECT(TGSI_OPCODE_FLR, OP_FLR),
	IR_EMULATE(TGSI_OPCODE_ROUND, translate_round, NULL),
	IR_DIRECT(TGSI_OPCODE_EX2, OP_EXP),
	IR_DIRECT(TGSI_OPCODE_LG2, OP_LOG),
	IR_EMULATE(TGSI_OPCODE_POW, translate_pow, NULL),
	IR_EMULATE(TGSI_OPCODE_XPD, translate_xpd, NULL),
	IR_EMULATE(TGSI_OPCODE_ABS, translate_abs, NULL),
	IR_EMULATE(TGSI_OPCODE_RCC, translate_rcc, NULL),
	IR_DIRECT(TGSI_OPCODE_DPH, OP_DPH),
	IR_EMULATE(TGSI_OPCODE_COS, translate_trig, NULL),
	IR_EMULATE(TGSI_OPCODE_SIN, translate_trig, NULL),
	IR_EMULATE(TGSI_OPCODE_TEX, translate_tex, NULL),
	IR_EMULATE(TGSI_OPCODE_TXP, translate_tex, NULL),
	IR_DIRECT(TGSI_OPCODE_CMP, OP_CMP),
	IR_EMULATE(TGSI_OPCODE_IF, translate_if, NULL),
	IR_EMULATE(TGSI_OPCODE_ELSE, translate_else, NULL),
	IR_EMULATE(TGSI_OPCODE_ENDIF, translate_endif, NULL),
};

static void
translate_instruction(struct of_compile_context *ctx,
		struct tgsi_full_instruction *inst)
{
	unsigned opc = inst->Instruction.Opcode;

	if (opc == TGSI_OPCODE_END)
		return;

	if (opc >= ARRAY_SIZE(translate_table)
	    || !translate_table[opc].handler) {
		DBG("unknown TGSI opc: %s", tgsi_get_opcode_name(opc));
		tgsi_dump(ctx->so->tokens, 0);
		assert(0);
		return;
	}

	translate_table[opc].handler(ctx, inst,
					translate_table[opc].handler_data);
}

static void
compile_instructions(struct of_compile_context *ctx)
{
	while (!tgsi_parse_end_of_tokens(&ctx->parser)) {
		tgsi_parse_token(&ctx->parser);

		switch (ctx->parser.FullToken.Token.Type) {
		case TGSI_TOKEN_TYPE_INSTRUCTION:
			translate_instruction(ctx,
					&ctx->parser.FullToken.FullInstruction);
			break;
		default:
			break;
		}
	}
}

int
of_compile_shader(struct of_shader_stateobj *so)
{
	struct of_compile_context ctx;

	ir2_shader_destroy(so->ir);
	so->ir = ir2_shader_create();
	so->num_immediates = 0;

	if (compile_init(&ctx, so) != TGSI_PARSE_OK)
		return -1;

	compile_instructions(&ctx);

	compile_free(&ctx);

	return 0;
}
