Loading plugins phase: Elapsed time ==> 0s.339ms
Initializing data phase: Elapsed time ==> 1s.979ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Tsubasa Maruyama\Documents\PSoC Creator\Lticker\Lticker.cydsn\Lticker.cyprj -d CY8C4245AXI-483 -s C:\Users\Tsubasa Maruyama\Documents\PSoC Creator\Lticker\Lticker.cydsn\Generated_Source\PSoC4 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 0s.640ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.034ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Lticker.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tsubasa Maruyama\Documents\PSoC Creator\Lticker\Lticker.cydsn\Lticker.cyprj -dcpsoc3 Lticker.v -verilog
======================================================================

======================================================================
Compiling:  Lticker.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tsubasa Maruyama\Documents\PSoC Creator\Lticker\Lticker.cydsn\Lticker.cyprj -dcpsoc3 Lticker.v -verilog
======================================================================

======================================================================
Compiling:  Lticker.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tsubasa Maruyama\Documents\PSoC Creator\Lticker\Lticker.cydsn\Lticker.cyprj -dcpsoc3 -verilog Lticker.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Sep 12 23:35:12 2014


======================================================================
Compiling:  Lticker.v
Program  :   vpp
Options  :    -yv2 -q10 Lticker.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Sep 12 23:35:12 2014

Flattening file '..\WS2812driver\WS2812driver.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Lticker.ctl'.
..\WS2812driver\WS2812driver.v (line 161, col 48):  Note: Substituting module 'sub_vi_vv' for '-'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Lticker.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tsubasa Maruyama\Documents\PSoC Creator\Lticker\Lticker.cydsn\Lticker.cyprj -dcpsoc3 -verilog Lticker.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Sep 12 23:35:12 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Tsubasa Maruyama\Documents\PSoC Creator\Lticker\Lticker.cydsn\codegentemp\Lticker.ctl'.
Linking 'C:\Users\Tsubasa Maruyama\Documents\PSoC Creator\Lticker\Lticker.cydsn\codegentemp\..\WS2812driver\WS2812driver.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Tsubasa Maruyama\Documents\PSoC Creator\Lticker\Lticker.cydsn\codegentemp\Lticker.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Lticker.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tsubasa Maruyama\Documents\PSoC Creator\Lticker\Lticker.cydsn\Lticker.cyprj -dcpsoc3 -verilog Lticker.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Sep 12 23:35:13 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Tsubasa Maruyama\Documents\PSoC Creator\Lticker\Lticker.cydsn\codegentemp\Lticker.ctl'.
Linking 'C:\Users\Tsubasa Maruyama\Documents\PSoC Creator\Lticker\Lticker.cydsn\codegentemp\..\WS2812driver\WS2812driver.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Tsubasa Maruyama\Documents\PSoC Creator\Lticker\Lticker.cydsn\codegentemp\Lticker.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\WS2812driver_1:MODULE_1:b_31\
	\WS2812driver_1:MODULE_1:b_30\
	\WS2812driver_1:MODULE_1:b_29\
	\WS2812driver_1:MODULE_1:b_28\
	\WS2812driver_1:MODULE_1:b_27\
	\WS2812driver_1:MODULE_1:b_26\
	\WS2812driver_1:MODULE_1:b_25\
	\WS2812driver_1:MODULE_1:b_24\
	\WS2812driver_1:MODULE_1:b_23\
	\WS2812driver_1:MODULE_1:b_22\
	\WS2812driver_1:MODULE_1:b_21\
	\WS2812driver_1:MODULE_1:b_20\
	\WS2812driver_1:MODULE_1:b_19\
	\WS2812driver_1:MODULE_1:b_18\
	\WS2812driver_1:MODULE_1:b_17\
	\WS2812driver_1:MODULE_1:b_16\
	\WS2812driver_1:MODULE_1:b_15\
	\WS2812driver_1:MODULE_1:b_14\
	\WS2812driver_1:MODULE_1:b_13\
	\WS2812driver_1:MODULE_1:b_12\
	\WS2812driver_1:MODULE_1:b_11\
	\WS2812driver_1:MODULE_1:b_10\
	\WS2812driver_1:MODULE_1:b_9\
	\WS2812driver_1:MODULE_1:b_8\
	\WS2812driver_1:MODULE_1:b_7\
	\WS2812driver_1:MODULE_1:b_6\
	\WS2812driver_1:MODULE_1:b_5\
	\WS2812driver_1:MODULE_1:b_4\
	\WS2812driver_1:MODULE_1:b_3\
	\WS2812driver_1:MODULE_1:b_2\
	\WS2812driver_1:MODULE_1:b_1\
	\WS2812driver_1:MODULE_1:b_0\
	\WS2812driver_1:MODULE_1:g2:a0:a_31\
	\WS2812driver_1:MODULE_1:g2:a0:a_30\
	\WS2812driver_1:MODULE_1:g2:a0:a_29\
	\WS2812driver_1:MODULE_1:g2:a0:a_28\
	\WS2812driver_1:MODULE_1:g2:a0:a_27\
	\WS2812driver_1:MODULE_1:g2:a0:a_26\
	\WS2812driver_1:MODULE_1:g2:a0:a_25\
	\WS2812driver_1:MODULE_1:g2:a0:a_24\
	\WS2812driver_1:MODULE_1:g2:a0:b_31\
	\WS2812driver_1:MODULE_1:g2:a0:b_30\
	\WS2812driver_1:MODULE_1:g2:a0:b_29\
	\WS2812driver_1:MODULE_1:g2:a0:b_28\
	\WS2812driver_1:MODULE_1:g2:a0:b_27\
	\WS2812driver_1:MODULE_1:g2:a0:b_26\
	\WS2812driver_1:MODULE_1:g2:a0:b_25\
	\WS2812driver_1:MODULE_1:g2:a0:b_24\
	\WS2812driver_1:MODULE_1:g2:a0:b_23\
	\WS2812driver_1:MODULE_1:g2:a0:b_22\
	\WS2812driver_1:MODULE_1:g2:a0:b_21\
	\WS2812driver_1:MODULE_1:g2:a0:b_20\
	\WS2812driver_1:MODULE_1:g2:a0:b_19\
	\WS2812driver_1:MODULE_1:g2:a0:b_18\
	\WS2812driver_1:MODULE_1:g2:a0:b_17\
	\WS2812driver_1:MODULE_1:g2:a0:b_16\
	\WS2812driver_1:MODULE_1:g2:a0:b_15\
	\WS2812driver_1:MODULE_1:g2:a0:b_14\
	\WS2812driver_1:MODULE_1:g2:a0:b_13\
	\WS2812driver_1:MODULE_1:g2:a0:b_12\
	\WS2812driver_1:MODULE_1:g2:a0:b_11\
	\WS2812driver_1:MODULE_1:g2:a0:b_10\
	\WS2812driver_1:MODULE_1:g2:a0:b_9\
	\WS2812driver_1:MODULE_1:g2:a0:b_8\
	\WS2812driver_1:MODULE_1:g2:a0:b_7\
	\WS2812driver_1:MODULE_1:g2:a0:b_6\
	\WS2812driver_1:MODULE_1:g2:a0:b_5\
	\WS2812driver_1:MODULE_1:g2:a0:b_4\
	\WS2812driver_1:MODULE_1:g2:a0:b_3\
	\WS2812driver_1:MODULE_1:g2:a0:b_2\
	\WS2812driver_1:MODULE_1:g2:a0:b_1\
	\WS2812driver_1:MODULE_1:g2:a0:b_0\
	\WS2812driver_1:MODULE_1:g2:a0:d_31\
	\WS2812driver_1:MODULE_1:g2:a0:d_30\
	\WS2812driver_1:MODULE_1:g2:a0:d_29\
	\WS2812driver_1:MODULE_1:g2:a0:d_28\
	\WS2812driver_1:MODULE_1:g2:a0:d_27\
	\WS2812driver_1:MODULE_1:g2:a0:d_26\
	\WS2812driver_1:MODULE_1:g2:a0:d_25\
	\WS2812driver_1:MODULE_1:g2:a0:d_24\
	\WS2812driver_1:MODULE_1:g2:a0:d_23\
	\WS2812driver_1:MODULE_1:g2:a0:d_22\
	\WS2812driver_1:MODULE_1:g2:a0:d_21\
	\WS2812driver_1:MODULE_1:g2:a0:d_20\
	\WS2812driver_1:MODULE_1:g2:a0:d_19\
	\WS2812driver_1:MODULE_1:g2:a0:d_18\
	\WS2812driver_1:MODULE_1:g2:a0:d_17\
	\WS2812driver_1:MODULE_1:g2:a0:d_16\
	\WS2812driver_1:MODULE_1:g2:a0:d_15\
	\WS2812driver_1:MODULE_1:g2:a0:d_14\
	\WS2812driver_1:MODULE_1:g2:a0:d_13\
	\WS2812driver_1:MODULE_1:g2:a0:d_12\
	\WS2812driver_1:MODULE_1:g2:a0:d_11\
	\WS2812driver_1:MODULE_1:g2:a0:d_10\
	\WS2812driver_1:MODULE_1:g2:a0:d_9\
	\WS2812driver_1:MODULE_1:g2:a0:d_8\
	\WS2812driver_1:MODULE_1:g2:a0:d_7\
	\WS2812driver_1:MODULE_1:g2:a0:d_6\
	\WS2812driver_1:MODULE_1:g2:a0:d_5\
	\WS2812driver_1:MODULE_1:g2:a0:d_4\
	\WS2812driver_1:MODULE_1:g2:a0:d_3\
	\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\WS2812driver_1:sub_vi_vv_MODGEN_1_31\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_30\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_29\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_28\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_27\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_26\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_25\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_24\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_23\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_22\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_21\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_20\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_19\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_18\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_17\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_16\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_15\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_14\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_13\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_12\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_11\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_10\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_9\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_8\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_7\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_6\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_5\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_4\
	\WS2812driver_1:sub_vi_vv_MODGEN_1_3\

Deleted 108 User equations/components.
Deleted 29 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_2_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_3_net_0 to tmpOE__Pin_1_net_0
Aliasing \WS2812driver_1:comp_val_7\ to zero
Aliasing \WS2812driver_1:comp_val_6\ to zero
Aliasing \WS2812driver_1:comp_val_5\ to zero
Aliasing \WS2812driver_1:comp_val_3\ to zero
Aliasing \WS2812driver_1:comp_val_1\ to zero
Aliasing \WS2812driver_1:comp_val_0\ to tmpOE__Pin_1_net_0
Aliasing \WS2812driver_1:MODULE_1:g2:a0:a_23\ to zero
Aliasing \WS2812driver_1:MODULE_1:g2:a0:a_22\ to zero
Aliasing \WS2812driver_1:MODULE_1:g2:a0:a_21\ to zero
Aliasing \WS2812driver_1:MODULE_1:g2:a0:a_20\ to zero
Aliasing \WS2812driver_1:MODULE_1:g2:a0:a_19\ to zero
Aliasing \WS2812driver_1:MODULE_1:g2:a0:a_18\ to zero
Aliasing \WS2812driver_1:MODULE_1:g2:a0:a_17\ to zero
Aliasing \WS2812driver_1:MODULE_1:g2:a0:a_16\ to zero
Aliasing \WS2812driver_1:MODULE_1:g2:a0:a_15\ to zero
Aliasing \WS2812driver_1:MODULE_1:g2:a0:a_14\ to zero
Aliasing \WS2812driver_1:MODULE_1:g2:a0:a_13\ to zero
Aliasing \WS2812driver_1:MODULE_1:g2:a0:a_12\ to zero
Aliasing \WS2812driver_1:MODULE_1:g2:a0:a_11\ to zero
Aliasing \WS2812driver_1:MODULE_1:g2:a0:a_10\ to zero
Aliasing \WS2812driver_1:MODULE_1:g2:a0:a_9\ to zero
Aliasing \WS2812driver_1:MODULE_1:g2:a0:a_8\ to zero
Aliasing \WS2812driver_1:MODULE_1:g2:a0:a_7\ to zero
Aliasing \WS2812driver_1:MODULE_1:g2:a0:a_6\ to zero
Aliasing \WS2812driver_1:MODULE_1:g2:a0:a_5\ to zero
Aliasing \WS2812driver_1:MODULE_1:g2:a0:a_4\ to zero
Aliasing \WS2812driver_1:MODULE_1:g2:a0:a_3\ to zero
Aliasing \WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_1_net_0
Removing Rhs of wire Net_187[2] = \WS2812driver_1:pg_out\[29]
Removing Lhs of wire one[7] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_2_net_0[12] = tmpOE__Pin_1_net_0[1]
Removing Rhs of wire Net_188[13] = \WS2812driver_1:f1_feed\[25]
Removing Lhs of wire tmpOE__Pin_3_net_0[19] = tmpOE__Pin_1_net_0[1]
Removing Rhs of wire Net_189[20] = \WS2812driver_1:f0_load\[28]
Removing Lhs of wire \WS2812driver_1:comp_val_7\[31] = zero[6]
Removing Lhs of wire \WS2812driver_1:comp_val_6\[32] = zero[6]
Removing Lhs of wire \WS2812driver_1:comp_val_5\[33] = zero[6]
Removing Lhs of wire \WS2812driver_1:comp_val_3\[36] = zero[6]
Removing Lhs of wire \WS2812driver_1:comp_val_2\[37] = \WS2812driver_1:shift_out\[35]
Removing Lhs of wire \WS2812driver_1:comp_val_1\[38] = zero[6]
Removing Lhs of wire \WS2812driver_1:comp_val_0\[39] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire \WS2812driver_1:sub_vi_vv_MODGEN_1_2\[48] = \WS2812driver_1:MODULE_1:g2:a0:d_2\[243]
Removing Lhs of wire \WS2812driver_1:sub_vi_vv_MODGEN_1_1\[50] = \WS2812driver_1:MODULE_1:g2:a0:d_1\[244]
Removing Lhs of wire \WS2812driver_1:sub_vi_vv_MODGEN_1_0\[52] = \WS2812driver_1:MODULE_1:g2:a0:d_0\[245]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_23\[126] = zero[6]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_22\[127] = zero[6]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_21\[128] = zero[6]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_20\[129] = zero[6]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_19\[130] = zero[6]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_18\[131] = zero[6]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_17\[132] = zero[6]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_16\[133] = zero[6]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_15\[134] = zero[6]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_14\[135] = zero[6]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_13\[136] = zero[6]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_12\[137] = zero[6]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_11\[138] = zero[6]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_10\[139] = zero[6]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_9\[140] = zero[6]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_8\[141] = zero[6]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_7\[142] = zero[6]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_6\[143] = zero[6]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_5\[144] = zero[6]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_4\[145] = zero[6]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_3\[146] = zero[6]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_2\[147] = \WS2812driver_1:MODIN1_2\[148]
Removing Lhs of wire \WS2812driver_1:MODIN1_2\[148] = \WS2812driver_1:shift_counter_2\[46]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_1\[149] = \WS2812driver_1:MODIN1_1\[150]
Removing Lhs of wire \WS2812driver_1:MODIN1_1\[150] = \WS2812driver_1:shift_counter_1\[49]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:a_0\[151] = \WS2812driver_1:MODIN1_0\[152]
Removing Lhs of wire \WS2812driver_1:MODIN1_0\[152] = \WS2812driver_1:shift_counter_0\[51]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[283] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire \WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[284] = tmpOE__Pin_1_net_0[1]

------------------------------------------------------
Aliased 0 equations, 45 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Pin_1_net_0' (cost = 0):
tmpOE__Pin_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_189' (cost = 2):
Net_189 <= ((\WS2812driver_1:fifo_state_1\ and \WS2812driver_1:fifo_state_0\));

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (not \WS2812driver_1:shift_counter_0\);

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:d_0\' (cost = 0):
\WS2812driver_1:MODULE_1:g2:a0:d_0\ <= (not \WS2812driver_1:shift_counter_0\);

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <= (\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <= (\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((not \WS2812driver_1:shift_counter_1\ and not \WS2812driver_1:shift_counter_0\));

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:d_1\' (cost = 2):
\WS2812driver_1:MODULE_1:g2:a0:d_1\ <= ((\WS2812driver_1:shift_counter_1\ and \WS2812driver_1:shift_counter_0\)
	OR (not \WS2812driver_1:shift_counter_1\ and not \WS2812driver_1:shift_counter_0\));

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <= (\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <= (\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 1):
\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((not \WS2812driver_1:shift_counter_2\ and not \WS2812driver_1:shift_counter_1\ and not \WS2812driver_1:shift_counter_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:d_2\' (cost = 3):
\WS2812driver_1:MODULE_1:g2:a0:d_2\ <= ((\WS2812driver_1:shift_counter_2\ and \WS2812driver_1:shift_counter_1\)
	OR (\WS2812driver_1:shift_counter_2\ and \WS2812driver_1:shift_counter_0\)
	OR (not \WS2812driver_1:shift_counter_2\ and not \WS2812driver_1:shift_counter_1\ and not \WS2812driver_1:shift_counter_0\));

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <= (\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <= (\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 1):
\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((not \WS2812driver_1:shift_counter_2\ and not \WS2812driver_1:shift_counter_1\ and not \WS2812driver_1:shift_counter_0\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <= (\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <= (\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 1):
\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((not \WS2812driver_1:shift_counter_2\ and not \WS2812driver_1:shift_counter_1\ and not \WS2812driver_1:shift_counter_0\));


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <= (\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <= (\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 1):
\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((not \WS2812driver_1:shift_counter_2\ and not \WS2812driver_1:shift_counter_1\ and not \WS2812driver_1:shift_counter_0\));


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <= (\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <= (\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 1):
\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((not \WS2812driver_1:shift_counter_2\ and not \WS2812driver_1:shift_counter_1\ and not \WS2812driver_1:shift_counter_0\));


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <= (\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <= (\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 27 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Removing Rhs of wire \WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[254] = \WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\[263]
Removing Rhs of wire \WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[264] = \WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\[273]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Tsubasa Maruyama\Documents\PSoC Creator\Lticker\Lticker.cydsn\Lticker.cyprj" -dcpsoc3 Lticker.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.918ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3023, Family: PSoC3, Started at: Friday, 12 September 2014 23:35:13
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tsubasa Maruyama\Documents\PSoC Creator\Lticker\Lticker.cydsn\Lticker.cyprj -d CY8C4245AXI-483 Lticker.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ kept \WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept \WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ kept \WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\

Removing unused cells resulting from optimization
    Removed unused cell/equation '\WS2812driver_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=13, Signal=Net_186_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\WS2812driver_1:fifo_state_0\\D\:macrocell'
    Removed unused cell/equation '\WS2812driver_1:fifo_state_1\\D\:macrocell'
    Removed unused cell/equation '\WS2812driver_1:pg_data_req\\D\:macrocell'
    Removed unused cell/equation '\WS2812driver_1:pg_out\\D\:macrocell'
    Removed unused cell/equation '\WS2812driver_1:pg_state_0\\D\:macrocell'
    Removed unused cell/equation '\WS2812driver_1:pg_state_1\\D\:macrocell'
    Removed unused cell/equation '\WS2812driver_1:shift_counter_0\\D\:macrocell'
    Removed unused cell/equation '\WS2812driver_1:shift_counter_1\\D\:macrocell'
    Removed unused cell/equation '\WS2812driver_1:shift_counter_2\\D\:macrocell'
    Removed unused cell/equation '\WS2812driver_1:shifter_state_0\\D\:macrocell'
    Removed unused cell/equation '\WS2812driver_1:shifter_state_1\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            input => Net_187 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            input => Net_188 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            input => Net_189 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_187, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\WS2812driver_1:pg_state_1\ * \WS2812driver_1:pg_state_0\
            + \WS2812driver_1:pg_state_1\ * !\WS2812driver_1:pg_state_0\ * 
              !\WS2812driver_1:pg_det_eq\
        );
        Output = Net_187 (fanout=1)

    MacroCell: Name=Net_188, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WS2812driver_1:fifo_state_1\ * \WS2812driver_1:fifo_state_0\
        );
        Output = Net_188 (fanout=2)

    MacroCell: Name=Net_189, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WS2812driver_1:fifo_state_1\ * \WS2812driver_1:fifo_state_0\
        );
        Output = Net_189 (fanout=2)

    MacroCell: Name=\WS2812driver_1:comp_val_4\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WS2812driver_1:shift_out\
        );
        Output = \WS2812driver_1:comp_val_4\ (fanout=1)

    MacroCell: Name=\WS2812driver_1:d0_load\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \WS2812driver_1:fifo_state_1\ * \WS2812driver_1:fifo_state_0\
        );
        Output = \WS2812driver_1:d0_load\ (fanout=1)

    MacroCell: Name=\WS2812driver_1:fifo_state_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\WS2812driver_1:fifo_state_1\ * !\WS2812driver_1:fifo_state_0\ * 
              !\WS2812driver_1:shifter_f1_empty\
            + \WS2812driver_1:fifo_state_1\ * !\WS2812driver_1:fifo_state_0\ * 
              !\WS2812driver_1:shifter_f0_full\
        );
        Output = \WS2812driver_1:fifo_state_0\ (fanout=5)

    MacroCell: Name=\WS2812driver_1:fifo_state_1\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WS2812driver_1:fifo_state_0\
        );
        Output = \WS2812driver_1:fifo_state_1\ (fanout=4)

    MacroCell: Name=\WS2812driver_1:pg_data_req\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WS2812driver_1:pg_state_1\ * \WS2812driver_1:pg_state_0\ * 
              \WS2812driver_1:pg_det_eq\
        );
        Output = \WS2812driver_1:pg_data_req\ (fanout=1)

    MacroCell: Name=\WS2812driver_1:pg_state_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\WS2812driver_1:pg_state_1\ * !\WS2812driver_1:pg_state_0\ * 
              \WS2812driver_1:shifter_state_0\
            + \WS2812driver_1:pg_state_1\ * !\WS2812driver_1:pg_state_0\ * 
              \WS2812driver_1:pg_det_eq\
            + \WS2812driver_1:pg_state_1\ * \WS2812driver_1:pg_state_0\ * 
              !\WS2812driver_1:pg_det_zero\
            + \WS2812driver_1:pg_state_1\ * \WS2812driver_1:pg_state_0\ * 
              \WS2812driver_1:shifter_state_0\
        );
        Output = \WS2812driver_1:pg_state_0\ (fanout=5)

    MacroCell: Name=\WS2812driver_1:pg_state_1\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\WS2812driver_1:pg_state_1\ * !\WS2812driver_1:pg_state_0\
            + \WS2812driver_1:pg_state_1\ * \WS2812driver_1:pg_state_0\ * 
              \WS2812driver_1:pg_det_zero\
        );
        Output = \WS2812driver_1:pg_state_1\ (fanout=5)

    MacroCell: Name=\WS2812driver_1:shift_counter_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\WS2812driver_1:shifter_state_0\ * 
              \WS2812driver_1:shift_counter_0\
            + \WS2812driver_1:shifter_state_0\ * 
              \WS2812driver_1:shifter_state_1\ * 
              !\WS2812driver_1:shift_counter_0\
        );
        Output = \WS2812driver_1:shift_counter_0\ (fanout=5)

    MacroCell: Name=\WS2812driver_1:shift_counter_1\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \WS2812driver_1:shifter_state_0\ * 
              !\WS2812driver_1:shifter_state_1\ * 
              !\WS2812driver_1:shift_counter_1\
            + \WS2812driver_1:shifter_state_0\ * 
              \WS2812driver_1:shifter_state_1\ * 
              !\WS2812driver_1:shift_counter_0\
        );
        Output = \WS2812driver_1:shift_counter_1\ (fanout=4)

    MacroCell: Name=\WS2812driver_1:shift_counter_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \WS2812driver_1:shifter_state_0\ * 
              !\WS2812driver_1:shift_counter_2\ * 
              !\WS2812driver_1:shifter_state_1\
            + \WS2812driver_1:shifter_state_0\ * 
              \WS2812driver_1:shifter_state_1\ * 
              !\WS2812driver_1:shift_counter_1\ * 
              !\WS2812driver_1:shift_counter_0\
        );
        Output = \WS2812driver_1:shift_counter_2\ (fanout=3)

    MacroCell: Name=\WS2812driver_1:shifter_state_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \WS2812driver_1:pg_data_req\ * 
              !\WS2812driver_1:shifter_state_0\ * 
              \WS2812driver_1:shifter_state_1\
            + !\WS2812driver_1:shifter_state_0\ * 
              !\WS2812driver_1:shifter_state_1\ * 
              \WS2812driver_1:shifter_f0_notempty\
            + \WS2812driver_1:shifter_state_0\ * 
              !\WS2812driver_1:shift_counter_2\ * 
              \WS2812driver_1:shifter_state_1\ * 
              !\WS2812driver_1:shift_counter_1\ * 
              !\WS2812driver_1:shift_counter_0\ * 
              \WS2812driver_1:shifter_f0_notempty\
        );
        Output = \WS2812driver_1:shifter_state_0\ (fanout=7)

    MacroCell: Name=\WS2812driver_1:shifter_state_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\WS2812driver_1:shifter_state_0\ * 
              !\WS2812driver_1:shifter_state_1\
            + \WS2812driver_1:shifter_state_0\ * 
              !\WS2812driver_1:shift_counter_2\ * 
              \WS2812driver_1:shifter_state_1\ * 
              !\WS2812driver_1:shift_counter_1\ * 
              !\WS2812driver_1:shift_counter_0\
        );
        Output = \WS2812driver_1:shifter_state_1\ (fanout=6)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\WS2812driver_1:pulseGen\
        PORT MAP (
            clock => Net_186_digital ,
            cs_addr_1 => \WS2812driver_1:pg_state_1\ ,
            cs_addr_0 => \WS2812driver_1:pg_state_0\ ,
            z0_comb => \WS2812driver_1:pg_det_zero\ ,
            ce1_comb => \WS2812driver_1:pg_det_eq\ ,
            p_in_4 => \WS2812driver_1:comp_val_4\ ,
            p_in_2 => \WS2812driver_1:shift_out\ ,
            p_in_0 => __ONE__ );
        Properties:
        {
            a0_init = "00010111"
            a1_init = "00000101"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001001100001000000010000000100000001000001000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111100100000000000000100000000000000000000000000100"
            d0_init = "00010111"
            d1_init = "00000001"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\WS2812driver_1:shifter:u0\
        PORT MAP (
            clock => Net_186_digital ,
            cs_addr_2 => Net_188 ,
            cs_addr_1 => \WS2812driver_1:shifter_state_1\ ,
            cs_addr_0 => \WS2812driver_1:shifter_state_0\ ,
            f0_load => Net_189 ,
            d0_load => \WS2812driver_1:d0_load\ ,
            so_comb => \WS2812driver_1:shift_out\ ,
            f0_bus_stat_comb => \WS2812driver_1:shifter_f0_notempty\ ,
            f0_blk_stat_comb => \WS2812driver_1:shifter_f0_full\ ,
            f1_blk_stat_comb => \WS2812driver_1:shifter_f1_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000011100000000000001000000000000000101000000000000000011000000000001111100000000000100110000000000010111000011111111000000001111111111111111000000000000000000000010011100000000000100010100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    1 :    3 :    4 :  25.00%
Pins                          :    3 :   33 :   36 :   8.33%
UDB Macrocells                :   16 :   16 :   32 :  50.00%
UDB Unique Pterms             :   25 :   39 :   64 :  39.06%
UDB Total Pterms              :   27 :      :      : 
UDB Datapath Cells            :    2 :    2 :    4 :  50.00%
UDB Status Cells              :    0 :    4 :    4 :   0.00%
UDB Control Cells             :    0 :    4 :    4 :   0.00%
Interrupts                    :    0 :   32 :   32 :   0.00%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensor            :    0 :    1 :    1 :   0.00%
Low Power Comparator          :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    0 :    4 :    4 :   0.00%
Serial Communication Blocks   :    0 :    2 :    2 :   0.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.110ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.132ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0052693s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0003270 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.126ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    7 :    1 :    8 :  87.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.71
                   Pterms :            3.71
               Macrocells :            2.29
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 60, final cost is 60 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       6.50 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\WS2812driver_1:shifter_state_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \WS2812driver_1:pg_data_req\ * 
              !\WS2812driver_1:shifter_state_0\ * 
              \WS2812driver_1:shifter_state_1\
            + !\WS2812driver_1:shifter_state_0\ * 
              !\WS2812driver_1:shifter_state_1\ * 
              \WS2812driver_1:shifter_f0_notempty\
            + \WS2812driver_1:shifter_state_0\ * 
              !\WS2812driver_1:shift_counter_2\ * 
              \WS2812driver_1:shifter_state_1\ * 
              !\WS2812driver_1:shift_counter_1\ * 
              !\WS2812driver_1:shift_counter_0\ * 
              \WS2812driver_1:shifter_f0_notempty\
        );
        Output = \WS2812driver_1:shifter_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\WS2812driver_1:fifo_state_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\WS2812driver_1:fifo_state_1\ * !\WS2812driver_1:fifo_state_0\ * 
              !\WS2812driver_1:shifter_f1_empty\
            + \WS2812driver_1:fifo_state_1\ * !\WS2812driver_1:fifo_state_0\ * 
              !\WS2812driver_1:shifter_f0_full\
        );
        Output = \WS2812driver_1:fifo_state_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_188, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WS2812driver_1:fifo_state_1\ * \WS2812driver_1:fifo_state_0\
        );
        Output = Net_188 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\WS2812driver_1:fifo_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WS2812driver_1:fifo_state_0\
        );
        Output = \WS2812driver_1:fifo_state_1\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\WS2812driver_1:d0_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \WS2812driver_1:fifo_state_1\ * \WS2812driver_1:fifo_state_0\
        );
        Output = \WS2812driver_1:d0_load\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_189, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WS2812driver_1:fifo_state_1\ * \WS2812driver_1:fifo_state_0\
        );
        Output = Net_189 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\WS2812driver_1:shift_counter_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \WS2812driver_1:shifter_state_0\ * 
              !\WS2812driver_1:shift_counter_2\ * 
              !\WS2812driver_1:shifter_state_1\
            + \WS2812driver_1:shifter_state_0\ * 
              \WS2812driver_1:shifter_state_1\ * 
              !\WS2812driver_1:shift_counter_1\ * 
              !\WS2812driver_1:shift_counter_0\
        );
        Output = \WS2812driver_1:shift_counter_2\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\WS2812driver_1:shifter:u0\
    PORT MAP (
        clock => Net_186_digital ,
        cs_addr_2 => Net_188 ,
        cs_addr_1 => \WS2812driver_1:shifter_state_1\ ,
        cs_addr_0 => \WS2812driver_1:shifter_state_0\ ,
        f0_load => Net_189 ,
        d0_load => \WS2812driver_1:d0_load\ ,
        so_comb => \WS2812driver_1:shift_out\ ,
        f0_bus_stat_comb => \WS2812driver_1:shifter_f0_notempty\ ,
        f0_blk_stat_comb => \WS2812driver_1:shifter_f0_full\ ,
        f1_blk_stat_comb => \WS2812driver_1:shifter_f1_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000011100000000000001000000000000000101000000000000000011000000000001111100000000000100110000000000010111000011111111000000001111111111111111000000000000000000000010011100000000000100010100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\WS2812driver_1:pg_state_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\WS2812driver_1:pg_state_1\ * !\WS2812driver_1:pg_state_0\ * 
              \WS2812driver_1:shifter_state_0\
            + \WS2812driver_1:pg_state_1\ * !\WS2812driver_1:pg_state_0\ * 
              \WS2812driver_1:pg_det_eq\
            + \WS2812driver_1:pg_state_1\ * \WS2812driver_1:pg_state_0\ * 
              !\WS2812driver_1:pg_det_zero\
            + \WS2812driver_1:pg_state_1\ * \WS2812driver_1:pg_state_0\ * 
              \WS2812driver_1:shifter_state_0\
        );
        Output = \WS2812driver_1:pg_state_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\WS2812driver_1:pg_data_req\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WS2812driver_1:pg_state_1\ * \WS2812driver_1:pg_state_0\ * 
              \WS2812driver_1:pg_det_eq\
        );
        Output = \WS2812driver_1:pg_data_req\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\WS2812driver_1:comp_val_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WS2812driver_1:shift_out\
        );
        Output = \WS2812driver_1:comp_val_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_187, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\WS2812driver_1:pg_state_1\ * \WS2812driver_1:pg_state_0\
            + \WS2812driver_1:pg_state_1\ * !\WS2812driver_1:pg_state_0\ * 
              !\WS2812driver_1:pg_det_eq\
        );
        Output = Net_187 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\WS2812driver_1:pg_state_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\WS2812driver_1:pg_state_1\ * !\WS2812driver_1:pg_state_0\
            + \WS2812driver_1:pg_state_1\ * \WS2812driver_1:pg_state_0\ * 
              \WS2812driver_1:pg_det_zero\
        );
        Output = \WS2812driver_1:pg_state_1\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\WS2812driver_1:pulseGen\
    PORT MAP (
        clock => Net_186_digital ,
        cs_addr_1 => \WS2812driver_1:pg_state_1\ ,
        cs_addr_0 => \WS2812driver_1:pg_state_0\ ,
        z0_comb => \WS2812driver_1:pg_det_zero\ ,
        ce1_comb => \WS2812driver_1:pg_det_eq\ );
    Properties:
    {
        a0_init = "00010111"
        a1_init = "00000101"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001001100001000000010000000100000001000001000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111100100000000000000100000000000000000000000000100"
        d0_init = "00010111"
        d1_init = "00000001"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\WS2812driver_1:shifter_state_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\WS2812driver_1:shifter_state_0\ * 
              !\WS2812driver_1:shifter_state_1\
            + \WS2812driver_1:shifter_state_0\ * 
              !\WS2812driver_1:shift_counter_2\ * 
              \WS2812driver_1:shifter_state_1\ * 
              !\WS2812driver_1:shift_counter_1\ * 
              !\WS2812driver_1:shift_counter_0\
        );
        Output = \WS2812driver_1:shifter_state_1\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\WS2812driver_1:shift_counter_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \WS2812driver_1:shifter_state_0\ * 
              !\WS2812driver_1:shifter_state_1\ * 
              !\WS2812driver_1:shift_counter_1\
            + \WS2812driver_1:shifter_state_0\ * 
              \WS2812driver_1:shifter_state_1\ * 
              !\WS2812driver_1:shift_counter_0\
        );
        Output = \WS2812driver_1:shift_counter_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\WS2812driver_1:shift_counter_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_186_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\WS2812driver_1:shifter_state_0\ * 
              \WS2812driver_1:shift_counter_0\
            + \WS2812driver_1:shifter_state_0\ * 
              \WS2812driver_1:shifter_state_1\ * 
              !\WS2812driver_1:shift_counter_0\
        );
        Output = \WS2812driver_1:shift_counter_0\ (fanout=5)
        Properties               : 
        {
        }
}

Intr hod @ [IntrHod=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        input => Net_187 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        input => Net_188 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        input => Net_189 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(WDT,0)]: empty
Fixed Function block hod @ [FFB(FSS,0)]: empty
Fixed Function block hod @ [FFB(LPCOMP,0)]: empty
Fixed Function block hod @ [FFB(SCB,0)]: empty
Fixed Function block hod @ [FFB(CSD,0)]: empty
Fixed Function block hod @ [FFB(CSIDAC8,0)]: empty
Fixed Function block hod @ [FFB(CSIDAC7,0)]: empty
Fixed Function block hod @ [FFB(TCPWM,0)]: empty
Fixed Function block hod @ [FFB(OA,0)]: empty
Fixed Function block hod @ [FFB(TEMP,0)]: empty
Fixed Function block hod @ [FFB(SARADC,0)]: empty
Fixed Function block hod @ [FFB(M0S8LCD,0)]: empty
Fixed Function block hod @ [FFB(CLK_GEN,0)]: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_186_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(LPCOMPBLOCK,0)]: empty
Fixed Function block hod @ [FFB(CTBMBLOCK,0)]: empty
Fixed Function block hod @ [FFB(ANAPUMP,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT | Pin_1(0) | In(Net_187)
     |   1 |     * |      NONE |         CMOS_OUT | Pin_2(0) | In(Net_188)
     |   2 |     * |      NONE |         CMOS_OUT | Pin_3(0) | In(Net_189)
--------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 0s.649ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.748ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.100ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Lticker_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.257ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.261ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.367ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.428ms
API generation phase: Elapsed time ==> 1s.143ms
Dependency generation phase: Elapsed time ==> 0s.002ms
Cleanup phase: Elapsed time ==> 0s.001ms
