# Digital-Logic-Verilog

Verilog code and FPGA projects from my Digital Logic course in the CMU - CU Boulder ECE program.  
This repository contains modules, test logic, and bitstreams for lab assignments and projects.  

---

## ğŸ“‚ Files Overview

- **ButtonCounter.v** â€“ Counts button presses.  
- **ButtonIncrement.v** â€“ Increments a value with each button press.  
- **ClockDivider100.v** â€“ Clock divider (Ã·100) for timing.  
- **Debouncer.v** â€“ Button debouncer for stable inputs.  
- **DisplayFeedback.v** â€“ Display and feedback control.  
- **Project4.sof** â€“ SOF bitstream for Project 4.  
- **RandomGuesser.sof** â€“ SOF file for Random Guesser project.  
- **RandomGuesserProject.sof** â€“ Full SOF build for Random Guesser.  
- **Reaction2.v** â€“ Reaction timer game logic.  
- **RnG.v** â€“ Random number generator.  
- **Rps2.v** â€“ Rock-Paper-Scissors game logic.  
- **flag.v** â€“ Status flag logic.  
- **hex.v** â€“ Hex digit â†’ 7-segment decoder.  
- **hexResults.v** â€“ Display results in hex.  
- **led_scroller.v** â€“ LED scrolling display.  
- **makeGuess.v** â€“ Guessing logic for Random Guesser.  
- **seg7.v** â€“ 7-segment display driver.  
- **README.md** â€“ Project documentation.  

---

## ğŸ› ï¸ Tools & Setup

- **Language:** Verilog HDL  
- **Target Hardware:** Intel/Altera FPGA (Quartus Prime)  
- **Bitstream Format:** `.sof` files for programming FPGA boards  

---

## ğŸš€ Projects Highlighted

- **Reaction Timer** â€“ Tests reaction speed using LEDs & button inputs.  
- **Random Guesser** â€“ User guesses a randomly generated value.  
- **Rock-Paper-Scissors** â€“ Digital implementation of the classic game.  
- **LED Scroller** â€“ Scrolls messages across LED matrix/display.  

---

## ğŸ“œ License

For educational purposes only.  

