

================================================================
== Vitis HLS Report for 'streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:43:12 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.408 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |       11|       12|  44.000 ns|  48.000 ns|   10|   10|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_231_1  |       11|       11|         3|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fftOutData_local2, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fftOutData_local, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%br_ln231 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 7 'br' 'br_ln231' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %codeRepl, i1 0, void %._crit_edge5, i1 1, void"   --->   Operation 8 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%t59 = phi i4 0, void %codeRepl, i4 %t, void %._crit_edge5, i4 0, void"   --->   Operation 9 'phi' 't59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split, void %rewind_init"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fftOutData_local2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln231 = br void %.split" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 13 'br' 'br_ln231' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 16 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%fifo_has_next_sample = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i256P0A, i256 %fftOutData_local, i32 1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 17 'nbreadreq' 'fifo_has_next_sample' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_2 : Operation 18 [1/1] (0.70ns)   --->   "%t = add i4 %t59, i4 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 18 'add' 't' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %fifo_has_next_sample, void, void %.critedge254" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:237]   --->   Operation 19 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%delay_line_stall_6_load = load i1 %delay_line_stall_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:281]   --->   Operation 20 'load' 'delay_line_stall_6_load' <Predicate = (!fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.38ns)   --->   "%br_ln281 = br i1 %delay_line_stall_6_load, void %._crit_edge6, void %._crit_edge5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:281]   --->   Operation 21 'br' 'br_ln281' <Predicate = (!fifo_has_next_sample)> <Delay = 0.38>
ST_2 : Operation 22 [1/1] (1.14ns)   --->   "%fftOutData_local_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fftOutData_local" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'fftOutData_local_read' <Predicate = (fifo_has_next_sample)> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_real_V_0 = trunc i256 %fftOutData_local_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'trunc' 'temp_tagged_input_triangle_delay_input_sample_M_real_V_0' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_imag_V_0 = partselect i25 @_ssdm_op_PartSelect.i25.i256.i32.i32, i256 %fftOutData_local_read, i32 32, i32 56" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'partselect' 'temp_tagged_input_triangle_delay_input_sample_M_imag_V_0' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_real_V_1 = partselect i25 @_ssdm_op_PartSelect.i25.i256.i32.i32, i256 %fftOutData_local_read, i32 64, i32 88" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'partselect' 'temp_tagged_input_triangle_delay_input_sample_M_real_V_1' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_imag_V_1 = partselect i25 @_ssdm_op_PartSelect.i25.i256.i32.i32, i256 %fftOutData_local_read, i32 96, i32 120" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 'temp_tagged_input_triangle_delay_input_sample_M_imag_V_1' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_real_V_2 = partselect i25 @_ssdm_op_PartSelect.i25.i256.i32.i32, i256 %fftOutData_local_read, i32 128, i32 152" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'partselect' 'temp_tagged_input_triangle_delay_input_sample_M_real_V_2' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_imag_V_2 = partselect i25 @_ssdm_op_PartSelect.i25.i256.i32.i32, i256 %fftOutData_local_read, i32 160, i32 184" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'partselect' 'temp_tagged_input_triangle_delay_input_sample_M_imag_V_2' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_real_V_3 = partselect i25 @_ssdm_op_PartSelect.i25.i256.i32.i32, i256 %fftOutData_local_read, i32 192, i32 216" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'partselect' 'temp_tagged_input_triangle_delay_input_sample_M_real_V_3' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_imag_V_3 = partselect i25 @_ssdm_op_PartSelect.i25.i256.i32.i32, i256 %fftOutData_local_read, i32 224, i32 248" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'partselect' 'temp_tagged_input_triangle_delay_input_sample_M_imag_V_3' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%control_count_V_6_load = load i2 %control_count_V_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:241]   --->   Operation 31 'load' 'control_count_V_6_load' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln241 = store i2 %control_count_V_6_load, i2 %control_bits_V_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:241]   --->   Operation 32 'store' 'store_ln241' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.43ns)   --->   "%add_ln870 = add i2 %control_count_V_6_load, i2 1"   --->   Operation 33 'add' 'add_ln870' <Predicate = (fifo_has_next_sample)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln252 = store i2 %add_ln870, i2 %control_count_V_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:252]   --->   Operation 34 'store' 'store_ln252' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sample_in_read_count_V_6_load = load i2 %sample_in_read_count_V_6"   --->   Operation 35 'load' 'sample_in_read_count_V_6_load' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.43ns)   --->   "%add_ln870_4 = add i2 %sample_in_read_count_V_6_load, i2 1"   --->   Operation 36 'add' 'add_ln870_4' <Predicate = (fifo_has_next_sample)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.34ns)   --->   "%icmp_ln256 = icmp_ne  i2 %sample_in_read_count_V_6_load, i2 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:256]   --->   Operation 37 'icmp' 'icmp_ln256' <Predicate = (fifo_has_next_sample)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln870 = store i2 %add_ln870_4, i2 %sample_in_read_count_V_6"   --->   Operation 38 'store' 'store_ln870' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln258 = store i1 %icmp_ln256, i1 %delay_line_stall_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:258]   --->   Operation 39 'store' 'store_ln258' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln281 = br void %._crit_edge6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:281]   --->   Operation 40 'br' 'br_ln281' <Predicate = (fifo_has_next_sample)> <Delay = 0.38>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln310 = br void %._crit_edge5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:310]   --->   Operation 41 'br' 'br_ln310' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.65ns)   --->   "%icmp_ln231 = icmp_eq  i4 %t59, i4 9" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 42 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %icmp_ln231, void %rewind_header, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 43 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln316 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:316]   --->   Operation 44 'br' 'br_ln316' <Predicate = (icmp_ln231)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_valid_0 = phi i1 1, void %.critedge254, i1 0, void"   --->   Operation 45 'phi' 'temp_tagged_mux_chain_input_valid_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0 = phi i25 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_3, void %.critedge254, i25 0, void"   --->   Operation 46 'phi' 'temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0 = phi i25 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_2, void %.critedge254, i25 0, void"   --->   Operation 47 'phi' 'temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0 = phi i25 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_1, void %.critedge254, i25 0, void"   --->   Operation 48 'phi' 'temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_imag_V_0 = phi i25 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_0, void %.critedge254, i25 0, void"   --->   Operation 49 'phi' 'temp_tagged_mux_chain_input_sample_M_imag_V_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0 = phi i25 %temp_tagged_input_triangle_delay_input_sample_M_real_V_3, void %.critedge254, i25 0, void"   --->   Operation 50 'phi' 'temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0 = phi i25 %temp_tagged_input_triangle_delay_input_sample_M_real_V_2, void %.critedge254, i25 0, void"   --->   Operation 51 'phi' 'temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0 = phi i25 %temp_tagged_input_triangle_delay_input_sample_M_real_V_1, void %.critedge254, i25 0, void"   --->   Operation 52 'phi' 'temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_real_V_0 = phi i25 %temp_tagged_input_triangle_delay_input_sample_M_real_V_0, void %.critedge254, i25 0, void"   --->   Operation 53 'phi' 'temp_tagged_mux_chain_input_sample_M_real_V_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_03_i = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i1.i25.i25, i1 %temp_tagged_mux_chain_input_valid_0, i25 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0, i25 %temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0"   --->   Operation 54 'bitconcatenate' 'p_03_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.61ns)   --->   "%p_06_i = memshiftread i51 @_ssdm_op_MemShiftRead.[3 x i51]P0A, i51 2, i51 %p_03_i, i1 1"   --->   Operation 55 'memshiftread' 'p_06_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 51> <Depth = 3> <ShiftMem>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_real_V_3 = trunc i51 %p_06_i"   --->   Operation 56 'trunc' 'temp_tagged_mux_chain_input_sample_M_real_V_3' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_imag_V_3 = partselect i25 @_ssdm_op_PartSelect.i25.i51.i32.i32, i51 %p_06_i, i32 25, i32 49"   --->   Operation 57 'partselect' 'temp_tagged_mux_chain_input_sample_M_imag_V_3' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_valid_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %p_06_i, i32 50"   --->   Operation 58 'bitselect' 'temp_tagged_mux_chain_input_valid_3' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_04_i = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i1.i25.i25, i1 %temp_tagged_mux_chain_input_valid_0, i25 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0, i25 %temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0"   --->   Operation 59 'bitconcatenate' 'p_04_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.61ns)   --->   "%p_07_i = memshiftread i51 @_ssdm_op_MemShiftRead.[2 x i51]P0A, i51 1, i51 %p_04_i, i1 1"   --->   Operation 60 'memshiftread' 'p_07_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 51> <Depth = 2> <ShiftMem>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_real_V_2 = trunc i51 %p_07_i"   --->   Operation 61 'trunc' 'temp_tagged_mux_chain_input_sample_M_real_V_2' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_imag_V_2 = partselect i25 @_ssdm_op_PartSelect.i25.i51.i32.i32, i51 %p_07_i, i32 25, i32 49"   --->   Operation 62 'partselect' 'temp_tagged_mux_chain_input_sample_M_imag_V_2' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_valid_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %p_07_i, i32 50"   --->   Operation 63 'bitselect' 'temp_tagged_mux_chain_input_valid_2' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_05_i = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i1.i25.i25, i1 %temp_tagged_mux_chain_input_valid_0, i25 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0, i25 %temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0"   --->   Operation 64 'bitconcatenate' 'p_05_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.61ns)   --->   "%p_0_i = memshiftread i51 @_ssdm_op_MemShiftRead.[1 x i51]P0A, i51 0, i51 %p_05_i, i1 1"   --->   Operation 65 'memshiftread' 'p_0_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 51> <Depth = 1> <ShiftMem>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_real_V_1 = trunc i51 %p_0_i"   --->   Operation 66 'trunc' 'temp_tagged_mux_chain_input_sample_M_real_V_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_imag_V_1 = partselect i25 @_ssdm_op_PartSelect.i25.i51.i32.i32, i51 %p_0_i, i32 25, i32 49"   --->   Operation 67 'partselect' 'temp_tagged_mux_chain_input_sample_M_imag_V_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_valid_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %p_0_i, i32 50"   --->   Operation 68 'bitselect' 'temp_tagged_mux_chain_input_valid_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%control_bits_V_6_load = load i2 %control_bits_V_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:285]   --->   Operation 69 'load' 'control_bits_V_6_load' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i2 %control_bits_V_6_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:66]   --->   Operation 70 'zext' 'zext_ln66' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.61ns)   --->   "%DataOut = memshiftread i32 @_ssdm_op_MemShiftRead.[1 x i32]P0A, i32 0, i32 %zext_ln66, i1 1"   --->   Operation 71 'memshiftread' 'DataOut' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 1> <ShiftMem>
ST_3 : Operation 72 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_sample_M_real_V_0 = mux i25 @_ssdm_op_Mux.ap_auto.4i25.i2, i25 %temp_tagged_mux_chain_input_sample_M_real_V_0, i25 %temp_tagged_mux_chain_input_sample_M_real_V_1, i25 %temp_tagged_mux_chain_input_sample_M_real_V_2, i25 %temp_tagged_mux_chain_input_sample_M_real_V_3, i2 %control_bits_V_6_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 72 'mux' 'temp_tagged_output_triangle_input_sample_M_real_V_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_sample_M_imag_V_0 = mux i25 @_ssdm_op_Mux.ap_auto.4i25.i2, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_0, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_2, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_3, i2 %control_bits_V_6_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 73 'mux' 'temp_tagged_output_triangle_input_sample_M_imag_V_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_valid_0 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %temp_tagged_mux_chain_input_valid_0, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_2, i1 %temp_tagged_mux_chain_input_valid_3, i2 %control_bits_V_6_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 74 'mux' 'temp_tagged_output_triangle_input_valid_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln316 = trunc i32 %DataOut"   --->   Operation 75 'trunc' 'trunc_ln316' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln66_7 = zext i2 %trunc_ln316" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:66]   --->   Operation 76 'zext' 'zext_ln66_7' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.61ns)   --->   "%DataOut_11 = memshiftread i32 @_ssdm_op_MemShiftRead.[1 x i32]P0A, i32 0, i32 %zext_ln66_7, i1 1"   --->   Operation 77 'memshiftread' 'DataOut_11' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 1> <ShiftMem>
ST_3 : Operation 78 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_sample_M_real_V_1 = mux i25 @_ssdm_op_Mux.ap_auto.4i25.i2, i25 %temp_tagged_mux_chain_input_sample_M_real_V_0, i25 %temp_tagged_mux_chain_input_sample_M_real_V_1, i25 %temp_tagged_mux_chain_input_sample_M_real_V_2, i25 %temp_tagged_mux_chain_input_sample_M_real_V_3, i2 %trunc_ln316" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 78 'mux' 'temp_tagged_output_triangle_input_sample_M_real_V_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_sample_M_imag_V_1 = mux i25 @_ssdm_op_Mux.ap_auto.4i25.i2, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_0, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_2, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_3, i2 %trunc_ln316" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 79 'mux' 'temp_tagged_output_triangle_input_sample_M_imag_V_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_valid_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %temp_tagged_mux_chain_input_valid_0, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_2, i1 %temp_tagged_mux_chain_input_valid_3, i2 %trunc_ln316" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 80 'mux' 'temp_tagged_output_triangle_input_valid_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln316_6 = trunc i32 %DataOut_11"   --->   Operation 81 'trunc' 'trunc_ln316_6' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln66_8 = zext i2 %trunc_ln316_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:66]   --->   Operation 82 'zext' 'zext_ln66_8' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.61ns)   --->   "%DataOut_12 = memshiftread i32 @_ssdm_op_MemShiftRead.[1 x i32]P0A, i32 0, i32 %zext_ln66_8, i1 1"   --->   Operation 83 'memshiftread' 'DataOut_12' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 1> <ShiftMem>
ST_3 : Operation 84 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_sample_M_real_V_2 = mux i25 @_ssdm_op_Mux.ap_auto.4i25.i2, i25 %temp_tagged_mux_chain_input_sample_M_real_V_0, i25 %temp_tagged_mux_chain_input_sample_M_real_V_1, i25 %temp_tagged_mux_chain_input_sample_M_real_V_2, i25 %temp_tagged_mux_chain_input_sample_M_real_V_3, i2 %trunc_ln316_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 84 'mux' 'temp_tagged_output_triangle_input_sample_M_real_V_2' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_sample_M_imag_V_2 = mux i25 @_ssdm_op_Mux.ap_auto.4i25.i2, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_0, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_2, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_3, i2 %trunc_ln316_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 85 'mux' 'temp_tagged_output_triangle_input_sample_M_imag_V_2' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_valid_2 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %temp_tagged_mux_chain_input_valid_0, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_2, i1 %temp_tagged_mux_chain_input_valid_3, i2 %trunc_ln316_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 86 'mux' 'temp_tagged_output_triangle_input_valid_2' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %DataOut_12" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 87 'trunc' 'trunc_ln79' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_sample_M_real_V_3 = mux i25 @_ssdm_op_Mux.ap_auto.4i25.i2, i25 %temp_tagged_mux_chain_input_sample_M_real_V_0, i25 %temp_tagged_mux_chain_input_sample_M_real_V_1, i25 %temp_tagged_mux_chain_input_sample_M_real_V_2, i25 %temp_tagged_mux_chain_input_sample_M_real_V_3, i2 %trunc_ln79" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 88 'mux' 'temp_tagged_output_triangle_input_sample_M_real_V_3' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_sample_M_imag_V_3 = mux i25 @_ssdm_op_Mux.ap_auto.4i25.i2, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_0, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_2, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_3, i2 %trunc_ln79" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 89 'mux' 'temp_tagged_output_triangle_input_sample_M_imag_V_3' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_valid_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %temp_tagged_mux_chain_input_valid_0, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_2, i1 %temp_tagged_mux_chain_input_valid_3, i2 %trunc_ln79" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 90 'mux' 'temp_tagged_output_triangle_input_valid_3' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_i = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i1.i25.i25, i1 %temp_tagged_output_triangle_input_valid_0, i25 %temp_tagged_output_triangle_input_sample_M_imag_V_0, i25 %temp_tagged_output_triangle_input_sample_M_real_V_0"   --->   Operation 91 'bitconcatenate' 'p_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.61ns)   --->   "%p_18_i = memshiftread i51 @_ssdm_op_MemShiftRead.[3 x i51]P0A, i51 2, i51 %p_i, i1 1"   --->   Operation 92 'memshiftread' 'p_18_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 51> <Depth = 3> <ShiftMem>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%commuted_output_sample_M_real_V_0 = trunc i51 %p_18_i"   --->   Operation 93 'trunc' 'commuted_output_sample_M_real_V_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%commuted_output_sample_M_imag_V_0 = partselect i25 @_ssdm_op_PartSelect.i25.i51.i32.i32, i51 %p_18_i, i32 25, i32 49"   --->   Operation 94 'partselect' 'commuted_output_sample_M_imag_V_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln297_8)   --->   "%commuted_output_valid_0 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %p_18_i, i32 50"   --->   Operation 95 'bitselect' 'commuted_output_valid_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%p_19_i = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i1.i25.i25, i1 %temp_tagged_output_triangle_input_valid_1, i25 %temp_tagged_output_triangle_input_sample_M_imag_V_1, i25 %temp_tagged_output_triangle_input_sample_M_real_V_1"   --->   Operation 96 'bitconcatenate' 'p_19_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.61ns)   --->   "%p_20_i = memshiftread i51 @_ssdm_op_MemShiftRead.[2 x i51]P0A, i51 1, i51 %p_19_i, i1 1"   --->   Operation 97 'memshiftread' 'p_20_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 51> <Depth = 2> <ShiftMem>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%commuted_output_sample_M_real_V_1 = trunc i51 %p_20_i"   --->   Operation 98 'trunc' 'commuted_output_sample_M_real_V_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%commuted_output_sample_M_imag_V_1 = partselect i25 @_ssdm_op_PartSelect.i25.i51.i32.i32, i51 %p_20_i, i32 25, i32 49"   --->   Operation 99 'partselect' 'commuted_output_sample_M_imag_V_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln297_8)   --->   "%commuted_output_valid_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %p_20_i, i32 50"   --->   Operation 100 'bitselect' 'commuted_output_valid_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%p_21_i = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i1.i25.i25, i1 %temp_tagged_output_triangle_input_valid_2, i25 %temp_tagged_output_triangle_input_sample_M_imag_V_2, i25 %temp_tagged_output_triangle_input_sample_M_real_V_2"   --->   Operation 101 'bitconcatenate' 'p_21_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.61ns)   --->   "%p_0_i5 = memshiftread i51 @_ssdm_op_MemShiftRead.[1 x i51]P0A, i51 0, i51 %p_21_i, i1 1"   --->   Operation 102 'memshiftread' 'p_0_i5' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 51> <Depth = 1> <ShiftMem>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%commuted_output_sample_M_real_V_2 = trunc i51 %p_0_i5"   --->   Operation 103 'trunc' 'commuted_output_sample_M_real_V_2' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%commuted_output_sample_M_imag_V_2 = partselect i25 @_ssdm_op_PartSelect.i25.i51.i32.i32, i51 %p_0_i5, i32 25, i32 49"   --->   Operation 104 'partselect' 'commuted_output_sample_M_imag_V_2' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln297_8)   --->   "%commuted_output_valid_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %p_0_i5, i32 50"   --->   Operation 105 'bitselect' 'commuted_output_valid_2' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln297_8)   --->   "%and_ln297 = and i1 %commuted_output_valid_0, i1 %commuted_output_valid_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:297]   --->   Operation 106 'and' 'and_ln297' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln297_8)   --->   "%and_ln297_7 = and i1 %commuted_output_valid_2, i1 %temp_tagged_output_triangle_input_valid_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:297]   --->   Operation 107 'and' 'and_ln297_7' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln297_8 = and i1 %and_ln297_7, i1 %and_ln297" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:297]   --->   Operation 108 'and' 'and_ln297_8' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln297 = br i1 %and_ln297_8, void %.critedge260, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:297]   --->   Operation 109 'br' 'br_ln297' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.14>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i249 @_ssdm_op_BitConcatenate.i249.i25.i7.i25.i7.i25.i7.i25.i7.i25.i7.i25.i7.i25.i7.i25, i25 %temp_tagged_output_triangle_input_sample_M_imag_V_3, i7 0, i25 %temp_tagged_output_triangle_input_sample_M_real_V_3, i7 0, i25 %commuted_output_sample_M_imag_V_2, i7 0, i25 %commuted_output_sample_M_real_V_2, i7 0, i25 %commuted_output_sample_M_imag_V_1, i7 0, i25 %commuted_output_sample_M_real_V_1, i7 0, i25 %commuted_output_sample_M_imag_V_0, i7 0, i25 %commuted_output_sample_M_real_V_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 110 'bitconcatenate' 'tmp' <Predicate = (!delay_line_stall_6_load & and_ln297_8) | (fifo_has_next_sample & and_ln297_8)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i249 %tmp" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 111 'zext' 'zext_ln174' <Predicate = (!delay_line_stall_6_load & and_ln297_8) | (fifo_has_next_sample & and_ln297_8)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.14ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fftOutData_local2, i256 %zext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'write' 'write_ln174' <Predicate = (!delay_line_stall_6_load & and_ln297_8) | (fifo_has_next_sample & and_ln297_8)> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln309 = br void %.critedge260" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:309]   --->   Operation 113 'br' 'br_ln309' <Predicate = (!delay_line_stall_6_load & and_ln297_8) | (fifo_has_next_sample & and_ln297_8)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%return_ln316 = return void @_ssdm_op_Return" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:316]   --->   Operation 114 'return' 'return_ln316' <Predicate = (icmp_ln231)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fftOutData_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftOutData_local2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ control_count_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ control_bits_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ delayline_Array_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                                          (specinterface    ) [ 00000]
specinterface_ln0                                          (specinterface    ) [ 00000]
br_ln231                                                   (br               ) [ 01111]
do_init                                                    (phi              ) [ 00111]
t59                                                        (phi              ) [ 00111]
br_ln0                                                     (br               ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
br_ln231                                                   (br               ) [ 00000]
empty                                                      (speclooptripcount) [ 00000]
specpipeline_ln0                                           (specpipeline     ) [ 00000]
specloopname_ln0                                           (specloopname     ) [ 00000]
fifo_has_next_sample                                       (nbreadreq        ) [ 00111]
t                                                          (add              ) [ 01111]
br_ln237                                                   (br               ) [ 00000]
delay_line_stall_6_load                                    (load             ) [ 00111]
br_ln281                                                   (br               ) [ 00111]
fftOutData_local_read                                      (read             ) [ 00000]
temp_tagged_input_triangle_delay_input_sample_M_real_V_0   (trunc            ) [ 00111]
temp_tagged_input_triangle_delay_input_sample_M_imag_V_0   (partselect       ) [ 00111]
temp_tagged_input_triangle_delay_input_sample_M_real_V_1   (partselect       ) [ 00111]
temp_tagged_input_triangle_delay_input_sample_M_imag_V_1   (partselect       ) [ 00111]
temp_tagged_input_triangle_delay_input_sample_M_real_V_2   (partselect       ) [ 00111]
temp_tagged_input_triangle_delay_input_sample_M_imag_V_2   (partselect       ) [ 00111]
temp_tagged_input_triangle_delay_input_sample_M_real_V_3   (partselect       ) [ 00111]
temp_tagged_input_triangle_delay_input_sample_M_imag_V_3   (partselect       ) [ 00111]
control_count_V_6_load                                     (load             ) [ 00000]
store_ln241                                                (store            ) [ 00000]
add_ln870                                                  (add              ) [ 00000]
store_ln252                                                (store            ) [ 00000]
sample_in_read_count_V_6_load                              (load             ) [ 00000]
add_ln870_4                                                (add              ) [ 00000]
icmp_ln256                                                 (icmp             ) [ 00000]
store_ln870                                                (store            ) [ 00000]
store_ln258                                                (store            ) [ 00000]
br_ln281                                                   (br               ) [ 00111]
br_ln310                                                   (br               ) [ 00000]
icmp_ln231                                                 (icmp             ) [ 00111]
br_ln231                                                   (br               ) [ 01111]
br_ln316                                                   (br               ) [ 01111]
temp_tagged_mux_chain_input_valid_0                        (phi              ) [ 00110]
temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0 (phi              ) [ 00110]
temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0 (phi              ) [ 00110]
temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0 (phi              ) [ 00110]
temp_tagged_mux_chain_input_sample_M_imag_V_0              (phi              ) [ 00110]
temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0 (phi              ) [ 00110]
temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0 (phi              ) [ 00110]
temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0 (phi              ) [ 00110]
temp_tagged_mux_chain_input_sample_M_real_V_0              (phi              ) [ 00110]
p_03_i                                                     (bitconcatenate   ) [ 00000]
p_06_i                                                     (memshiftread     ) [ 00000]
temp_tagged_mux_chain_input_sample_M_real_V_3              (trunc            ) [ 00000]
temp_tagged_mux_chain_input_sample_M_imag_V_3              (partselect       ) [ 00000]
temp_tagged_mux_chain_input_valid_3                        (bitselect        ) [ 00000]
p_04_i                                                     (bitconcatenate   ) [ 00000]
p_07_i                                                     (memshiftread     ) [ 00000]
temp_tagged_mux_chain_input_sample_M_real_V_2              (trunc            ) [ 00000]
temp_tagged_mux_chain_input_sample_M_imag_V_2              (partselect       ) [ 00000]
temp_tagged_mux_chain_input_valid_2                        (bitselect        ) [ 00000]
p_05_i                                                     (bitconcatenate   ) [ 00000]
p_0_i                                                      (memshiftread     ) [ 00000]
temp_tagged_mux_chain_input_sample_M_real_V_1              (trunc            ) [ 00000]
temp_tagged_mux_chain_input_sample_M_imag_V_1              (partselect       ) [ 00000]
temp_tagged_mux_chain_input_valid_1                        (bitselect        ) [ 00000]
control_bits_V_6_load                                      (load             ) [ 00000]
zext_ln66                                                  (zext             ) [ 00000]
DataOut                                                    (memshiftread     ) [ 00000]
temp_tagged_output_triangle_input_sample_M_real_V_0        (mux              ) [ 00000]
temp_tagged_output_triangle_input_sample_M_imag_V_0        (mux              ) [ 00000]
temp_tagged_output_triangle_input_valid_0                  (mux              ) [ 00000]
trunc_ln316                                                (trunc            ) [ 00000]
zext_ln66_7                                                (zext             ) [ 00000]
DataOut_11                                                 (memshiftread     ) [ 00000]
temp_tagged_output_triangle_input_sample_M_real_V_1        (mux              ) [ 00000]
temp_tagged_output_triangle_input_sample_M_imag_V_1        (mux              ) [ 00000]
temp_tagged_output_triangle_input_valid_1                  (mux              ) [ 00000]
trunc_ln316_6                                              (trunc            ) [ 00000]
zext_ln66_8                                                (zext             ) [ 00000]
DataOut_12                                                 (memshiftread     ) [ 00000]
temp_tagged_output_triangle_input_sample_M_real_V_2        (mux              ) [ 00000]
temp_tagged_output_triangle_input_sample_M_imag_V_2        (mux              ) [ 00000]
temp_tagged_output_triangle_input_valid_2                  (mux              ) [ 00000]
trunc_ln79                                                 (trunc            ) [ 00000]
temp_tagged_output_triangle_input_sample_M_real_V_3        (mux              ) [ 00101]
temp_tagged_output_triangle_input_sample_M_imag_V_3        (mux              ) [ 00101]
temp_tagged_output_triangle_input_valid_3                  (mux              ) [ 00000]
p_i                                                        (bitconcatenate   ) [ 00000]
p_18_i                                                     (memshiftread     ) [ 00000]
commuted_output_sample_M_real_V_0                          (trunc            ) [ 00101]
commuted_output_sample_M_imag_V_0                          (partselect       ) [ 00101]
commuted_output_valid_0                                    (bitselect        ) [ 00000]
p_19_i                                                     (bitconcatenate   ) [ 00000]
p_20_i                                                     (memshiftread     ) [ 00000]
commuted_output_sample_M_real_V_1                          (trunc            ) [ 00101]
commuted_output_sample_M_imag_V_1                          (partselect       ) [ 00101]
commuted_output_valid_1                                    (bitselect        ) [ 00000]
p_21_i                                                     (bitconcatenate   ) [ 00000]
p_0_i5                                                     (memshiftread     ) [ 00000]
commuted_output_sample_M_real_V_2                          (trunc            ) [ 00101]
commuted_output_sample_M_imag_V_2                          (partselect       ) [ 00101]
commuted_output_valid_2                                    (bitselect        ) [ 00000]
and_ln297                                                  (and              ) [ 00000]
and_ln297_7                                                (and              ) [ 00000]
and_ln297_8                                                (and              ) [ 00101]
br_ln297                                                   (br               ) [ 00000]
tmp                                                        (bitconcatenate   ) [ 00000]
zext_ln174                                                 (zext             ) [ 00000]
write_ln174                                                (write            ) [ 00000]
br_ln309                                                   (br               ) [ 00000]
return_ln316                                               (return           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fftOutData_local">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fftOutData_local2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="control_count_V_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="control_bits_V_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sample_in_read_count_V_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="delay_line_stall_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="delayline_Array_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="delayline_Array_8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="delayline_Array_10">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_10"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="control_delayline_Array_14">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_14"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="control_delayline_Array_15">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="control_delayline_Array_16">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="delayline_Array_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="delayline_Array_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="delayline_Array_9">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i1.i25.i25"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[3 x i51]P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i51.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[2 x i51]P0A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[1 x i51]P0A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[1 x i32]P0A"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i25.i2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i1.i2"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i249.i25.i7.i25.i7.i25.i7.i25.i7.i25.i7.i25.i7.i25.i7.i25"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="fifo_has_next_sample_nbreadreq_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="256" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="fifo_has_next_sample/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="fftOutData_local_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="256" slack="0"/>
<pin id="166" dir="0" index="1" bw="256" slack="0"/>
<pin id="167" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fftOutData_local_read/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_ln174_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="256" slack="0"/>
<pin id="173" dir="0" index="2" bw="249" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="177" class="1005" name="do_init_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="do_init_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="4" bw="1" slack="0"/>
<pin id="187" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="t59_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="1"/>
<pin id="194" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t59 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="t59_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="4" bw="1" slack="0"/>
<pin id="202" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t59/2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="temp_tagged_mux_chain_input_valid_0_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_mux_chain_input_valid_0 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="temp_tagged_mux_chain_input_valid_0_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_tagged_mux_chain_input_valid_0/3 "/>
</bind>
</comp>

<comp id="219" class="1005" name="temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="25" slack="1"/>
<pin id="221" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="25" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0/3 "/>
</bind>
</comp>

<comp id="230" class="1005" name="temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="25" slack="1"/>
<pin id="232" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="25" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0/3 "/>
</bind>
</comp>

<comp id="241" class="1005" name="temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="25" slack="1"/>
<pin id="243" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="25" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0/3 "/>
</bind>
</comp>

<comp id="252" class="1005" name="temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="25" slack="1"/>
<pin id="254" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_mux_chain_input_sample_M_imag_V_0 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="temp_tagged_mux_chain_input_sample_M_imag_V_0_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="25" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_tagged_mux_chain_input_sample_M_imag_V_0/3 "/>
</bind>
</comp>

<comp id="263" class="1005" name="temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="25" slack="1"/>
<pin id="265" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="25" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="1" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0/3 "/>
</bind>
</comp>

<comp id="274" class="1005" name="temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="25" slack="1"/>
<pin id="276" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="25" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="1" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0/3 "/>
</bind>
</comp>

<comp id="285" class="1005" name="temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="25" slack="1"/>
<pin id="287" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="25" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="1" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0/3 "/>
</bind>
</comp>

<comp id="296" class="1005" name="temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="25" slack="1"/>
<pin id="298" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_mux_chain_input_sample_M_real_V_0 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="temp_tagged_mux_chain_input_sample_M_real_V_0_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="25" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="1" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_tagged_mux_chain_input_sample_M_real_V_0/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="t_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="delay_line_stall_6_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_stall_6_load/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="temp_tagged_input_triangle_delay_input_sample_M_real_V_0_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="256" slack="0"/>
<pin id="319" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="temp_tagged_input_triangle_delay_input_sample_M_real_V_0/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="temp_tagged_input_triangle_delay_input_sample_M_imag_V_0_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="25" slack="0"/>
<pin id="323" dir="0" index="1" bw="256" slack="0"/>
<pin id="324" dir="0" index="2" bw="7" slack="0"/>
<pin id="325" dir="0" index="3" bw="7" slack="0"/>
<pin id="326" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_tagged_input_triangle_delay_input_sample_M_imag_V_0/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="temp_tagged_input_triangle_delay_input_sample_M_real_V_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="25" slack="0"/>
<pin id="333" dir="0" index="1" bw="256" slack="0"/>
<pin id="334" dir="0" index="2" bw="8" slack="0"/>
<pin id="335" dir="0" index="3" bw="8" slack="0"/>
<pin id="336" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_tagged_input_triangle_delay_input_sample_M_real_V_1/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="25" slack="0"/>
<pin id="343" dir="0" index="1" bw="256" slack="0"/>
<pin id="344" dir="0" index="2" bw="8" slack="0"/>
<pin id="345" dir="0" index="3" bw="8" slack="0"/>
<pin id="346" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_tagged_input_triangle_delay_input_sample_M_imag_V_1/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="temp_tagged_input_triangle_delay_input_sample_M_real_V_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="25" slack="0"/>
<pin id="353" dir="0" index="1" bw="256" slack="0"/>
<pin id="354" dir="0" index="2" bw="9" slack="0"/>
<pin id="355" dir="0" index="3" bw="9" slack="0"/>
<pin id="356" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_tagged_input_triangle_delay_input_sample_M_real_V_2/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="25" slack="0"/>
<pin id="363" dir="0" index="1" bw="256" slack="0"/>
<pin id="364" dir="0" index="2" bw="9" slack="0"/>
<pin id="365" dir="0" index="3" bw="9" slack="0"/>
<pin id="366" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_tagged_input_triangle_delay_input_sample_M_imag_V_2/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="temp_tagged_input_triangle_delay_input_sample_M_real_V_3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="25" slack="0"/>
<pin id="373" dir="0" index="1" bw="256" slack="0"/>
<pin id="374" dir="0" index="2" bw="9" slack="0"/>
<pin id="375" dir="0" index="3" bw="9" slack="0"/>
<pin id="376" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_tagged_input_triangle_delay_input_sample_M_real_V_3/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="25" slack="0"/>
<pin id="383" dir="0" index="1" bw="256" slack="0"/>
<pin id="384" dir="0" index="2" bw="9" slack="0"/>
<pin id="385" dir="0" index="3" bw="9" slack="0"/>
<pin id="386" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_tagged_input_triangle_delay_input_sample_M_imag_V_3/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="control_count_V_6_load_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="control_count_V_6_load/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln241_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="2" slack="0"/>
<pin id="397" dir="0" index="1" bw="2" slack="0"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln870_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="2" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln252_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="0"/>
<pin id="409" dir="0" index="1" bw="2" slack="0"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sample_in_read_count_V_6_load_load_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="2" slack="0"/>
<pin id="415" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sample_in_read_count_V_6_load/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln870_4_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_4/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="icmp_ln256_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln870_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="2" slack="0"/>
<pin id="431" dir="0" index="1" bw="2" slack="0"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln258_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln258/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln231_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="0" index="1" bw="4" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln231/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="p_03_i_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="51" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="25" slack="0"/>
<pin id="451" dir="0" index="3" bw="25" slack="0"/>
<pin id="452" dir="1" index="4" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_03_i/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_06_i_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="51" slack="0"/>
<pin id="459" dir="0" index="1" bw="51" slack="0"/>
<pin id="460" dir="0" index="2" bw="51" slack="0"/>
<pin id="461" dir="0" index="3" bw="1" slack="0"/>
<pin id="462" dir="1" index="4" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_06_i/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="temp_tagged_mux_chain_input_sample_M_real_V_3_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="51" slack="0"/>
<pin id="469" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="temp_tagged_mux_chain_input_sample_M_real_V_3/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="temp_tagged_mux_chain_input_sample_M_imag_V_3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="25" slack="0"/>
<pin id="473" dir="0" index="1" bw="51" slack="0"/>
<pin id="474" dir="0" index="2" bw="6" slack="0"/>
<pin id="475" dir="0" index="3" bw="7" slack="0"/>
<pin id="476" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_tagged_mux_chain_input_sample_M_imag_V_3/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="temp_tagged_mux_chain_input_valid_3_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="51" slack="0"/>
<pin id="484" dir="0" index="2" bw="7" slack="0"/>
<pin id="485" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="temp_tagged_mux_chain_input_valid_3/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_04_i_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="51" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="0" index="2" bw="25" slack="0"/>
<pin id="493" dir="0" index="3" bw="25" slack="0"/>
<pin id="494" dir="1" index="4" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_04_i/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_07_i_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="51" slack="0"/>
<pin id="501" dir="0" index="1" bw="51" slack="0"/>
<pin id="502" dir="0" index="2" bw="51" slack="0"/>
<pin id="503" dir="0" index="3" bw="1" slack="0"/>
<pin id="504" dir="1" index="4" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_07_i/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="temp_tagged_mux_chain_input_sample_M_real_V_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="51" slack="0"/>
<pin id="511" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="temp_tagged_mux_chain_input_sample_M_real_V_2/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="temp_tagged_mux_chain_input_sample_M_imag_V_2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="25" slack="0"/>
<pin id="515" dir="0" index="1" bw="51" slack="0"/>
<pin id="516" dir="0" index="2" bw="6" slack="0"/>
<pin id="517" dir="0" index="3" bw="7" slack="0"/>
<pin id="518" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_tagged_mux_chain_input_sample_M_imag_V_2/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="temp_tagged_mux_chain_input_valid_2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="51" slack="0"/>
<pin id="526" dir="0" index="2" bw="7" slack="0"/>
<pin id="527" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="temp_tagged_mux_chain_input_valid_2/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="p_05_i_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="51" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="0" index="2" bw="25" slack="0"/>
<pin id="535" dir="0" index="3" bw="25" slack="0"/>
<pin id="536" dir="1" index="4" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_05_i/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="p_0_i_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="51" slack="0"/>
<pin id="543" dir="0" index="1" bw="51" slack="0"/>
<pin id="544" dir="0" index="2" bw="51" slack="0"/>
<pin id="545" dir="0" index="3" bw="1" slack="0"/>
<pin id="546" dir="1" index="4" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_0_i/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="temp_tagged_mux_chain_input_sample_M_real_V_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="51" slack="0"/>
<pin id="553" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="temp_tagged_mux_chain_input_sample_M_real_V_1/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="temp_tagged_mux_chain_input_sample_M_imag_V_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="25" slack="0"/>
<pin id="557" dir="0" index="1" bw="51" slack="0"/>
<pin id="558" dir="0" index="2" bw="6" slack="0"/>
<pin id="559" dir="0" index="3" bw="7" slack="0"/>
<pin id="560" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_tagged_mux_chain_input_sample_M_imag_V_1/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="temp_tagged_mux_chain_input_valid_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="51" slack="0"/>
<pin id="568" dir="0" index="2" bw="7" slack="0"/>
<pin id="569" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="temp_tagged_mux_chain_input_valid_1/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="control_bits_V_6_load_load_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="2" slack="0"/>
<pin id="575" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="control_bits_V_6_load/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln66_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="0"/>
<pin id="579" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="DataOut_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="0" index="2" bw="2" slack="0"/>
<pin id="585" dir="0" index="3" bw="1" slack="0"/>
<pin id="586" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="temp_tagged_output_triangle_input_sample_M_real_V_0_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="25" slack="0"/>
<pin id="593" dir="0" index="1" bw="25" slack="0"/>
<pin id="594" dir="0" index="2" bw="25" slack="0"/>
<pin id="595" dir="0" index="3" bw="25" slack="0"/>
<pin id="596" dir="0" index="4" bw="25" slack="0"/>
<pin id="597" dir="0" index="5" bw="2" slack="0"/>
<pin id="598" dir="1" index="6" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="temp_tagged_output_triangle_input_sample_M_real_V_0/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="25" slack="0"/>
<pin id="607" dir="0" index="1" bw="25" slack="0"/>
<pin id="608" dir="0" index="2" bw="25" slack="0"/>
<pin id="609" dir="0" index="3" bw="25" slack="0"/>
<pin id="610" dir="0" index="4" bw="25" slack="0"/>
<pin id="611" dir="0" index="5" bw="2" slack="0"/>
<pin id="612" dir="1" index="6" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="temp_tagged_output_triangle_input_sample_M_imag_V_0/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="temp_tagged_output_triangle_input_valid_0_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="0" index="2" bw="1" slack="0"/>
<pin id="623" dir="0" index="3" bw="1" slack="0"/>
<pin id="624" dir="0" index="4" bw="1" slack="0"/>
<pin id="625" dir="0" index="5" bw="2" slack="0"/>
<pin id="626" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="temp_tagged_output_triangle_input_valid_0/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="trunc_ln316_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln316/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln66_7_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="0"/>
<pin id="639" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_7/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="DataOut_11_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="0" index="2" bw="2" slack="0"/>
<pin id="645" dir="0" index="3" bw="1" slack="0"/>
<pin id="646" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_11/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="temp_tagged_output_triangle_input_sample_M_real_V_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="25" slack="0"/>
<pin id="653" dir="0" index="1" bw="25" slack="0"/>
<pin id="654" dir="0" index="2" bw="25" slack="0"/>
<pin id="655" dir="0" index="3" bw="25" slack="0"/>
<pin id="656" dir="0" index="4" bw="25" slack="0"/>
<pin id="657" dir="0" index="5" bw="2" slack="0"/>
<pin id="658" dir="1" index="6" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="temp_tagged_output_triangle_input_sample_M_real_V_1/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="25" slack="0"/>
<pin id="667" dir="0" index="1" bw="25" slack="0"/>
<pin id="668" dir="0" index="2" bw="25" slack="0"/>
<pin id="669" dir="0" index="3" bw="25" slack="0"/>
<pin id="670" dir="0" index="4" bw="25" slack="0"/>
<pin id="671" dir="0" index="5" bw="2" slack="0"/>
<pin id="672" dir="1" index="6" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="temp_tagged_output_triangle_input_sample_M_imag_V_1/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="temp_tagged_output_triangle_input_valid_1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="0" index="2" bw="1" slack="0"/>
<pin id="683" dir="0" index="3" bw="1" slack="0"/>
<pin id="684" dir="0" index="4" bw="1" slack="0"/>
<pin id="685" dir="0" index="5" bw="2" slack="0"/>
<pin id="686" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="temp_tagged_output_triangle_input_valid_1/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="trunc_ln316_6_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="0"/>
<pin id="695" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln316_6/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="zext_ln66_8_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="2" slack="0"/>
<pin id="699" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_8/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="DataOut_12_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="0" index="2" bw="2" slack="0"/>
<pin id="705" dir="0" index="3" bw="1" slack="0"/>
<pin id="706" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_12/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="temp_tagged_output_triangle_input_sample_M_real_V_2_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="25" slack="0"/>
<pin id="713" dir="0" index="1" bw="25" slack="0"/>
<pin id="714" dir="0" index="2" bw="25" slack="0"/>
<pin id="715" dir="0" index="3" bw="25" slack="0"/>
<pin id="716" dir="0" index="4" bw="25" slack="0"/>
<pin id="717" dir="0" index="5" bw="2" slack="0"/>
<pin id="718" dir="1" index="6" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="temp_tagged_output_triangle_input_sample_M_real_V_2/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="25" slack="0"/>
<pin id="727" dir="0" index="1" bw="25" slack="0"/>
<pin id="728" dir="0" index="2" bw="25" slack="0"/>
<pin id="729" dir="0" index="3" bw="25" slack="0"/>
<pin id="730" dir="0" index="4" bw="25" slack="0"/>
<pin id="731" dir="0" index="5" bw="2" slack="0"/>
<pin id="732" dir="1" index="6" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="temp_tagged_output_triangle_input_sample_M_imag_V_2/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="temp_tagged_output_triangle_input_valid_2_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="0" index="2" bw="1" slack="0"/>
<pin id="743" dir="0" index="3" bw="1" slack="0"/>
<pin id="744" dir="0" index="4" bw="1" slack="0"/>
<pin id="745" dir="0" index="5" bw="2" slack="0"/>
<pin id="746" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="temp_tagged_output_triangle_input_valid_2/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="trunc_ln79_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="temp_tagged_output_triangle_input_sample_M_real_V_3_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="25" slack="0"/>
<pin id="759" dir="0" index="1" bw="25" slack="0"/>
<pin id="760" dir="0" index="2" bw="25" slack="0"/>
<pin id="761" dir="0" index="3" bw="25" slack="0"/>
<pin id="762" dir="0" index="4" bw="25" slack="0"/>
<pin id="763" dir="0" index="5" bw="2" slack="0"/>
<pin id="764" dir="1" index="6" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="temp_tagged_output_triangle_input_sample_M_real_V_3/3 "/>
</bind>
</comp>

<comp id="771" class="1004" name="temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="25" slack="0"/>
<pin id="773" dir="0" index="1" bw="25" slack="0"/>
<pin id="774" dir="0" index="2" bw="25" slack="0"/>
<pin id="775" dir="0" index="3" bw="25" slack="0"/>
<pin id="776" dir="0" index="4" bw="25" slack="0"/>
<pin id="777" dir="0" index="5" bw="2" slack="0"/>
<pin id="778" dir="1" index="6" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="temp_tagged_output_triangle_input_sample_M_imag_V_3/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="temp_tagged_output_triangle_input_valid_3_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="0" index="2" bw="1" slack="0"/>
<pin id="789" dir="0" index="3" bw="1" slack="0"/>
<pin id="790" dir="0" index="4" bw="1" slack="0"/>
<pin id="791" dir="0" index="5" bw="2" slack="0"/>
<pin id="792" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="temp_tagged_output_triangle_input_valid_3/3 "/>
</bind>
</comp>

<comp id="799" class="1004" name="p_i_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="51" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="0" index="2" bw="25" slack="0"/>
<pin id="803" dir="0" index="3" bw="25" slack="0"/>
<pin id="804" dir="1" index="4" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_i/3 "/>
</bind>
</comp>

<comp id="809" class="1004" name="p_18_i_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="51" slack="0"/>
<pin id="811" dir="0" index="1" bw="51" slack="0"/>
<pin id="812" dir="0" index="2" bw="51" slack="0"/>
<pin id="813" dir="0" index="3" bw="1" slack="0"/>
<pin id="814" dir="1" index="4" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_18_i/3 "/>
</bind>
</comp>

<comp id="819" class="1004" name="commuted_output_sample_M_real_V_0_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="51" slack="0"/>
<pin id="821" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="commuted_output_sample_M_real_V_0/3 "/>
</bind>
</comp>

<comp id="823" class="1004" name="commuted_output_sample_M_imag_V_0_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="25" slack="0"/>
<pin id="825" dir="0" index="1" bw="51" slack="0"/>
<pin id="826" dir="0" index="2" bw="6" slack="0"/>
<pin id="827" dir="0" index="3" bw="7" slack="0"/>
<pin id="828" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="commuted_output_sample_M_imag_V_0/3 "/>
</bind>
</comp>

<comp id="833" class="1004" name="commuted_output_valid_0_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="51" slack="0"/>
<pin id="836" dir="0" index="2" bw="7" slack="0"/>
<pin id="837" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="commuted_output_valid_0/3 "/>
</bind>
</comp>

<comp id="841" class="1004" name="p_19_i_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="51" slack="0"/>
<pin id="843" dir="0" index="1" bw="1" slack="0"/>
<pin id="844" dir="0" index="2" bw="25" slack="0"/>
<pin id="845" dir="0" index="3" bw="25" slack="0"/>
<pin id="846" dir="1" index="4" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_19_i/3 "/>
</bind>
</comp>

<comp id="851" class="1004" name="p_20_i_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="51" slack="0"/>
<pin id="853" dir="0" index="1" bw="51" slack="0"/>
<pin id="854" dir="0" index="2" bw="51" slack="0"/>
<pin id="855" dir="0" index="3" bw="1" slack="0"/>
<pin id="856" dir="1" index="4" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_20_i/3 "/>
</bind>
</comp>

<comp id="861" class="1004" name="commuted_output_sample_M_real_V_1_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="51" slack="0"/>
<pin id="863" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="commuted_output_sample_M_real_V_1/3 "/>
</bind>
</comp>

<comp id="865" class="1004" name="commuted_output_sample_M_imag_V_1_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="25" slack="0"/>
<pin id="867" dir="0" index="1" bw="51" slack="0"/>
<pin id="868" dir="0" index="2" bw="6" slack="0"/>
<pin id="869" dir="0" index="3" bw="7" slack="0"/>
<pin id="870" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="commuted_output_sample_M_imag_V_1/3 "/>
</bind>
</comp>

<comp id="875" class="1004" name="commuted_output_valid_1_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="51" slack="0"/>
<pin id="878" dir="0" index="2" bw="7" slack="0"/>
<pin id="879" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="commuted_output_valid_1/3 "/>
</bind>
</comp>

<comp id="883" class="1004" name="p_21_i_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="51" slack="0"/>
<pin id="885" dir="0" index="1" bw="1" slack="0"/>
<pin id="886" dir="0" index="2" bw="25" slack="0"/>
<pin id="887" dir="0" index="3" bw="25" slack="0"/>
<pin id="888" dir="1" index="4" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_21_i/3 "/>
</bind>
</comp>

<comp id="893" class="1004" name="p_0_i5_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="51" slack="0"/>
<pin id="895" dir="0" index="1" bw="51" slack="0"/>
<pin id="896" dir="0" index="2" bw="51" slack="0"/>
<pin id="897" dir="0" index="3" bw="1" slack="0"/>
<pin id="898" dir="1" index="4" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_0_i5/3 "/>
</bind>
</comp>

<comp id="903" class="1004" name="commuted_output_sample_M_real_V_2_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="51" slack="0"/>
<pin id="905" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="commuted_output_sample_M_real_V_2/3 "/>
</bind>
</comp>

<comp id="907" class="1004" name="commuted_output_sample_M_imag_V_2_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="25" slack="0"/>
<pin id="909" dir="0" index="1" bw="51" slack="0"/>
<pin id="910" dir="0" index="2" bw="6" slack="0"/>
<pin id="911" dir="0" index="3" bw="7" slack="0"/>
<pin id="912" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="commuted_output_sample_M_imag_V_2/3 "/>
</bind>
</comp>

<comp id="917" class="1004" name="commuted_output_valid_2_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="51" slack="0"/>
<pin id="920" dir="0" index="2" bw="7" slack="0"/>
<pin id="921" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="commuted_output_valid_2/3 "/>
</bind>
</comp>

<comp id="925" class="1004" name="and_ln297_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln297/3 "/>
</bind>
</comp>

<comp id="931" class="1004" name="and_ln297_7_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln297_7/3 "/>
</bind>
</comp>

<comp id="937" class="1004" name="and_ln297_8_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln297_8/3 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="249" slack="0"/>
<pin id="945" dir="0" index="1" bw="25" slack="1"/>
<pin id="946" dir="0" index="2" bw="1" slack="0"/>
<pin id="947" dir="0" index="3" bw="25" slack="1"/>
<pin id="948" dir="0" index="4" bw="1" slack="0"/>
<pin id="949" dir="0" index="5" bw="25" slack="1"/>
<pin id="950" dir="0" index="6" bw="1" slack="0"/>
<pin id="951" dir="0" index="7" bw="25" slack="1"/>
<pin id="952" dir="0" index="8" bw="1" slack="0"/>
<pin id="953" dir="0" index="9" bw="25" slack="1"/>
<pin id="954" dir="0" index="10" bw="1" slack="0"/>
<pin id="955" dir="0" index="11" bw="25" slack="1"/>
<pin id="956" dir="0" index="12" bw="1" slack="0"/>
<pin id="957" dir="0" index="13" bw="25" slack="1"/>
<pin id="958" dir="0" index="14" bw="1" slack="0"/>
<pin id="959" dir="0" index="15" bw="25" slack="1"/>
<pin id="960" dir="1" index="16" bw="249" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="969" class="1004" name="zext_ln174_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="249" slack="0"/>
<pin id="971" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/4 "/>
</bind>
</comp>

<comp id="974" class="1004" name="return_ln316_fu_974">
<pin_list>
<pin id="975" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln316/4 "/>
</bind>
</comp>

<comp id="976" class="1005" name="fifo_has_next_sample_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="1"/>
<pin id="978" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fifo_has_next_sample "/>
</bind>
</comp>

<comp id="980" class="1005" name="t_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="4" slack="0"/>
<pin id="982" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="985" class="1005" name="delay_line_stall_6_load_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="1"/>
<pin id="987" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="delay_line_stall_6_load "/>
</bind>
</comp>

<comp id="989" class="1005" name="temp_tagged_input_triangle_delay_input_sample_M_real_V_0_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="25" slack="1"/>
<pin id="991" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_input_triangle_delay_input_sample_M_real_V_0 "/>
</bind>
</comp>

<comp id="994" class="1005" name="temp_tagged_input_triangle_delay_input_sample_M_imag_V_0_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="25" slack="1"/>
<pin id="996" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_input_triangle_delay_input_sample_M_imag_V_0 "/>
</bind>
</comp>

<comp id="999" class="1005" name="temp_tagged_input_triangle_delay_input_sample_M_real_V_1_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="25" slack="1"/>
<pin id="1001" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_input_triangle_delay_input_sample_M_real_V_1 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="25" slack="1"/>
<pin id="1006" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_input_triangle_delay_input_sample_M_imag_V_1 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="temp_tagged_input_triangle_delay_input_sample_M_real_V_2_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="25" slack="1"/>
<pin id="1011" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_input_triangle_delay_input_sample_M_real_V_2 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="25" slack="1"/>
<pin id="1016" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_input_triangle_delay_input_sample_M_imag_V_2 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="temp_tagged_input_triangle_delay_input_sample_M_real_V_3_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="25" slack="1"/>
<pin id="1021" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_input_triangle_delay_input_sample_M_real_V_3 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="25" slack="1"/>
<pin id="1026" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_input_triangle_delay_input_sample_M_imag_V_3 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="icmp_ln231_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="1"/>
<pin id="1031" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln231 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="temp_tagged_output_triangle_input_sample_M_real_V_3_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="25" slack="1"/>
<pin id="1035" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_output_triangle_input_sample_M_real_V_3 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="temp_tagged_output_triangle_input_sample_M_imag_V_3_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="25" slack="1"/>
<pin id="1040" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_output_triangle_input_sample_M_imag_V_3 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="commuted_output_sample_M_real_V_0_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="25" slack="1"/>
<pin id="1045" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="commuted_output_sample_M_real_V_0 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="commuted_output_sample_M_imag_V_0_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="25" slack="1"/>
<pin id="1050" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="commuted_output_sample_M_imag_V_0 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="commuted_output_sample_M_real_V_1_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="25" slack="1"/>
<pin id="1055" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="commuted_output_sample_M_real_V_1 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="commuted_output_sample_M_imag_V_1_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="25" slack="1"/>
<pin id="1060" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="commuted_output_sample_M_imag_V_1 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="commuted_output_sample_M_real_V_2_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="25" slack="1"/>
<pin id="1065" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="commuted_output_sample_M_real_V_2 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="commuted_output_sample_M_imag_V_2_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="25" slack="1"/>
<pin id="1070" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="commuted_output_sample_M_imag_V_2 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="and_ln297_8_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="1"/>
<pin id="1075" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln297_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="161"><net_src comp="64" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="58" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="68" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="154" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="181" pin=4"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="204"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="196" pin=4"/></net>

<net id="209"><net_src comp="38" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="206" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="206" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="106" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="233"><net_src comp="106" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="244"><net_src comp="106" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="255"><net_src comp="106" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="106" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="277"><net_src comp="106" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="288"><net_src comp="106" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="299"><net_src comp="106" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="196" pin="6"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="66" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="10" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="164" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="70" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="164" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="72" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="74" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="337"><net_src comp="70" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="164" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="76" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="78" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="347"><net_src comp="70" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="164" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="80" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="82" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="357"><net_src comp="70" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="164" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="84" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="86" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="367"><net_src comp="70" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="164" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="88" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="90" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="377"><net_src comp="70" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="164" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="92" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="94" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="387"><net_src comp="70" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="164" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="96" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="390"><net_src comp="98" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="394"><net_src comp="4" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="6" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="391" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="100" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="4" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="8" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="413" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="100" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="413" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="102" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="417" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="8" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="423" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="10" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="196" pin="6"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="104" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="453"><net_src comp="108" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="211" pin="4"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="223" pin="4"/><net_sink comp="447" pin=2"/></net>

<net id="456"><net_src comp="267" pin="4"/><net_sink comp="447" pin=3"/></net>

<net id="463"><net_src comp="110" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="112" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="465"><net_src comp="447" pin="4"/><net_sink comp="457" pin=2"/></net>

<net id="466"><net_src comp="38" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="470"><net_src comp="457" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="477"><net_src comp="114" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="457" pin="4"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="116" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="118" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="486"><net_src comp="120" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="457" pin="4"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="122" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="495"><net_src comp="108" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="211" pin="4"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="234" pin="4"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="278" pin="4"/><net_sink comp="489" pin=3"/></net>

<net id="505"><net_src comp="124" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="126" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="489" pin="4"/><net_sink comp="499" pin=2"/></net>

<net id="508"><net_src comp="38" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="512"><net_src comp="499" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="519"><net_src comp="114" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="499" pin="4"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="116" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="522"><net_src comp="118" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="528"><net_src comp="120" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="499" pin="4"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="122" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="537"><net_src comp="108" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="211" pin="4"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="245" pin="4"/><net_sink comp="531" pin=2"/></net>

<net id="540"><net_src comp="289" pin="4"/><net_sink comp="531" pin=3"/></net>

<net id="547"><net_src comp="128" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="130" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="531" pin="4"/><net_sink comp="541" pin=2"/></net>

<net id="550"><net_src comp="38" pin="0"/><net_sink comp="541" pin=3"/></net>

<net id="554"><net_src comp="541" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="561"><net_src comp="114" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="541" pin="4"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="116" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="564"><net_src comp="118" pin="0"/><net_sink comp="555" pin=3"/></net>

<net id="570"><net_src comp="120" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="541" pin="4"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="122" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="576"><net_src comp="6" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="573" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="587"><net_src comp="132" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="134" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="577" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="590"><net_src comp="38" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="599"><net_src comp="136" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="300" pin="4"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="551" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="509" pin="1"/><net_sink comp="591" pin=3"/></net>

<net id="603"><net_src comp="467" pin="1"/><net_sink comp="591" pin=4"/></net>

<net id="604"><net_src comp="573" pin="1"/><net_sink comp="591" pin=5"/></net>

<net id="613"><net_src comp="136" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="256" pin="4"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="555" pin="4"/><net_sink comp="605" pin=2"/></net>

<net id="616"><net_src comp="513" pin="4"/><net_sink comp="605" pin=3"/></net>

<net id="617"><net_src comp="471" pin="4"/><net_sink comp="605" pin=4"/></net>

<net id="618"><net_src comp="573" pin="1"/><net_sink comp="605" pin=5"/></net>

<net id="627"><net_src comp="138" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="628"><net_src comp="211" pin="4"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="565" pin="3"/><net_sink comp="619" pin=2"/></net>

<net id="630"><net_src comp="523" pin="3"/><net_sink comp="619" pin=3"/></net>

<net id="631"><net_src comp="481" pin="3"/><net_sink comp="619" pin=4"/></net>

<net id="632"><net_src comp="573" pin="1"/><net_sink comp="619" pin=5"/></net>

<net id="636"><net_src comp="581" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="633" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="647"><net_src comp="132" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="140" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="637" pin="1"/><net_sink comp="641" pin=2"/></net>

<net id="650"><net_src comp="38" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="659"><net_src comp="136" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="660"><net_src comp="300" pin="4"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="551" pin="1"/><net_sink comp="651" pin=2"/></net>

<net id="662"><net_src comp="509" pin="1"/><net_sink comp="651" pin=3"/></net>

<net id="663"><net_src comp="467" pin="1"/><net_sink comp="651" pin=4"/></net>

<net id="664"><net_src comp="633" pin="1"/><net_sink comp="651" pin=5"/></net>

<net id="673"><net_src comp="136" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="674"><net_src comp="256" pin="4"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="555" pin="4"/><net_sink comp="665" pin=2"/></net>

<net id="676"><net_src comp="513" pin="4"/><net_sink comp="665" pin=3"/></net>

<net id="677"><net_src comp="471" pin="4"/><net_sink comp="665" pin=4"/></net>

<net id="678"><net_src comp="633" pin="1"/><net_sink comp="665" pin=5"/></net>

<net id="687"><net_src comp="138" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="211" pin="4"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="565" pin="3"/><net_sink comp="679" pin=2"/></net>

<net id="690"><net_src comp="523" pin="3"/><net_sink comp="679" pin=3"/></net>

<net id="691"><net_src comp="481" pin="3"/><net_sink comp="679" pin=4"/></net>

<net id="692"><net_src comp="633" pin="1"/><net_sink comp="679" pin=5"/></net>

<net id="696"><net_src comp="641" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="693" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="707"><net_src comp="132" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="142" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="697" pin="1"/><net_sink comp="701" pin=2"/></net>

<net id="710"><net_src comp="38" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="719"><net_src comp="136" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="720"><net_src comp="300" pin="4"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="551" pin="1"/><net_sink comp="711" pin=2"/></net>

<net id="722"><net_src comp="509" pin="1"/><net_sink comp="711" pin=3"/></net>

<net id="723"><net_src comp="467" pin="1"/><net_sink comp="711" pin=4"/></net>

<net id="724"><net_src comp="693" pin="1"/><net_sink comp="711" pin=5"/></net>

<net id="733"><net_src comp="136" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="734"><net_src comp="256" pin="4"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="555" pin="4"/><net_sink comp="725" pin=2"/></net>

<net id="736"><net_src comp="513" pin="4"/><net_sink comp="725" pin=3"/></net>

<net id="737"><net_src comp="471" pin="4"/><net_sink comp="725" pin=4"/></net>

<net id="738"><net_src comp="693" pin="1"/><net_sink comp="725" pin=5"/></net>

<net id="747"><net_src comp="138" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="748"><net_src comp="211" pin="4"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="565" pin="3"/><net_sink comp="739" pin=2"/></net>

<net id="750"><net_src comp="523" pin="3"/><net_sink comp="739" pin=3"/></net>

<net id="751"><net_src comp="481" pin="3"/><net_sink comp="739" pin=4"/></net>

<net id="752"><net_src comp="693" pin="1"/><net_sink comp="739" pin=5"/></net>

<net id="756"><net_src comp="701" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="765"><net_src comp="136" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="766"><net_src comp="300" pin="4"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="551" pin="1"/><net_sink comp="757" pin=2"/></net>

<net id="768"><net_src comp="509" pin="1"/><net_sink comp="757" pin=3"/></net>

<net id="769"><net_src comp="467" pin="1"/><net_sink comp="757" pin=4"/></net>

<net id="770"><net_src comp="753" pin="1"/><net_sink comp="757" pin=5"/></net>

<net id="779"><net_src comp="136" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="780"><net_src comp="256" pin="4"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="555" pin="4"/><net_sink comp="771" pin=2"/></net>

<net id="782"><net_src comp="513" pin="4"/><net_sink comp="771" pin=3"/></net>

<net id="783"><net_src comp="471" pin="4"/><net_sink comp="771" pin=4"/></net>

<net id="784"><net_src comp="753" pin="1"/><net_sink comp="771" pin=5"/></net>

<net id="793"><net_src comp="138" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="794"><net_src comp="211" pin="4"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="565" pin="3"/><net_sink comp="785" pin=2"/></net>

<net id="796"><net_src comp="523" pin="3"/><net_sink comp="785" pin=3"/></net>

<net id="797"><net_src comp="481" pin="3"/><net_sink comp="785" pin=4"/></net>

<net id="798"><net_src comp="753" pin="1"/><net_sink comp="785" pin=5"/></net>

<net id="805"><net_src comp="108" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="619" pin="6"/><net_sink comp="799" pin=1"/></net>

<net id="807"><net_src comp="605" pin="6"/><net_sink comp="799" pin=2"/></net>

<net id="808"><net_src comp="591" pin="6"/><net_sink comp="799" pin=3"/></net>

<net id="815"><net_src comp="110" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="144" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="817"><net_src comp="799" pin="4"/><net_sink comp="809" pin=2"/></net>

<net id="818"><net_src comp="38" pin="0"/><net_sink comp="809" pin=3"/></net>

<net id="822"><net_src comp="809" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="829"><net_src comp="114" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="809" pin="4"/><net_sink comp="823" pin=1"/></net>

<net id="831"><net_src comp="116" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="832"><net_src comp="118" pin="0"/><net_sink comp="823" pin=3"/></net>

<net id="838"><net_src comp="120" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="809" pin="4"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="122" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="847"><net_src comp="108" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="848"><net_src comp="679" pin="6"/><net_sink comp="841" pin=1"/></net>

<net id="849"><net_src comp="665" pin="6"/><net_sink comp="841" pin=2"/></net>

<net id="850"><net_src comp="651" pin="6"/><net_sink comp="841" pin=3"/></net>

<net id="857"><net_src comp="124" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="146" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="859"><net_src comp="841" pin="4"/><net_sink comp="851" pin=2"/></net>

<net id="860"><net_src comp="38" pin="0"/><net_sink comp="851" pin=3"/></net>

<net id="864"><net_src comp="851" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="871"><net_src comp="114" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="851" pin="4"/><net_sink comp="865" pin=1"/></net>

<net id="873"><net_src comp="116" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="874"><net_src comp="118" pin="0"/><net_sink comp="865" pin=3"/></net>

<net id="880"><net_src comp="120" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="881"><net_src comp="851" pin="4"/><net_sink comp="875" pin=1"/></net>

<net id="882"><net_src comp="122" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="889"><net_src comp="108" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="890"><net_src comp="739" pin="6"/><net_sink comp="883" pin=1"/></net>

<net id="891"><net_src comp="725" pin="6"/><net_sink comp="883" pin=2"/></net>

<net id="892"><net_src comp="711" pin="6"/><net_sink comp="883" pin=3"/></net>

<net id="899"><net_src comp="128" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="148" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="901"><net_src comp="883" pin="4"/><net_sink comp="893" pin=2"/></net>

<net id="902"><net_src comp="38" pin="0"/><net_sink comp="893" pin=3"/></net>

<net id="906"><net_src comp="893" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="913"><net_src comp="114" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="893" pin="4"/><net_sink comp="907" pin=1"/></net>

<net id="915"><net_src comp="116" pin="0"/><net_sink comp="907" pin=2"/></net>

<net id="916"><net_src comp="118" pin="0"/><net_sink comp="907" pin=3"/></net>

<net id="922"><net_src comp="120" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="893" pin="4"/><net_sink comp="917" pin=1"/></net>

<net id="924"><net_src comp="122" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="929"><net_src comp="833" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="875" pin="3"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="917" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="785" pin="6"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="931" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="925" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="961"><net_src comp="150" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="962"><net_src comp="152" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="963"><net_src comp="152" pin="0"/><net_sink comp="943" pin=4"/></net>

<net id="964"><net_src comp="152" pin="0"/><net_sink comp="943" pin=6"/></net>

<net id="965"><net_src comp="152" pin="0"/><net_sink comp="943" pin=8"/></net>

<net id="966"><net_src comp="152" pin="0"/><net_sink comp="943" pin=10"/></net>

<net id="967"><net_src comp="152" pin="0"/><net_sink comp="943" pin=12"/></net>

<net id="968"><net_src comp="152" pin="0"/><net_sink comp="943" pin=14"/></net>

<net id="972"><net_src comp="943" pin="16"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="979"><net_src comp="156" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="983"><net_src comp="307" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="988"><net_src comp="313" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="992"><net_src comp="317" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="997"><net_src comp="321" pin="4"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1002"><net_src comp="331" pin="4"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1007"><net_src comp="341" pin="4"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1012"><net_src comp="351" pin="4"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1017"><net_src comp="361" pin="4"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="1022"><net_src comp="371" pin="4"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="1027"><net_src comp="381" pin="4"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1032"><net_src comp="441" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1036"><net_src comp="757" pin="6"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="943" pin=3"/></net>

<net id="1041"><net_src comp="771" pin="6"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="1046"><net_src comp="819" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="943" pin=15"/></net>

<net id="1051"><net_src comp="823" pin="4"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="943" pin=13"/></net>

<net id="1056"><net_src comp="861" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="943" pin=11"/></net>

<net id="1061"><net_src comp="865" pin="4"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="943" pin=9"/></net>

<net id="1066"><net_src comp="903" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="943" pin=7"/></net>

<net id="1071"><net_src comp="907" pin="4"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="943" pin=5"/></net>

<net id="1076"><net_src comp="937" pin="2"/><net_sink comp="1073" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fftOutData_local2 | {4 }
	Port: control_count_V_6 | {2 }
	Port: control_bits_V_6 | {2 }
	Port: sample_in_read_count_V_6 | {2 }
	Port: delay_line_stall_6 | {2 }
	Port: delayline_Array_4 | {3 }
	Port: delayline_Array_8 | {3 }
	Port: delayline_Array_10 | {3 }
	Port: control_delayline_Array_14 | {3 }
	Port: control_delayline_Array_15 | {3 }
	Port: control_delayline_Array_16 | {3 }
	Port: delayline_Array_3 | {3 }
	Port: delayline_Array_7 | {3 }
	Port: delayline_Array_9 | {3 }
 - Input state : 
	Port: streamingDataCommutor<complex<ap_fixed<25, 11, 5, 3, 0> > > : fftOutData_local | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<25, 11, 5, 3, 0> > > : control_count_V_6 | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<25, 11, 5, 3, 0> > > : control_bits_V_6 | {3 }
	Port: streamingDataCommutor<complex<ap_fixed<25, 11, 5, 3, 0> > > : sample_in_read_count_V_6 | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<25, 11, 5, 3, 0> > > : delay_line_stall_6 | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<25, 11, 5, 3, 0> > > : delayline_Array_4 | {3 }
	Port: streamingDataCommutor<complex<ap_fixed<25, 11, 5, 3, 0> > > : delayline_Array_8 | {3 }
	Port: streamingDataCommutor<complex<ap_fixed<25, 11, 5, 3, 0> > > : delayline_Array_10 | {3 }
	Port: streamingDataCommutor<complex<ap_fixed<25, 11, 5, 3, 0> > > : control_delayline_Array_14 | {3 }
	Port: streamingDataCommutor<complex<ap_fixed<25, 11, 5, 3, 0> > > : control_delayline_Array_15 | {3 }
	Port: streamingDataCommutor<complex<ap_fixed<25, 11, 5, 3, 0> > > : control_delayline_Array_16 | {3 }
	Port: streamingDataCommutor<complex<ap_fixed<25, 11, 5, 3, 0> > > : delayline_Array_3 | {3 }
	Port: streamingDataCommutor<complex<ap_fixed<25, 11, 5, 3, 0> > > : delayline_Array_7 | {3 }
	Port: streamingDataCommutor<complex<ap_fixed<25, 11, 5, 3, 0> > > : delayline_Array_9 | {3 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		t : 1
		br_ln281 : 1
		store_ln241 : 1
		add_ln870 : 1
		store_ln252 : 2
		add_ln870_4 : 1
		icmp_ln256 : 1
		store_ln870 : 2
		store_ln258 : 2
		icmp_ln231 : 1
		br_ln231 : 2
	State 3
		p_03_i : 1
		p_06_i : 2
		temp_tagged_mux_chain_input_sample_M_real_V_3 : 3
		temp_tagged_mux_chain_input_sample_M_imag_V_3 : 3
		temp_tagged_mux_chain_input_valid_3 : 3
		p_04_i : 1
		p_07_i : 2
		temp_tagged_mux_chain_input_sample_M_real_V_2 : 3
		temp_tagged_mux_chain_input_sample_M_imag_V_2 : 3
		temp_tagged_mux_chain_input_valid_2 : 3
		p_05_i : 1
		p_0_i : 2
		temp_tagged_mux_chain_input_sample_M_real_V_1 : 3
		temp_tagged_mux_chain_input_sample_M_imag_V_1 : 3
		temp_tagged_mux_chain_input_valid_1 : 3
		zext_ln66 : 1
		DataOut : 2
		temp_tagged_output_triangle_input_sample_M_real_V_0 : 4
		temp_tagged_output_triangle_input_sample_M_imag_V_0 : 4
		temp_tagged_output_triangle_input_valid_0 : 4
		trunc_ln316 : 3
		zext_ln66_7 : 4
		DataOut_11 : 5
		temp_tagged_output_triangle_input_sample_M_real_V_1 : 4
		temp_tagged_output_triangle_input_sample_M_imag_V_1 : 4
		temp_tagged_output_triangle_input_valid_1 : 4
		trunc_ln316_6 : 6
		zext_ln66_8 : 7
		DataOut_12 : 8
		temp_tagged_output_triangle_input_sample_M_real_V_2 : 7
		temp_tagged_output_triangle_input_sample_M_imag_V_2 : 7
		temp_tagged_output_triangle_input_valid_2 : 7
		trunc_ln79 : 9
		temp_tagged_output_triangle_input_sample_M_real_V_3 : 10
		temp_tagged_output_triangle_input_sample_M_imag_V_3 : 10
		temp_tagged_output_triangle_input_valid_3 : 10
		p_i : 5
		p_18_i : 6
		commuted_output_sample_M_real_V_0 : 7
		commuted_output_sample_M_imag_V_0 : 7
		commuted_output_valid_0 : 7
		p_19_i : 5
		p_20_i : 6
		commuted_output_sample_M_real_V_1 : 7
		commuted_output_sample_M_imag_V_1 : 7
		commuted_output_valid_1 : 7
		p_21_i : 8
		p_0_i5 : 9
		commuted_output_sample_M_real_V_2 : 10
		commuted_output_sample_M_imag_V_2 : 10
		commuted_output_valid_2 : 10
		and_ln297 : 8
		and_ln297_7 : 11
		and_ln297_8 : 11
		br_ln297 : 11
	State 4
		zext_ln174 : 1
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|
| Operation|                         Functional Unit                         |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|
|          |    temp_tagged_output_triangle_input_sample_M_real_V_0_fu_591   |    0    |    20   |
|          |    temp_tagged_output_triangle_input_sample_M_imag_V_0_fu_605   |    0    |    20   |
|          |         temp_tagged_output_triangle_input_valid_0_fu_619        |    0    |    20   |
|          |    temp_tagged_output_triangle_input_sample_M_real_V_1_fu_651   |    0    |    20   |
|          |    temp_tagged_output_triangle_input_sample_M_imag_V_1_fu_665   |    0    |    20   |
|    mux   |         temp_tagged_output_triangle_input_valid_1_fu_679        |    0    |    20   |
|          |    temp_tagged_output_triangle_input_sample_M_real_V_2_fu_711   |    0    |    20   |
|          |    temp_tagged_output_triangle_input_sample_M_imag_V_2_fu_725   |    0    |    20   |
|          |         temp_tagged_output_triangle_input_valid_2_fu_739        |    0    |    20   |
|          |    temp_tagged_output_triangle_input_sample_M_real_V_3_fu_757   |    0    |    20   |
|          |    temp_tagged_output_triangle_input_sample_M_imag_V_3_fu_771   |    0    |    20   |
|          |         temp_tagged_output_triangle_input_valid_3_fu_785        |    0    |    20   |
|----------|-----------------------------------------------------------------|---------|---------|
|          |                             t_fu_307                            |    0    |    12   |
|    add   |                         add_ln870_fu_401                        |    0    |    9    |
|          |                        add_ln870_4_fu_417                       |    0    |    9    |
|----------|-----------------------------------------------------------------|---------|---------|
|   icmp   |                        icmp_ln256_fu_423                        |    0    |    8    |
|          |                        icmp_ln231_fu_441                        |    0    |    9    |
|----------|-----------------------------------------------------------------|---------|---------|
|          |                         and_ln297_fu_925                        |    0    |    2    |
|    and   |                        and_ln297_7_fu_931                       |    0    |    2    |
|          |                        and_ln297_8_fu_937                       |    0    |    2    |
|----------|-----------------------------------------------------------------|---------|---------|
| nbreadreq|              fifo_has_next_sample_nbreadreq_fu_156              |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|   read   |                fftOutData_local_read_read_fu_164                |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|   write  |                     write_ln174_write_fu_170                    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|          | temp_tagged_input_triangle_delay_input_sample_M_real_V_0_fu_317 |    0    |    0    |
|          |       temp_tagged_mux_chain_input_sample_M_real_V_3_fu_467      |    0    |    0    |
|          |       temp_tagged_mux_chain_input_sample_M_real_V_2_fu_509      |    0    |    0    |
|          |       temp_tagged_mux_chain_input_sample_M_real_V_1_fu_551      |    0    |    0    |
|   trunc  |                        trunc_ln316_fu_633                       |    0    |    0    |
|          |                       trunc_ln316_6_fu_693                      |    0    |    0    |
|          |                        trunc_ln79_fu_753                        |    0    |    0    |
|          |             commuted_output_sample_M_real_V_0_fu_819            |    0    |    0    |
|          |             commuted_output_sample_M_real_V_1_fu_861            |    0    |    0    |
|          |             commuted_output_sample_M_real_V_2_fu_903            |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|          | temp_tagged_input_triangle_delay_input_sample_M_imag_V_0_fu_321 |    0    |    0    |
|          | temp_tagged_input_triangle_delay_input_sample_M_real_V_1_fu_331 |    0    |    0    |
|          | temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_fu_341 |    0    |    0    |
|          | temp_tagged_input_triangle_delay_input_sample_M_real_V_2_fu_351 |    0    |    0    |
|          | temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_fu_361 |    0    |    0    |
|          | temp_tagged_input_triangle_delay_input_sample_M_real_V_3_fu_371 |    0    |    0    |
|partselect| temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_fu_381 |    0    |    0    |
|          |       temp_tagged_mux_chain_input_sample_M_imag_V_3_fu_471      |    0    |    0    |
|          |       temp_tagged_mux_chain_input_sample_M_imag_V_2_fu_513      |    0    |    0    |
|          |       temp_tagged_mux_chain_input_sample_M_imag_V_1_fu_555      |    0    |    0    |
|          |             commuted_output_sample_M_imag_V_0_fu_823            |    0    |    0    |
|          |             commuted_output_sample_M_imag_V_1_fu_865            |    0    |    0    |
|          |             commuted_output_sample_M_imag_V_2_fu_907            |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|          |                          p_03_i_fu_447                          |    0    |    0    |
|          |                          p_04_i_fu_489                          |    0    |    0    |
|          |                          p_05_i_fu_531                          |    0    |    0    |
|bitconcatenate|                            p_i_fu_799                           |    0    |    0    |
|          |                          p_19_i_fu_841                          |    0    |    0    |
|          |                          p_21_i_fu_883                          |    0    |    0    |
|          |                            tmp_fu_943                           |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|          |                          p_06_i_fu_457                          |    0    |    0    |
|          |                          p_07_i_fu_499                          |    0    |    0    |
|          |                           p_0_i_fu_541                          |    0    |    0    |
|          |                          DataOut_fu_581                         |    0    |    0    |
|memshiftread|                        DataOut_11_fu_641                        |    0    |    0    |
|          |                        DataOut_12_fu_701                        |    0    |    0    |
|          |                          p_18_i_fu_809                          |    0    |    0    |
|          |                          p_20_i_fu_851                          |    0    |    0    |
|          |                          p_0_i5_fu_893                          |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|          |            temp_tagged_mux_chain_input_valid_3_fu_481           |    0    |    0    |
|          |            temp_tagged_mux_chain_input_valid_2_fu_523           |    0    |    0    |
| bitselect|            temp_tagged_mux_chain_input_valid_1_fu_565           |    0    |    0    |
|          |                  commuted_output_valid_0_fu_833                 |    0    |    0    |
|          |                  commuted_output_valid_1_fu_875                 |    0    |    0    |
|          |                  commuted_output_valid_2_fu_917                 |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|          |                         zext_ln66_fu_577                        |    0    |    0    |
|   zext   |                        zext_ln66_7_fu_637                       |    0    |    0    |
|          |                        zext_ln66_8_fu_697                       |    0    |    0    |
|          |                        zext_ln174_fu_969                        |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|  return  |                       return_ln316_fu_974                       |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|   Total  |                                                                 |    0    |   293   |
|----------|-----------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------+--------+
|                                                                  |   FF   |
+------------------------------------------------------------------+--------+
|                       and_ln297_8_reg_1073                       |    1   |
|            commuted_output_sample_M_imag_V_0_reg_1048            |   25   |
|            commuted_output_sample_M_imag_V_1_reg_1058            |   25   |
|            commuted_output_sample_M_imag_V_2_reg_1068            |   25   |
|            commuted_output_sample_M_real_V_0_reg_1043            |   25   |
|            commuted_output_sample_M_real_V_1_reg_1053            |   25   |
|            commuted_output_sample_M_real_V_2_reg_1063            |   25   |
|                  delay_line_stall_6_load_reg_985                 |    1   |
|                          do_init_reg_177                         |    1   |
|                   fifo_has_next_sample_reg_976                   |    1   |
|                        icmp_ln231_reg_1029                       |    1   |
|                            t59_reg_192                           |    4   |
|                             t_reg_980                            |    4   |
| temp_tagged_input_triangle_delay_input_sample_M_imag_V_0_reg_994 |   25   |
|temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0_reg_241|   25   |
| temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_reg_1004|   25   |
|temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0_reg_230|   25   |
| temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_reg_1014|   25   |
|temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0_reg_219|   25   |
| temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_reg_1024|   25   |
| temp_tagged_input_triangle_delay_input_sample_M_real_V_0_reg_989 |   25   |
|temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0_reg_285|   25   |
| temp_tagged_input_triangle_delay_input_sample_M_real_V_1_reg_999 |   25   |
|temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0_reg_274|   25   |
| temp_tagged_input_triangle_delay_input_sample_M_real_V_2_reg_1009|   25   |
|temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0_reg_263|   25   |
| temp_tagged_input_triangle_delay_input_sample_M_real_V_3_reg_1019|   25   |
|       temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_252      |   25   |
|       temp_tagged_mux_chain_input_sample_M_real_V_0_reg_296      |   25   |
|            temp_tagged_mux_chain_input_valid_0_reg_206           |    1   |
|   temp_tagged_output_triangle_input_sample_M_imag_V_3_reg_1038   |   25   |
|   temp_tagged_output_triangle_input_sample_M_real_V_3_reg_1033   |   25   |
+------------------------------------------------------------------+--------+
|                               Total                              |   614  |
+------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  |
|---------------------------------------------|------|------|------|--------||---------|
| temp_tagged_mux_chain_input_valid_0_reg_206 |  p0  |   2  |   1  |    2   |
|---------------------------------------------|------|------|------|--------||---------|
|                    Total                    |      |      |      |    2   ||  0.387  |
|---------------------------------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   293  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   614  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   614  |   293  |
+-----------+--------+--------+--------+
