#-----------------------------------------------------------
# Vivado v2013.1.0 (64-bit)
# Build 237167 by xbuild on Tue Feb 12 21:40:19 MST 2013
# Start of session at: Sun Feb 17 14:29:03 2013
# Process ID: 13515
# Log file: /home/shep/projects/hotline/vivado/vivado.log
# Journal file: /home/shep/projects/hotline/vivado/vivado.jou
#-----------------------------------------------------------
source "/home/shep/.Xilinx/Vivado/init.tcl"
start_gui
create_project hkp1 /home/shep/projects/hotline/vivado/hkp1 -part xc7k325tffg900-2
set_property board xilinx.com:kintex7:kc705:1.0 [current_project]
add_files -norecurse {/home/shep/projects/hotline/rtl/fpgaTop.v /home/shep/projects/hotline/rtl/mkFTop_kc705.v /home/shep/projects/hotline/rtl/mkGMAC.v /home/shep/projects/hotline/rtl/mkHCrtCompleter2Axi.v /home/shep/projects/hotline/rtl/mkL2Proc.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
add_files -fileset constrs_1 -norecurse /home/shep/projects/hotline/constrs/fpgaTop.xdc
add_files -norecurse /home/shep/projects/hotline/rtl/mkA4LS.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
add_files -norecurse /opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/FIFO2.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
add_files -norecurse /opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/SizedFIFO.v
update_compile_order -fileset sources_1
add_files -norecurse /opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/TriState.v
update_compile_order -fileset sources_1
add_files -norecurse {/opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/MakeResetA.v /opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/ResetInverter.v /opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/BRAM1Load.v}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
add_files -norecurse {/opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/SyncBit.v /opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/SyncFIFO.v /opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/SyncResetA.v}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
add_files -norecurse /home/shep/projects/hotline/rtl/mkCRC32.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
add_files -norecurse /opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/Counter.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
add_files -norecurse /home/shep/projects/hotline/rtl/mkLCDController.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
close_design
open_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
