/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire celloutsig_0_0z;
  wire [21:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [20:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [27:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_4z = ~((celloutsig_1_2z | celloutsig_1_2z) & celloutsig_1_1z);
  assign celloutsig_1_18z = ~((celloutsig_1_1z | celloutsig_1_2z) & celloutsig_1_8z);
  assign celloutsig_0_11z = in_data[69] | ~(celloutsig_0_1z[9]);
  assign celloutsig_0_14z = celloutsig_0_3z | ~(celloutsig_0_8z[1]);
  assign celloutsig_0_0z = in_data[7] ^ in_data[69];
  reg [3:0] _08_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _08_ <= 4'h0;
    else _08_ <= celloutsig_0_1z[7:4];
  assign { _00_, _01_[2:0] } = _08_;
  assign celloutsig_0_3z = in_data[83:70] <= { in_data[43:41], celloutsig_0_1z };
  assign celloutsig_1_12z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z } <= { celloutsig_1_10z[2], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_7z = { celloutsig_0_1z[8:0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } <= { in_data[51:31], celloutsig_0_2z };
  assign celloutsig_0_9z = { in_data[16:14], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_6z, _00_, _01_[2:0] } <= { _00_, _01_[2:0], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z, _00_, _01_[2:0] };
  assign celloutsig_1_8z = celloutsig_1_7z[27:24] && celloutsig_1_5z[20:17];
  assign celloutsig_1_0z = in_data[176:160] < in_data[167:151];
  assign celloutsig_1_2z = { in_data[170:157], celloutsig_1_1z } < { in_data[186:173], celloutsig_1_1z };
  assign celloutsig_0_5z = { celloutsig_0_1z[9:8], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z } < { celloutsig_0_2z[6:3], celloutsig_0_3z };
  assign celloutsig_1_5z = { in_data[175:157], celloutsig_1_4z, celloutsig_1_1z } % { 1'h1, in_data[170:152], celloutsig_1_4z };
  assign celloutsig_0_24z = { in_data[51:41], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_14z } != { celloutsig_0_10z[19:16], _00_, _01_[2:0], celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_7z = { in_data[176:150], celloutsig_1_4z } | in_data[166:139];
  assign celloutsig_1_10z = celloutsig_1_6z[8:6] | in_data[172:170];
  assign celloutsig_0_1z = { in_data[50:41], celloutsig_0_0z } | { in_data[31:22], celloutsig_0_0z };
  assign celloutsig_0_34z = _01_[0] & celloutsig_0_19z;
  assign celloutsig_0_35z = celloutsig_0_21z[2] & celloutsig_0_24z;
  assign celloutsig_1_19z = celloutsig_1_12z & celloutsig_1_0z;
  assign celloutsig_0_6z = celloutsig_0_0z & in_data[69];
  assign celloutsig_0_17z = ~^ { in_data[76:65], celloutsig_0_7z };
  assign celloutsig_0_19z = ~^ { celloutsig_0_10z[13:7], celloutsig_0_0z };
  assign celloutsig_0_20z = ~^ { in_data[51:19], celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_0_21z = { celloutsig_0_8z, celloutsig_0_11z } >> celloutsig_0_10z[4:1];
  assign celloutsig_1_6z = in_data[121:113] << { in_data[171:166], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_8z = in_data[47:45] << celloutsig_0_1z[5:3];
  assign celloutsig_0_10z = { _01_[1], celloutsig_0_1z, _00_, _01_[2:0], celloutsig_0_7z, _00_, _01_[2:0], celloutsig_0_5z } << { in_data[95:94], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_2z = in_data[55:49] << celloutsig_0_1z[10:4];
  assign _01_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
