{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1742981143963 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1742981143973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1742981143973 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 10CL025YU256I7G " "Selected device 10CL025YU256I7G for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1742981144036 ""}
{ "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_TOP" "" "Selected Migration Device List" { { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "10CL010YU256I7G " "Selected 10CL010YU256I7G for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1742981144081 ""} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "10CL016YU256I7G " "Selected 10CL016YU256I7G for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1742981144081 ""}  } {  } 0 119018 "Selected Migration Device List" 0 0 "Fitter" 0 -1 1742981144081 ""}
{ "Info" "IMPP_MPP_NUM_MIGRATABLE_IO" "151 " "Selected migration device list is legal with 151 total of migratable pins" {  } {  } 0 119021 "Selected migration device list is legal with %1!d! total of migratable pins" 0 0 "Fitter" 0 -1 1742981144181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742981144188 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742981144188 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_PLL_MIGRATION_INFO_BEING_USED" "" "PLL constraints from migration devices are also being used" {  } { { "db/pll2_altpll2.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/pll2_altpll2.v" 51 -1 0 } } { "" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15552 "PLL constraints from migration devices are also being used" 0 0 "Design Software" 0 -1 1742981144244 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll2_altpll2.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/pll2_altpll2.v" 51 -1 0 } } { "" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1742981144244 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated\|wire_pll1_clk\[1\] 5 2 90 2000 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 90 degrees (2000 ps) for pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll2_altpll2.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/pll2_altpll2.v" 51 -1 0 } } { "" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1742981144244 ""}  } { { "db/pll2_altpll2.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/pll2_altpll2.v" 51 -1 0 } } { "" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1742981144244 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1742981144430 ""}
{ "Info" "IFCUDA_FCUDA_MIGRATION_PIN_CANNOT_BE_USED_AS" "14 differential receiver " "Selected device migration path cannot use 14 pins as differential receiver I/Os" { { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "G2 " "Pin G2" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "K2 " "Pin K2" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "R3 " "Pin R3" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "M7 " "Pin M7" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "N8 " "Pin N8" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "R12 " "Pin R12" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "N12 " "Pin N12" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "L13 " "Pin L13" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "L15 " "Pin L15" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "B13 " "Pin B13" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "B12 " "Pin B12" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "F9 " "Pin F9" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "B5 " "Pin B5" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "A3 " "Pin A3" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""}  } {  } 2 165059 "Selected device migration path cannot use %1!llu! pins as %2!s! I/Os" 0 0 "Fitter" 0 -1 1742981144685 ""}
{ "Info" "IFCUDA_FCUDA_MIGRATION_PIN_CANNOT_BE_USED_AS" "15 differential transmitter " "Selected device migration path cannot use 15 pins as differential transmitter I/Os" { { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "G2 " "Pin G2" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "K2 " "Pin K2" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "R3 " "Pin R3" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "M7 " "Pin M7" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "N8 " "Pin N8" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "R12 " "Pin R12" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "N12 " "Pin N12" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "P14 " "Pin P14" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "L13 " "Pin L13" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "L15 " "Pin L15" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "B13 " "Pin B13" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "B12 " "Pin B12" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "F9 " "Pin F9" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "B5 " "Pin B5" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "A3 " "Pin A3" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1742981144685 ""}  } {  } 2 165059 "Selected device migration path cannot use %1!llu! pins as %2!s! I/Os" 0 0 "Fitter" 0 -1 1742981144685 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 11023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742981144722 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 11025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742981144722 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 11027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742981144722 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 11029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742981144722 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 11031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742981144722 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1742981144722 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1742981144727 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1742981144844 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742981145815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742981145815 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1742981145815 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1742981145815 ""}
{ "Info" "ISTA_SDC_FOUND" "top.out.sdc " "Reading SDC File: 'top.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1742981145832 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1742981145840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.out.sdc 75 clock clock " "Ignored filter at top.out.sdc(75): clock could not be matched with a clock" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1742981145840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 75 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{csn\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{csn\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742981145841 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1742981145841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 76 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[0\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[0\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742981145841 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1742981145841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 77 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[1\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[1\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742981145841 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1742981145841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 78 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[2\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[2\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742981145841 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1742981145841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 79 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[3\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[3\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742981145842 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1742981145842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 80 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[4\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[4\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742981145842 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1742981145842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 81 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[5\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[5\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742981145842 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1742981145842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 82 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[6\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[6\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742981145842 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1742981145842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 83 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[7\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[7\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742981145842 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1742981145842 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981145894 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981145894 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) rwds (Rise) setup and hold " "From rwds (Fall) to rwds (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981145894 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Rise) pll_clk (Rise) setup and hold " "From rwds (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981145894 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) pll_clk (Rise) setup and hold " "From rwds (Fall) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981145894 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_clk (Rise) pll_clk (Rise) setup and hold " "From pll_clk (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981145894 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_clk (Rise) pll_clk90 (Rise) setup and hold " "From pll_clk (Rise) to pll_clk90 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981145894 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1742981145894 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1742981145915 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742981145916 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742981145916 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742981145916 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000      pll_clk " "   8.000      pll_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742981145916 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    pll_clk90 " "   8.000    pll_clk90" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742981145916 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       refclk " "  20.000       refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742981145916 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000         rwds " "   8.000         rwds" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742981145916 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1742981145916 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742981146204 ""}  } { { "db/pll2_altpll2.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/pll2_altpll2.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742981146204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll2:pll2_inst\|altpll:altpll_component\|pll2_altpll2:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742981146204 ""}  } { { "db/pll2_altpll2.v" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/pll2_altpll2.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742981146204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742981146204 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 3480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742981146204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742981146204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altsource_probe_top:rst_control\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|hold_reg\[1\]~0 " "Destination node altsource_probe_top:rst_control\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|hold_reg\[1\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 804 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 2315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742981146204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_stm:stm_inst\|altsource_probe_top:control_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|hold_reg\[2\]~0 " "Destination node top_stm:stm_inst\|altsource_probe_top:control_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|hold_reg\[2\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 804 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 2593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742981146204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_stm:stm_inst\|altsource_probe_top:ca_input_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|hold_reg\[0\]~0 " "Destination node top_stm:stm_inst\|altsource_probe_top:ca_input_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|hold_reg\[0\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 804 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 2662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742981146204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_stm:stm_inst\|rdreg_stm:rdreg_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|hold_reg\[0\]~0 " "Destination node top_stm:stm_inst\|rdreg_stm:rdreg_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|hold_reg\[0\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 804 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 2671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742981146204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_stm:stm_inst\|rdmem_stm:rdmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|hold_reg\[0\]~0 " "Destination node top_stm:stm_inst\|rdmem_stm:rdmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|hold_reg\[0\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 804 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 2680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742981146204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_stm:stm_inst\|wrmem_stm:wrmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|hold_reg\[0\]~0 " "Destination node top_stm:stm_inst\|wrmem_stm:wrmem_inst\|altsource_probe_top:sp_inst\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|hold_reg\[0\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 804 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 2687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742981146204 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1742981146204 ""}  } { { "sld_hub.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 4505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742981146204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742981146205 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742981146205 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 7913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742981146205 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 4809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742981146205 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1742981146205 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 6901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742981146205 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[0\] LAB_X36_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 42 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[0\] LAB_X36_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 43 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[0\] LAB_X36_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 44 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[0\]~input IOIBUF_X36_Y0_N8 " "Node \"dq\[0\]~input\" is constrained to location IOIBUF_X36_Y0_N8 to improve DDIO timing" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 10997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[0\] PIN T12 " "Node \"dq\[0\]\" is constrained to location PIN T12 to improve DDIO timing" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { dq[0] } } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[0\]" } } } } { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[1\] LAB_X40_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X40_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 42 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[1\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[1\] LAB_X40_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X40_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 43 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[1\] LAB_X40_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X40_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 44 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[1\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[1\]~input IOIBUF_X40_Y0_N15 " "Node \"dq\[1\]~input\" is constrained to location IOIBUF_X40_Y0_N15 to improve DDIO timing" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 10998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[1\] PIN T13 " "Node \"dq\[1\]\" is constrained to location PIN T13 to improve DDIO timing" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { dq[1] } } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[1\]" } } } } { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[2\] LAB_X36_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 42 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[2\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[2\] LAB_X36_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 43 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[2\] LAB_X36_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 44 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[2\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[2\]~input IOIBUF_X36_Y0_N22 " "Node \"dq\[2\]~input\" is constrained to location IOIBUF_X36_Y0_N22 to improve DDIO timing" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 10999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[2\] PIN T11 " "Node \"dq\[2\]\" is constrained to location PIN T11 to improve DDIO timing" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { dq[2] } } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[2\]" } } } } { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[3\] LAB_X34_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 42 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[3\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[3\] LAB_X34_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 43 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[3\] LAB_X34_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 44 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[3\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[3\]~input IOIBUF_X34_Y0_N22 " "Node \"dq\[3\]~input\" is constrained to location IOIBUF_X34_Y0_N22 to improve DDIO timing" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 11000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[3\] PIN R10 " "Node \"dq\[3\]\" is constrained to location PIN R10 to improve DDIO timing" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { dq[3] } } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[3\]" } } } } { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[4\] LAB_X34_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[4\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 42 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[4\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[4\] LAB_X34_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[4\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 43 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[4\] LAB_X34_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[4\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 44 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[4\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[4\]~input IOIBUF_X34_Y0_N15 " "Node \"dq\[4\]~input\" is constrained to location IOIBUF_X34_Y0_N15 to improve DDIO timing" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 11001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[4\] PIN T10 " "Node \"dq\[4\]\" is constrained to location PIN T10 to improve DDIO timing" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { dq[4] } } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[4\]" } } } } { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[5\] LAB_X34_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[5\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 42 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[5\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[5\] LAB_X34_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[5\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 43 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[5\] LAB_X34_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[5\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 44 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[5\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[5\]~input IOIBUF_X34_Y0_N1 " "Node \"dq\[5\]~input\" is constrained to location IOIBUF_X34_Y0_N1 to improve DDIO timing" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 11002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[5\] PIN R11 " "Node \"dq\[5\]\" is constrained to location PIN R11 to improve DDIO timing" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { dq[5] } } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[5\]" } } } } { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[6\] LAB_X36_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[6\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 42 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[6\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[6\] LAB_X36_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[6\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 43 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[6\] LAB_X36_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[6\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 44 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[6\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[6\]~input IOIBUF_X36_Y0_N15 " "Node \"dq\[6\]~input\" is constrained to location IOIBUF_X36_Y0_N15 to improve DDIO timing" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 11003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[6\] PIN R12 " "Node \"dq\[6\]\" is constrained to location PIN R12 to improve DDIO timing" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { dq[6] } } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[6\]" } } } } { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[7\] LAB_X40_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[7\]\" is constrained to location LAB_X40_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 42 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_h\[7\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[7\] LAB_X40_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_cell_l\[7\]\" is constrained to location LAB_X40_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 43 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 1910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[7\] LAB_X40_Y1_N0 " "Node \"iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[7\]\" is constrained to location LAB_X40_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_a4p.tdf" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf" 44 0 0 } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobuf:iobuf_inst\|dq:dq_inst\|altddio_bidir:ALTDDIO_BIDIR_component\|ddio_bidir_a4p:auto_generated\|input_latch_l\[7\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[7\]~input IOIBUF_X40_Y0_N22 " "Node \"dq\[7\]~input\" is constrained to location IOIBUF_X40_Y0_N22 to improve DDIO timing" {  } { { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 11004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "dq\[7\] PIN R13 " "Node \"dq\[7\]\" is constrained to location PIN R13 to improve DDIO timing" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { dq[7] } } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[7\]" } } } } { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1742981146293 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1742981146293 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1742981146892 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742981146908 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742981146909 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742981146927 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742981146967 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1742981146996 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1742981146996 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1742981147013 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1742981147259 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1742981147274 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1742981147274 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1742981147480 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1742981148362 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742981148418 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1742981148449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1742981149483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742981150316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1742981150391 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1742981159312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742981159312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1742981160146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.19 " "Router is attempting to preserve 0.19 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1742981161231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X21_Y0 X31_Y10 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10" {  } { { "loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10"} { { 12 { 0 ""} 21 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1742981163564 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1742981163564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742981166269 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.39 " "Total time spent on timing analysis during the Fitter is 3.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1742981166520 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742981166585 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742981167051 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742981167054 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742981167700 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742981168948 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1742981169811 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone 10 LP " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "refclk 3.3-V LVCMOS M15 " "Pin refclk uses I/O standard 3.3-V LVCMOS at M15" {  } { { "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_pro/23.1std/quartus/bin64/pin_planner.ppl" { refclk } } } { "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_pro/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "refclk" } } } } { "topv3.sv" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742981171812 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1742981171812 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1742981172182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5597 " "Peak virtual memory: 5597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742981173664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 17:26:13 2025 " "Processing ended: Wed Mar 26 17:26:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742981173664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742981173664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742981173664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1742981173664 ""}
