Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Feb 28 10:58:20 2025
| Host         : vader running 64-bit Arch Linux
| Command      : report_utilization -hierarchical -file reports/utilization_hierarchical_place.rpt
| Design       : top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------+---------------------------+------------+------------+---------+------+------+--------+--------+------------+
|         Instance         |           Module          | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+--------------------------+---------------------------+------------+------------+---------+------+------+--------+--------+------------+
| top                      |                     (top) |       5701 |       3327 |    2374 |    0 | 2641 |      0 |      0 |          4 |
|   (top)                  |                     (top) |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|   SOC                    |        Grande_Risco_5_SOC |       5700 |       3326 |    2374 |    0 | 2640 |      0 |      0 |          4 |
|     Memory               |                    Memory |       2176 |        128 |    2048 |    0 |    0 |      0 |      0 |          0 |
|     P1                   |                      LEDs |          8 |          8 |       0 |    0 |   32 |      0 |      0 |          0 |
|     Processor            |             Grande_Risco5 |       3523 |       3197 |     326 |    0 | 2608 |      0 |      0 |          4 |
|       (Processor)        |             Grande_Risco5 |         50 |         50 |       0 |    0 |    0 |      0 |      0 |          0 |
|       Core               |                      Core |       2874 |       2874 |       0 |    0 | 2025 |      0 |      0 |          4 |
|         First_Stage      |                      IFID |        697 |        697 |       0 |    0 |  234 |      0 |      0 |          0 |
|         Fourth_Stage     |                     MEMWB |        118 |        118 |       0 |    0 |   71 |      0 |      0 |          0 |
|         RegisterBank     |                 Registers |        576 |        576 |       0 |    0 |  992 |      0 |      0 |          0 |
|         Second_Stage     |                      IDEX |       1000 |       1000 |       0 |    0 |  430 |      0 |      0 |          4 |
|           (Second_Stage) |                      IDEX |        340 |        340 |       0 |    0 |  164 |      0 |      0 |          0 |
|           Alu            |                       Alu |        144 |        144 |       0 |    0 |    0 |      0 |      0 |          0 |
|           Mdu            |                       MDU |        517 |        517 |       0 |    0 |  266 |      0 |      0 |          4 |
|         Third_Stage      |                     EXMEM |        484 |        484 |       0 |    0 |  298 |      0 |      0 |          0 |
|       DCache             |                    DCache |        281 |        171 |     110 |    0 |  130 |      0 |      0 |          0 |
|       ICache             |                    ICache |        306 |         90 |     216 |    0 |  259 |      0 |      0 |          0 |
|       M1                 | Cache_request_Multiplexer |         18 |         18 |       0 |    0 |  194 |      0 |      0 |          0 |
+--------------------------+---------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


