# 0 "arch/arm64/boot/dts/qcom/sm8750-qrd.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/sm8750-qrd.dts"





/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm64/boot/dts/qcom/sm8750-qrd.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/leds/common.h" 1
# 10 "arch/arm64/boot/dts/qcom/sm8750-qrd.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator.h" 1
# 11 "arch/arm64/boot/dts/qcom/sm8750-qrd.dts" 2
# 1 "arch/arm64/boot/dts/qcom/sm8750.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 7 "arch/arm64/boot/dts/qcom/sm8750.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm8750-gcc.h" 1
# 8 "arch/arm64/boot/dts/qcom/sm8750.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm8750-tcsr.h" 1
# 9 "arch/arm64/boot/dts/qcom/sm8750.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/qcom-gpi.h" 1
# 10 "arch/arm64/boot/dts/qcom/sm8750.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,icc.h" 1
# 11 "arch/arm64/boot/dts/qcom/sm8750.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,sm8750-rpmh.h" 1
# 12 "arch/arm64/boot/dts/qcom/sm8750.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 13 "arch/arm64/boot/dts/qcom/sm8750.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mailbox/qcom-ipcc.h" 1
# 14 "arch/arm64/boot/dts/qcom/sm8750.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom,rpmhpd.h" 1
# 15 "arch/arm64/boot/dts/qcom/sm8750.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 16 "arch/arm64/boot/dts/qcom/sm8750.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,gpr.h" 1
# 17 "arch/arm64/boot/dts/qcom/sm8750.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 18 "arch/arm64/boot/dts/qcom/sm8750.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/sound/qcom,q6dsp-lpass-ports.h" 1
# 19 "arch/arm64/boot/dts/qcom/sm8750.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,oryon";
   reg = <0x0 0x0>;
   enable-method = "psci";
   next-level-cache = <&l2_0>;
   power-domains = <&cpu_pd0>;
   power-domain-names = "psci";

   l2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
   };
  };

  cpu1: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,oryon";
   reg = <0x0 0x100>;
   enable-method = "psci";
   next-level-cache = <&l2_0>;
   power-domains = <&cpu_pd1>;
   power-domain-names = "psci";
  };

  cpu2: cpu@200 {
   device_type = "cpu";
   compatible = "qcom,oryon";
   reg = <0x0 0x200>;
   enable-method = "psci";
   next-level-cache = <&l2_0>;
   power-domains = <&cpu_pd2>;
   power-domain-names = "psci";
  };

  cpu3: cpu@300 {
   device_type = "cpu";
   compatible = "qcom,oryon";
   reg = <0x0 0x300>;
   enable-method = "psci";
   next-level-cache = <&l2_0>;
   power-domains = <&cpu_pd3>;
   power-domain-names = "psci";
  };

  cpu4: cpu@400 {
   device_type = "cpu";
   compatible = "qcom,oryon";
   reg = <0x0 0x400>;
   enable-method = "psci";
   next-level-cache = <&l2_0>;
   power-domains = <&cpu_pd4>;
   power-domain-names = "psci";
  };

  cpu5: cpu@500 {
   device_type = "cpu";
   compatible = "qcom,oryon";
   reg = <0x0 0x500>;
   enable-method = "psci";
   next-level-cache = <&l2_0>;
   power-domains = <&cpu_pd5>;
   power-domain-names = "psci";
  };

  cpu6: cpu@10000 {
   device_type = "cpu";
   compatible = "qcom,oryon";
   reg = <0x0 0x10000>;
   enable-method = "psci";
   next-level-cache = <&l2_1>;
   power-domains = <&cpu_pd6>;
   power-domain-names = "psci";

   l2_1: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
   };
  };

  cpu7: cpu@10100 {
   device_type = "cpu";
   compatible = "qcom,oryon";
   reg = <0x0 0x10100>;
   enable-method = "psci";
   next-level-cache = <&l2_1>;
   power-domains = <&cpu_pd7>;
   power-domain-names = "psci";
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };

    core1 {
     cpu = <&cpu1>;
    };

    core2 {
     cpu = <&cpu2>;
    };

    core3 {
     cpu = <&cpu3>;
    };

    core4 {
     cpu = <&cpu4>;
    };

    core5 {
     cpu = <&cpu5>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&cpu6>;
    };

    core1 {
     cpu = <&cpu7>;
    };
   };
  };

  idle-states {
   entry-method = "psci";

   cluster0_c4: cpu-sleep-0 {
    compatible = "arm,idle-state";
    idle-state-name = "ret";
    arm,psci-suspend-param = <0x00000004>;
    entry-latency-us = <93>;
    exit-latency-us = <129>;
    min-residency-us = <560>;
   };

   cluster1_c4: cpu-sleep-1 {
    compatible = "arm,idle-state";
    idle-state-name = "ret";
    arm,psci-suspend-param = <0x00000004>;
    entry-latency-us = <172>;
    exit-latency-us = <130>;
    min-residency-us = <686>;
   };

  };

  domain-idle-states {
   cluster_cl5: cluster-sleep-0 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x01000054>;
    entry-latency-us = <2150>;
    exit-latency-us = <1983>;
    min-residency-us = <9144>;
   };

   domain_ss3: domain-sleep-0 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x0200c354>;
    entry-latency-us = <2800>;
    exit-latency-us = <4400>;
    min-residency-us = <10150>;
   };
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-sm8750", "qcom,scm";
   interconnects = <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
  };
 };

 clk_virt: interconnect-0 {
  compatible = "qcom,sm8750-clk-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 mc_virt: interconnect-1 {
  compatible = "qcom,sm8750-mc-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 memory@a0000000 {
  device_type = "memory";

  reg = <0x0 0xa0000000 0x0 0x0>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 8>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";

  cpu_pd0: power-domain-cpu0 {
   #power-domain-cells = <0>;
   power-domains = <&cluster0_pd>;
   domain-idle-states = <&cluster0_c4>;
  };

  cpu_pd1: power-domain-cpu1 {
   #power-domain-cells = <0>;
   power-domains = <&cluster0_pd>;
   domain-idle-states = <&cluster0_c4>;
  };

  cpu_pd2: power-domain-cpu2 {
   #power-domain-cells = <0>;
   power-domains = <&cluster0_pd>;
   domain-idle-states = <&cluster0_c4>;
  };

  cpu_pd3: power-domain-cpu3 {
   #power-domain-cells = <0>;
   power-domains = <&cluster0_pd>;
   domain-idle-states = <&cluster0_c4>;
  };

  cpu_pd4: power-domain-cpu4 {
   #power-domain-cells = <0>;
   power-domains = <&cluster0_pd>;
   domain-idle-states = <&cluster0_c4>;
  };

  cpu_pd5: power-domain-cpu5 {
   #power-domain-cells = <0>;
   power-domains = <&cluster0_pd>;
   domain-idle-states = <&cluster0_c4>;
  };

  cpu_pd6: power-domain-cpu6 {
   #power-domain-cells = <0>;
   power-domains = <&cluster1_pd>;
   domain-idle-states = <&cluster1_c4>;
  };

  cpu_pd7: power-domain-cpu7 {
   #power-domain-cells = <0>;
   power-domains = <&cluster1_pd>;
   domain-idle-states = <&cluster1_c4>;
  };

  cluster0_pd: power-domain-cluster0 {
   #power-domain-cells = <0>;
   domain-idle-states = <&cluster_cl5>;
   power-domains = <&system_pd>;
  };

  cluster1_pd: power-domain-cluster1 {
   #power-domain-cells = <0>;
   domain-idle-states = <&cluster_cl5>;
   power-domains = <&system_pd>;
  };

  system_pd: power-domain-system {
   #power-domain-cells = <0>;
   domain-idle-states = <&domain_ss3>;
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  gunyah_hyp_mem: gunyah-hyp@80000000 {
   reg = <0x0 0x80000000 0x0 0xe00000>;
   no-map;
  };

  cpusys_vm_mem: cpusys-vm-mem@80e00000 {
   reg = <0x0 0x80e00000 0x0 0x40000>;
   no-map;
  };

  cpucp_mem: cpucp@81200000 {
   reg = <0x0 0x81200000 0x0 0x200000>;
   no-map;
  };

  xbl_dtlog_mem: xbl-dtlog@81a00000 {
   reg = <0x0 0x81a00000 0x0 0x40000>;
   no-map;
  };

  aop_image_mem: aop-image@81c00000 {
   reg = <0x0 0x81c00000 0x0 0x60000>;
   no-map;
  };

  aop_cmd_db_mem: aop-cmd-db@81c60000 {
   compatible = "qcom,cmd-db";
   reg = <0x0 0x81c60000 0x0 0x20000>;
   no-map;
  };


  aop_tme_uefi_merged_mem: aop-tme-uefi-merged@81c80000 {
   reg = <0x0 0x81c80000 0x0 0x74000>;
   no-map;
  };



  smem_mem: smem@81d00000 {
   compatible = "qcom,smem";
   reg = <0x0 0x81d00000 0x0 0x200000>;
   hwlocks = <&tcsr_mutex 3>;
   no-map;
  };

  pdp_ns_shared_mem: pdp-ns-shared@81f00000 {
   reg = <0x0 0x81f00000 0x0 0x100000>;
   no-map;
  };

  cpucp_scandump_mem: cpucp-scandump@82000000 {
   reg = <0x0 0x82000000 0x0 0x380000>;
   no-map;
  };

  adsp_mhi_mem: adsp-mhi@82380000 {
   reg = <0x0 0x82380000 0x0 0x20000>;
   no-map;
  };

  soccp_sdi_mem: soccp-sdi@823a0000 {
   reg = <0x0 0x823a0000 0x0 0x40000>;
   no-map;
  };

  pmic_minii_dump_mem: pmic-minii-dump@823e0000 {
   reg = <0x0 0x823e0000 0x0 0x80000>;
   no-map;
  };

  pvmfw_mem: pvmfw@824a0000 {
   reg = <0x0 0x824a0000 0x0 0x100000>;
   no-map;
  };

  global_sync_mem: global-sync@82600000 {
   reg = <0x0 0x82600000 0x0 0x100000>;
   no-map;
  };

  tz_stat_mem: tz-stat@82700000 {
   reg = <0x0 0x82700000 0x0 0x100000>;
   no-map;
  };

  qdss_mem: qdss@82800000 {
   reg = <0x0 0x82800000 0x0 0x2000000>;
   no-map;
  };

  dsm_partition_1_mem: dsm-partition-1@84a00000 {
   reg = <0x0 0x84a00000 0x0 0x4900000>;
   no-map;
  };

  dsm_partition_2_mem: dsm-partition-2@89300000 {
   reg = <0x0 0x89300000 0x0 0xa80000>;
   no-map;
  };

  mpss_mem: mpss@8ba00000 {
   reg = <0x0 0x8ba00000 0x0 0xf600000>;
   no-map;
  };

  q6_mpss_dtb_mem: q6-mpss-dtb@9b000000 {
   reg = <0x0 0x9b000000 0x0 0x80000>;
   no-map;
  };

  ipa_fw_mem: ipa-fw@9b080000 {
   reg = <0x0 0x9b080000 0x0 0x10000>;
   no-map;
  };

  ipa_gsi_mem: ipa-gsi@9b090000 {
   reg = <0x0 0x9b090000 0x0 0xa000>;
   no-map;
  };

  gpu_micro_code_mem: gpu-micro-code@9b09a000 {
   reg = <0x0 0x9b09a000 0x0 0x2000>;
   no-map;
  };

  spss_region_mem: spss@9b0a0000 {
   reg = <0x0 0x9b0a0000 0x0 0x1e0000>;
   no-map;
  };


  spu_tz_shared_mem: spu-tz-shared@9b280000 {
   reg = <0x0 0x9b280000 0x0 0x40000>;
   no-map;
  };


  spu_modem_shared_mem: spu-modem-shared@9b2c0000 {
   reg = <0x0 0x9b2c0000 0x0 0x40000>;
   no-map;
  };

  camera_mem: camera@9b300000 {
   reg = <0x0 0x9b300000 0x0 0x800000>;
   no-map;
  };

  camera_2_mem: camera-2@9bb00000 {
   reg = <0x0 0x9bb00000 0x0 0x800000>;
   no-map;
  };

  video_mem: video@9c300000 {
   reg = <0x0 0x9c300000 0x0 0x800000>;
   no-map;
  };

  cvp_mem: cvp@9cb00000 {
   reg = <0x0 0x9cb00000 0x0 0x700000>;
   no-map;
  };

  cdsp_mem: cdsp@9d200000 {
   reg = <0x0 0x9d200000 0x0 0x1900000>;
   no-map;
  };

  q6_cdsp_dtb_mem: q6-cdsp-dtb@9eb00000 {
   reg = <0x0 0x9eb00000 0x0 0x80000>;
   no-map;
  };

  soccp_mem: soccp@9ec00000 {
   reg = <0x0 0x9ec00000 0x0 0x180000>;
   no-map;
  };

  q6_adsp_dtb_mem: q6-adsp-dtb@9ed80000 {
   reg = <0x0 0x9ed80000 0x0 0x80000>;
   no-map;
  };

  adspslpi_mem: adspslpi@9ee00000 {
   reg = <0x0 0x9ee00000 0x0 0x3a80000>;
   no-map;
  };

  xbl_ramdump_mem: xbl-ramdump@b8000000 {
   reg = <0x0 0xb8000000 0x0 0x1c0000>;
   no-map;
  };

  hwfence_shbuf: hwfence-shbuf@d4e23000 {
   no-map;
   reg = <0x0 0xd4e23000 0x0 0x2dd000>;
  };


  tz_merged_mem: tz-merged@d8000000 {
   reg = <0x0 0xd8000000 0x0 0x600000>;
   no-map;
  };

  trust_ui_vm_mem: trust-ui-vm@f3800000 {
   reg = <0x0 0xf3800000 0x0 0x4400000>;
   no-map;
  };

  oem_vm_mem: oem-vm@f7c00000 {
   reg = <0x0 0xf7c00000 0x0 0x4c00000>;
   no-map;
  };

  llcc_lpi_mem: llcc-lpi@ff800000 {
   reg = <0x0 0xff800000 0x0 0x800000>;
   no-map;
  };
 };

 smp2p-adsp {
  compatible = "qcom,smp2p";

  interrupts-extended = <&ipcc 3
          2
          1>;

  mboxes = <&ipcc 3
    2>;

  qcom,smem = <443>, <429>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  smp2p_adsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_adsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-cdsp {
  compatible = "qcom,smp2p";

  interrupts-extended = <&ipcc 6
          2
          1>;

  mboxes = <&ipcc 6
    2>;

  qcom,smem = <94>, <432>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  smp2p_cdsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_cdsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-modem {
  compatible = "qcom,smp2p";

  interrupts-extended = <&ipcc 2
          2
          1>;

  mboxes = <&ipcc 2
    2>;

  qcom,smem = <435>, <428>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  smp2p_modem_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_modem_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  ipa_smp2p_out: ipa-ap-to-modem {
   qcom,entry-name = "ipa";
   #qcom,smem-state-cells = <1>;
  };

  ipa_smp2p_in: ipa-modem-to-ap {
   qcom,entry-name = "ipa";
   interrupt-controller;
   #interrupt-cells = <2>;
  };


 };

 soc: soc@0 {
  compatible = "simple-bus";

  #address-cells = <2>;
  #size-cells = <2>;
  dma-ranges = <0 0 0 0 0x10 0>;
  ranges = <0 0 0 0 0x10 0>;

  gcc: clock-controller@100000 {
   compatible = "qcom,sm8750-gcc";
   reg = <0x0 0x00100000 0x0 0x1f4200>;

   clocks = <&bi_tcxo_div2>,
     <0>,
     <&sleep_clk>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>;

   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  ipcc: mailbox@406000 {
   compatible = "qcom,sm8750-ipcc", "qcom,ipcc";
   reg = <0x0 0x00406000 0x0 0x1000>;

   interrupts = <0 229 4>;
   interrupt-controller;
   #interrupt-cells = <3>;

   #mbox-cells = <2>;
  };

  gpi_dma2: dma-controller@800000 {
   compatible = "qcom,sm8750-gpi-dma", "qcom,sm6350-gpi-dma";
   reg = <0x0 0x00800000 0x0 0x60000>;

   interrupts = <0 588 4>,
         <0 589 4>,
         <0 590 4>,
         <0 591 4>,
         <0 592 4>,
         <0 593 4>,
         <0 594 4>,
         <0 595 4>,
         <0 596 4>,
         <0 597 4>,
         <0 598 4>,
         <0 599 4>;

   dma-channels = <12>;
   dma-channel-mask = <0x1e>;
   #dma-cells = <3>;

   iommus = <&apps_smmu 0x436 0x0>;

   status = "disabled";
  };

  qupv3_2: geniqup@8c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x008c0000 0x0 0x2000>;

   clocks = <&gcc 129>,
     <&gcc 130>;
   clock-names = "m-ahb",
          "s-ahb";

   iommus = <&apps_smmu 0x423 0x0>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   i2c8: i2c@880000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00880000 0x0 0x4000>;

    interrupts = <0 373 4>;

    clocks = <&gcc 109>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 20 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma2 0 0 3>,
           <&gpi_dma2 1 0 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c8_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi8: spi@880000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00880000 0x0 0x4000>;

    interrupts = <0 373 4>;

    clocks = <&gcc 109>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 20 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma2 0 0 1>,
           <&gpi_dma2 1 0 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi8_data_clk>, <&qup_spi8_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c9: i2c@884000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00884000 0x0 0x4000>;

    interrupts = <0 583 4>;

    clocks = <&gcc 111>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 20 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma2 0 1 3>,
           <&gpi_dma2 1 1 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c9_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi9: spi@884000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00884000 0x0 0x4000>;

    interrupts = <0 583 4>;

    clocks = <&gcc 111>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 20 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma2 0 1 1>,
           <&gpi_dma2 1 1 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi9_data_clk>, <&qup_spi9_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c10: i2c@888000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00888000 0x0 0x4000>;

    interrupts = <0 584 4>;

    clocks = <&gcc 113>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 20 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma2 0 2 3>,
           <&gpi_dma2 1 2 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c10_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi10: spi@888000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00888000 0x0 0x4000>;

    interrupts = <0 584 4>;

    clocks = <&gcc 113>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 20 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma2 0 2 1>,
           <&gpi_dma2 1 2 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi10_data_clk>, <&qup_spi10_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c11: i2c@88c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x0088c000 0x0 0x4000>;

    interrupts = <0 585 4>;

    clocks = <&gcc 115>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 20 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma2 0 3 3>,
           <&gpi_dma2 1 3 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c11_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi11: spi@88c000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x0088c000 0x0 0x4000>;

    interrupts = <0 585 4>;

    clocks = <&gcc 115>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 20 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma2 0 3 1>,
           <&gpi_dma2 1 3 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi11_data_clk>, <&qup_spi11_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c12: i2c@890000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00890000 0x0 0x4000>;

    interrupts = <0 586 4>;

    clocks = <&gcc 117>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 20 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma2 0 4 3>,
           <&gpi_dma2 1 4 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c12_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi12: spi@890000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00890000 0x0 0x4000>;

    interrupts = <0 586 4>;

    clocks = <&gcc 117>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 20 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma2 0 4 1>,
           <&gpi_dma2 1 4 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi12_data_clk>, <&qup_spi12_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c13: i2c@894000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00894000 0x0 0x4000>;

    interrupts = <0 587 4>;

    clocks = <&gcc 119>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 20 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma2 0 5 3>,
           <&gpi_dma2 1 5 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c13_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi13: spi@894000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00894000 0x0 0x4000>;

    interrupts = <0 587 4>;

    clocks = <&gcc 119>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 20 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma2 0 5 1>,
           <&gpi_dma2 1 5 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi13_data_clk>, <&qup_spi13_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   uart14: serial@898000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0x00898000 0x0 0x4000>;

    interrupts = <0 461 4>;

    clocks = <&gcc 121>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 20 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";

    pinctrl-0 = <&qup_uart14_default>;
    pinctrl-names = "default";

    status = "disabled";
   };

   i2c15: i2c@89c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x0089c000 0x0 0x4000>;

    interrupts = <0 462 4>;

    clocks = <&gcc 123>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 20 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma2 0 7 3>,
           <&gpi_dma2 1 7 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c15_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi15: spi@89c000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x0089c000 0x0 0x4000>;

    interrupts = <0 462 4>;

    clocks = <&gcc 123>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 20 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma2 0 7 1>,
           <&gpi_dma2 1 7 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi15_data_clk>, <&qup_spi15_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };
  };

  i2c_master_hub_0: geniqup@9c0000 {
   compatible = "qcom,geni-se-i2c-master-hub";
   reg = <0x0 0x009c0000 0x0 0x2000>;

   clocks = <&gcc 83>;
   clock-names = "s-ahb";

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   i2c_hub_0: i2c@980000 {
    compatible = "qcom,geni-i2c-master-hub";
    reg = <0x0 0x00980000 0x0 0x4000>;

    interrupts = <0 464 4>;

    clocks = <&gcc 63>,
      <&gcc 62>;
    clock-names = "se",
           "core";

    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 9 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";

    pinctrl-0 = <&hub_i2c0_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c_hub_1: i2c@984000 {
    compatible = "qcom,geni-i2c-master-hub";
    reg = <0x0 0x00984000 0x0 0x4000>;

    interrupts = <0 465 4>;

    clocks = <&gcc 65>,
      <&gcc 62>;
    clock-names = "se",
           "core";

    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 9 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";

    pinctrl-0 = <&hub_i2c1_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c_hub_2: i2c@988000 {
    compatible = "qcom,geni-i2c-master-hub";
    reg = <0x0 0x00988000 0x0 0x4000>;

    interrupts = <0 466 4>;

    clocks = <&gcc 67>,
      <&gcc 62>;
    clock-names = "se",
           "core";

    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 9 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";

    pinctrl-0 = <&hub_i2c2_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c_hub_3: i2c@98c000 {
    compatible = "qcom,geni-i2c-master-hub";
    reg = <0x0 0x0098c000 0x0 0x4000>;

    interrupts = <0 467 4>;

    clocks = <&gcc 69>,
      <&gcc 62>;
    clock-names = "se",
           "core";

    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 9 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";

    pinctrl-0 = <&hub_i2c3_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c_hub_4: i2c@990000 {
    compatible = "qcom,geni-i2c-master-hub";
    reg = <0x0 0x00990000 0x0 0x4000>;

    interrupts = <0 468 4>;

    clocks = <&gcc 71>,
      <&gcc 62>;
    clock-names = "se",
           "core";

    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 9 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";

    pinctrl-0 = <&hub_i2c4_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c_hub_5: i2c@994000 {
    compatible = "qcom,geni-i2c-master-hub";
    reg = <0x0 0x00994000 0x0 0x4000>;

    interrupts = <0 469 4>;

    clocks = <&gcc 73>,
      <&gcc 62>;
    clock-names = "se",
           "core";

    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 9 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";

    pinctrl-0 = <&hub_i2c5_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c_hub_6: i2c@998000 {
    compatible = "qcom,geni-i2c-master-hub";
    reg = <0x0 0x00998000 0x0 0x4000>;

    interrupts = <0 470 4>;

    clocks = <&gcc 75>,
      <&gcc 62>;
    clock-names = "se",
           "core";

    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 9 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";

    pinctrl-0 = <&hub_i2c6_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c_hub_7: i2c@99c000 {
    compatible = "qcom,geni-i2c-master-hub";
    reg = <0x0 0x0099c000 0x0 0x4000>;

    interrupts = <0 471 4>;

    clocks = <&gcc 77>,
      <&gcc 62>;
    clock-names = "se",
           "core";

    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 9 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";

    pinctrl-0 = <&hub_i2c7_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c_hub_8: i2c@9a0000 {
    compatible = "qcom,geni-i2c-master-hub";
    reg = <0x0 0x009a0000 0x0 0x4000>;

    interrupts = <0 472 4>;

    clocks = <&gcc 79>,
      <&gcc 62>;
    clock-names = "se",
           "core";

    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 9 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";

    pinctrl-0 = <&hub_i2c8_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c_hub_9: i2c@9a4000 {
    compatible = "qcom,geni-i2c-master-hub";
    reg = <0x0 0x009a4000 0x0 0x4000>;

    interrupts = <0 473 4>;

    clocks = <&gcc 81>,
      <&gcc 62>;
    clock-names = "se",
           "core";

    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 9 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";

    pinctrl-0 = <&hub_i2c9_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };
  };

  gpi_dma1: dma-controller@a00000 {
   compatible = "qcom,sm8750-gpi-dma", "qcom,sm6350-gpi-dma";
   reg = <0x0 0x00a00000 0x0 0x60000>;

   interrupts = <0 279 4>,
         <0 280 4>,
         <0 281 4>,
         <0 282 4>,
         <0 283 4>,
         <0 284 4>,
         <0 293 4>,
         <0 294 4>,
         <0 295 4>,
         <0 296 4>,
         <0 297 4>,
         <0 298 4>;

   dma-channels = <12>;
   dma-channel-mask = <0x1e>;
   #dma-cells = <3>;

   iommus = <&apps_smmu 0xb6 0x0>;

   status = "disabled";
  };

  qupv3_1: geniqup@ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x00ac0000 0x0 0x2000>;

   clocks = <&gcc 125>,
     <&gcc 126>;
   clock-names = "m-ahb",
          "s-ahb";

   iommus = <&apps_smmu 0xa3 0x0>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   i2c0: i2c@a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00a80000 0x0 0x4000>;

    interrupts = <0 353 4>;

    clocks = <&gcc 88>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 19 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma1 0 0 3>,
           <&gpi_dma1 1 0 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c0_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi0: spi@a80000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00a80000 0x0 0x4000>;

    interrupts = <0 353 4>;

    clocks = <&gcc 88>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 19 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma1 0 0 1>,
           <&gpi_dma1 1 0 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi0_data_clk>, <&qup_spi0_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c1: i2c@a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00a84000 0x0 0x4000>;

    interrupts = <0 354 4>;

    clocks = <&gcc 90>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 19 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma1 0 1 3>,
           <&gpi_dma1 1 1 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c1_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi1: spi@a84000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00a84000 0x0 0x4000>;

    interrupts = <0 354 4>;

    clocks = <&gcc 90>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 19 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma1 0 1 1>,
           <&gpi_dma1 1 1 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi1_data_clk>, <&qup_spi1_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c2: i2c@a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00a88000 0x0 0x4000>;

    interrupts = <0 355 4>;

    clocks = <&gcc 92>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 19 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma1 0 2 3>,
           <&gpi_dma1 1 2 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c2_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi2: spi@a88000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00a88000 0x0 0x4000>;

    interrupts = <0 355 4>;

    clocks = <&gcc 92>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 19 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma1 0 2 1>,
           <&gpi_dma1 1 2 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi2_data_clk>, <&qup_spi2_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c3: i2c@a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00a8c000 0x0 0x4000>;

    interrupts = <0 356 4>;

    clocks = <&gcc 94>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 19 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma1 0 3 3>,
           <&gpi_dma1 1 3 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c3_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi3: spi@a8c000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00a8c000 0x0 0x4000>;

    interrupts = <0 356 4>;

    clocks = <&gcc 94>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 19 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma1 0 3 1>,
           <&gpi_dma1 1 3 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi3_data_clk>, <&qup_spi3_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c4: i2c@a90000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00a90000 0x0 0x4000>;

    interrupts = <0 357 4>;

    clocks = <&gcc 96>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 19 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma1 0 4 3>,
           <&gpi_dma1 1 4 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c4_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi4: spi@a90000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00a90000 0x0 0x4000>;

    interrupts = <0 357 4>;

    clocks = <&gcc 96>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 19 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma1 0 4 1>,
           <&gpi_dma1 1 4 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi4_data_clk>, <&qup_spi4_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c5: i2c@a94000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00a94000 0x0 0x4000>;

    interrupts = <0 358 4>;

    clocks = <&gcc 98>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 19 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma1 0 5 3>,
           <&gpi_dma1 1 5 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c5_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi5: spi@a94000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00a94000 0x0 0x4000>;

    interrupts = <0 358 4>;

    clocks = <&gcc 98>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 19 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma1 0 5 1>,
           <&gpi_dma1 1 5 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi5_data_clk>, <&qup_spi5_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c6: i2c@a98000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00a98000 0x0 0x4000>;

    interrupts = <0 363 4>;

    clocks = <&gcc 100>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 19 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma1 0 6 3>,
           <&gpi_dma1 1 6 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c6_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi6: spi@a98000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00a98000 0x0 0x4000>;

    interrupts = <0 363 4>;

    clocks = <&gcc 100>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 19 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    dmas = <&gpi_dma1 0 6 1>,
           <&gpi_dma1 1 6 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi6_data_clk>, <&qup_spi6_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   uart7: serial@a9c000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0x0 0x00a9c000 0x0 0x4000>;

    interrupts = <0 579 4>;

    clocks = <&gcc 102>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 19 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";


    pinctrl-0 = <&qup_uart7_default>;
    pinctrl-names = "default";

    status = "disabled";
   };
  };

  rng: rng@10c3000 {
   compatible = "qcom,sm8750-trng", "qcom,trng";
   reg = <0x0 0x010c3000 0x0 0x1000>;
  };

  cnoc_main: interconnect@1500000 {
   compatible = "qcom,sm8750-cnoc-main";
   reg = <0x0 0x01500000 0x0 0x16080>;
   qcom,bcm-voters = <&apps_bcm_voter>;
   #interconnect-cells = <2>;
  };

  config_noc: interconnect@1600000 {
   compatible = "qcom,sm8750-config-noc";
   reg = <0x0 0x01600000 0x0 0x6200>;
   qcom,bcm-voters = <&apps_bcm_voter>;
   #interconnect-cells = <2>;
  };

  system_noc: interconnect@1680000 {
   compatible = "qcom,sm8750-system-noc";
   reg = <0x0 0x01680000 0x0 0x1d080>;
   qcom,bcm-voters = <&apps_bcm_voter>;
   #interconnect-cells = <2>;
  };

  pcie_noc: interconnect@16c0000 {
   compatible = "qcom,sm8750-pcie-anoc";
   reg = <0x0 0x016c0000 0x0 0x11400>;
   qcom,bcm-voters = <&apps_bcm_voter>;
   #interconnect-cells = <2>;
   clocks = <&gcc 1>,
     <&gcc 3>;

  };

  aggre1_noc: interconnect@16e0000 {
   compatible = "qcom,sm8750-aggre1-noc";
   reg = <0x0 0x016e0000 0x0 0x16400>;
   qcom,bcm-voters = <&apps_bcm_voter>;
   #interconnect-cells = <2>;
   clocks = <&gcc 1>,
     <&gcc 3>;

  };

  aggre2_noc: interconnect@1700000 {
   compatible = "qcom,sm8750-aggre2-noc";
   reg = <0x0 0x01700000 0x0 0x1f400>;
   qcom,bcm-voters = <&apps_bcm_voter>;
   #interconnect-cells = <2>;
   clocks = <&rpmhcc 12>;
  };

  mmss_noc: interconnect@1780000 {
   compatible = "qcom,sm8750-mmss-noc";
   reg = <0x0 0x01780000 0x0 0x5b800>;
   qcom,bcm-voters = <&apps_bcm_voter>;
   #interconnect-cells = <2>;
  };

  ice: crypto@1d88000 {
   compatible = "qcom,sm8750-inline-crypto-engine",
         "qcom,inline-crypto-engine";
   reg = <0x0 0x01d88000 0x0 0x18000>;

   clocks = <&gcc 141>;
  };

  cryptobam: dma-controller@1dc4000 {
   compatible = "qcom,bam-v1.7.4", "qcom,bam-v1.7.0";
   reg = <0x0 0x01dc4000 0x0 0x28000>;

   interrupts = <0 272 4>;

   #dma-cells = <1>;

   iommus = <&apps_smmu 0x480 0>,
     <&apps_smmu 0x481 0>;

   qcom,ee = <0>;
   qcom,controlled-remotely;
  };

  crypto: crypto@1dfa000 {
   compatible = "qcom,sm8750-qce", "qcom,sm8150-qce", "qcom,qce";
   reg = <0x0 0x01dfa000 0x0 0x6000>;

   interconnects = <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
   interconnect-names = "memory";

   dmas = <&cryptobam 4>, <&cryptobam 5>;
   dma-names = "rx", "tx";

   iommus = <&apps_smmu 0x480 0>,
     <&apps_smmu 0x481 0>;
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x0 0x01f40000 0x0 0x20000>;
   #hwlock-cells = <1>;
  };

  remoteproc_mpss: remoteproc@4080000 {
   compatible = "qcom,sm8750-mpss-pas";
   reg = <0x0 0x04080000 0x0 0x10000>;

   interrupts-extended = <&intc 0 264 1>,
           <&smp2p_modem_in 0 1>,
           <&smp2p_modem_in 1 1>,
           <&smp2p_modem_in 2 1>,
           <&smp2p_modem_in 3 1>,
           <&smp2p_modem_in 7 1>;
   interrupt-names = "wdog",
       "fatal",
       "ready",
       "handover",
       "stop-ack",
       "shutdown-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   interconnects = <&mc_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;

   power-domains = <&rpmhpd 0>,
     <&rpmhpd 12>;
   power-domain-names = "cx",
          "mss";

   memory-region = <&mpss_mem>, <&q6_mpss_dtb_mem>,
     <&dsm_partition_1_mem>,
     <&dsm_partition_2_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_modem_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 2
            0
            1>;

    mboxes = <&ipcc 2
      0>;

    qcom,remote-pid = <1>;

    label = "mpss";
   };
  };

  remoteproc_adsp: remoteproc@6800000 {
   compatible = "qcom,sm8750-adsp-pas", "qcom,sm8550-adsp-pas";
   reg = <0x0 0x06800000 0x0 0x10000>;

   interrupts-extended = <&pdc 6 1>,
           <&smp2p_adsp_in 0 1>,
           <&smp2p_adsp_in 1 1>,
           <&smp2p_adsp_in 2 1>,
           <&smp2p_adsp_in 3 1>,
           <&smp2p_adsp_in 7 1>;
   interrupt-names = "wdog",
       "fatal",
       "ready",
       "handover",
       "stop-ack",
       "shutdown-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   interconnects = <&lpass_lpicx_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;

   power-domains = <&rpmhpd 4>,
     <&rpmhpd 5>;
   power-domain-names = "lcx",
          "lmx";

   memory-region = <&adspslpi_mem>, <&q6_adsp_dtb_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_adsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   remoteproc_adsp_glink: glink-edge {
    interrupts-extended = <&ipcc 3
            0
            1>;
    mboxes = <&ipcc 3
      0>;
    qcom,remote-pid = <2>;
    label = "lpass";

    gpr {
     compatible = "qcom,gpr";
     qcom,glink-channels = "adsp_apps";
     qcom,domain = <2>;
     qcom,intents = <512 20>;
     #address-cells = <1>;
     #size-cells = <0>;

     q6apm: service@1 {
      compatible = "qcom,q6apm";
      reg = <1>;
      #sound-dai-cells = <0>;
      qcom,protection-domain = "avs/audio",
          "msm/adsp/audio_pd";

      q6apmbedai: bedais {
       compatible = "qcom,q6apm-lpass-dais";
       #sound-dai-cells = <1>;
      };

      q6apmdai: dais {
       compatible = "qcom,q6apm-dais";
       iommus = <&apps_smmu 0x1001 0x80>,
         <&apps_smmu 0x1041 0x20>;
      };
     };

     q6prm: service@2 {
      compatible = "qcom,q6prm";
      reg = <2>;
      qcom,protection-domain = "avs/audio",
          "msm/adsp/audio_pd";

      q6prmcc: clock-controller {
       compatible = "qcom,q6prm-lpass-clocks";
       #clock-cells = <2>;
      };
     };
    };
   };
  };

  lpass_wsa2macro: codec@6aa0000 {
   compatible = "qcom,sm8750-lpass-wsa-macro", "qcom,sm8550-lpass-wsa-macro";
   reg = <0x0 0x06aa0000 0x0 0x1000>;
   clocks = <&q6prmcc 68 0x1>,
     <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>,
     <&lpass_vamacro>;
   clock-names = "mclk",
          "macro",
          "dcodec",
          "fsgen";

   #clock-cells = <0>;
   clock-output-names = "wsa2-mclk";
   #sound-dai-cells = <1>;
  };

  lpass_rxmacro: codec@6ac0000 {
   compatible = "qcom,sm8750-lpass-rx-macro", "qcom,sm8550-lpass-rx-macro";
   reg = <0x0 0x06ac0000 0x0 0x1000>;
   clocks = <&q6prmcc 64 0x1>,
     <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>,
     <&lpass_vamacro>;
   clock-names = "mclk",
          "macro",
          "dcodec",
          "fsgen";

   #clock-cells = <0>;
   clock-output-names = "mclk";
   #sound-dai-cells = <1>;
  };

  lpass_txmacro: codec@6ae0000 {
   compatible = "qcom,sm8750-lpass-tx-macro", "qcom,sm8550-lpass-tx-macro";
   reg = <0x0 0x06ae0000 0x0 0x1000>;
   clocks = <&q6prmcc 57 0x1>,
     <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>,
     <&lpass_vamacro>;
   clock-names = "mclk",
          "macro",
          "dcodec",
          "fsgen";

   #clock-cells = <0>;
   clock-output-names = "mclk";
   #sound-dai-cells = <1>;
  };

  lpass_wsamacro: codec@6b00000 {
   compatible = "qcom,sm8750-lpass-wsa-macro", "qcom,sm8550-lpass-wsa-macro";
   reg = <0x0 0x06b00000 0x0 0x1000>;
   clocks = <&q6prmcc 66 0x1>,
     <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>,
     <&lpass_vamacro>;
   clock-names = "mclk",
          "macro",
          "dcodec",
          "fsgen";

   #clock-cells = <0>;
   clock-output-names = "mclk";
   #sound-dai-cells = <1>;
  };

  lpass_ag_noc: interconnect@7e40000 {
   compatible = "qcom,sm8750-lpass-ag-noc";
   reg = <0x0 0x07e40000 0x0 0xe080>;
   qcom,bcm-voters = <&apps_bcm_voter>;
   #interconnect-cells = <2>;
  };

  lpass_lpiaon_noc: interconnect@7400000 {
   compatible = "qcom,sm8750-lpass-lpiaon-noc";
   reg = <0x0 0x07400000 0x0 0x19080>;
   qcom,bcm-voters = <&apps_bcm_voter>;
   #interconnect-cells = <2>;
  };

  lpass_lpicx_noc: interconnect@7420000 {
   compatible = "qcom,sm8750-lpass-lpicx-noc";
   reg = <0x0 0x07420000 0x0 0x44080>;
   qcom,bcm-voters = <&apps_bcm_voter>;
   #interconnect-cells = <2>;
  };

  lpass_vamacro: codec@7660000 {
   compatible = "qcom,sm8750-lpass-va-macro", "qcom,sm8550-lpass-va-macro";
   reg = <0x0 0x07660000 0x0 0x2000>;
   clocks = <&q6prmcc 57 0x1>,
     <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>;
   clock-names = "mclk",
          "macro",
          "dcodec";

   #clock-cells = <0>;
   clock-output-names = "fsgen";
   #sound-dai-cells = <1>;
  };

  lpass_tlmm: pinctrl@7760000 {
   compatible = "qcom,sm8750-lpass-lpi-pinctrl",
         "qcom,sm8650-lpass-lpi-pinctrl";
   reg = <0x0 0x07760000 0x0 0x20000>;

   clocks = <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>;
   clock-names = "core", "audio";

   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&lpass_tlmm 0 0 23>;

   tx_swr_active: tx-swr-active-state {
    clk-pins {
     pins = "gpio0";
     function = "swr_tx_clk";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-disable;
    };

    data-pins {
     pins = "gpio1", "gpio2", "gpio14";
     function = "swr_tx_data";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-bus-hold;
    };
   };

   rx_swr_active: rx-swr-active-state {
    clk-pins {
     pins = "gpio3";
     function = "swr_rx_clk";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-disable;
    };

    data-pins {
     pins = "gpio4", "gpio5";
     function = "swr_rx_data";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-bus-hold;
    };
   };

   dmic01_default: dmic01-default-state {
    clk-pins {
     pins = "gpio6";
     function = "dmic1_clk";
     drive-strength = <8>;
     output-high;
    };

    data-pins {
     pins = "gpio7";
     function = "dmic1_data";
     drive-strength = <8>;
     input-enable;
    };
   };

   dmic23_default: dmic23-default-state {
    clk-pins {
     pins = "gpio8";
     function = "dmic2_clk";
     drive-strength = <8>;
     output-high;
    };

    data-pins {
     pins = "gpio9";
     function = "dmic2_data";
     drive-strength = <8>;
     input-enable;
    };
   };

   wsa_swr_active: wsa-swr-active-state {
    clk-pins {
     pins = "gpio10";
     function = "wsa_swr_clk";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-disable;
    };

    data-pins {
     pins = "gpio11";
     function = "wsa_swr_data";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-bus-hold;
    };
   };

   wsa2_swr_active: wsa2-swr-active-state {
    clk-pins {
     pins = "gpio15";
     function = "wsa2_swr_clk";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-disable;
    };

    data-pins {
     pins = "gpio16";
     function = "wsa2_swr_data";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-bus-hold;
    };
   };
  };

  pdc: interrupt-controller@b220000 {
   compatible = "qcom,sm8750-pdc", "qcom,pdc";
   reg = <0x0 0x0b220000 0x0 0x10000>, <0x0 0x164400f0 0x0 0x64>;

   qcom,pdc-ranges = <0 745 51>, <51 527 47>,
       <98 609 32>, <130 717 12>,
       <142 251 5>, <147 796 16>;
   #interrupt-cells = <2>;
   interrupt-parent = <&intc>;
   interrupt-controller;
  };

  aoss_qmp: power-management@c300000 {
   compatible = "qcom,sm8750-aoss-qmp", "qcom,aoss-qmp";
   reg = <0x0 0x0c300000 0x0 0x400>;

   interrupt-parent = <&ipcc>;
   interrupts-extended = <&ipcc 0 0
           1>;

   mboxes = <&ipcc 0 0>;

   #clock-cells = <0>;
  };

  sram@c3f0000 {
   compatible = "qcom,rpmh-stats";
   reg = <0x0 0x0c3f0000 0x0 0x400>;
  };

  spmi_bus: spmi@c400000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0 0x0c400000 0x0 0x3000>,
         <0x0 0x0c500000 0x0 0x400000>,
         <0x0 0x0c440000 0x0 0x80000>,
         <0x0 0x0c4c0000 0x0 0x10000>,
         <0x0 0x0c42d000 0x0 0x4000>;
   reg-names = "core",
        "chnls",
        "obsrvr",
        "intr",
        "cnfg";

   interrupts-extended = <&pdc 1 4>;
   interrupt-names = "periph_irq";

   qcom,ee = <0>;
   qcom,channel = <0>;
   qcom,bus-id = <0>;

   interrupt-controller;
   #interrupt-cells = <4>;

   #address-cells = <2>;
   #size-cells = <0>;
  };

  tlmm: pinctrl@f100000 {
   compatible = "qcom,sm8750-tlmm";
   reg = <0x0 0x0f100000 0x0 0x102000>;

   interrupts = <0 208 4>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;

   gpio-ranges = <&tlmm 0 0 216>;
   wakeup-parent = <&pdc>;

   hub_i2c0_data_clk: hub-i2c0-data-clk-state {

    pins = "gpio64", "gpio65";
    function = "i2chub0_se0";
    drive-strength = <2>;
    bias-pull-up;
   };

   hub_i2c1_data_clk: hub-i2c1-data-clk-state {

    pins = "gpio66", "gpio67";
    function = "i2chub0_se1";
    drive-strength = <2>;
    bias-pull-up;
   };

   hub_i2c2_data_clk: hub-i2c2-data-clk-state {

    pins = "gpio68", "gpio69";
    function = "i2chub0_se2";
    drive-strength = <2>;
    bias-pull-up;
   };

   hub_i2c3_data_clk: hub-i2c3-data-clk-state {

    pins = "gpio70", "gpio71";
    function = "i2chub0_se3";
    drive-strength = <2>;
    bias-pull-up;
   };

   hub_i2c4_data_clk: hub-i2c4-data-clk-state {

    pins = "gpio72", "gpio73";
    function = "i2chub0_se4";
    drive-strength = <2>;
    bias-pull-up;
   };

   hub_i2c5_data_clk: hub-i2c5-data-clk-state {

    pins = "gpio74", "gpio75";
    function = "i2chub0_se5";
    drive-strength = <2>;
    bias-pull-up;
   };

   hub_i2c6_data_clk: hub-i2c6-data-clk-state {

    pins = "gpio76", "gpio77";
    function = "i2chub0_se6";
    drive-strength = <2>;
    bias-pull-up;
   };

   hub_i2c7_data_clk: hub-i2c7-data-clk-state {

    pins = "gpio82", "gpio83";
    function = "i2chub0_se7";
    drive-strength = <2>;
    bias-pull-up;
   };

   hub_i2c8_data_clk: hub-i2c8-data-clk-state {

    pins = "gpio206", "gpio207";
    function = "i2chub0_se8";
    drive-strength = <2>;
    bias-pull-up;
   };

   hub_i2c9_data_clk: hub-i2c9-data-clk-state {

    pins = "gpio80", "gpio81";
    function = "i2chub0_se9";
    drive-strength = <2>;
    bias-pull-up;
   };

   pcie0_default_state: pcie0-default-state {
    perst-pins {
     pins = "gpio102";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-down;
    };

    clkreq-pins {
     pins = "gpio103";
     function = "pcie0_clk_req_n";
     drive-strength = <2>;
     bias-pull-up;
    };

    wake-pins {
     pins = "gpio104";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qup_i2c0_data_clk: qup-i2c0-data-clk-state {

    pins = "gpio32", "gpio33";
    function = "qup1_se0";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c1_data_clk: qup-i2c1-data-clk-state {

    pins = "gpio36", "gpio37";
    function = "qup1_se1";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c2_data_clk: qup-i2c2-data-clk-state {

    pins = "gpio40", "gpio41";
    function = "qup1_se2";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c3_data_clk: qup-i2c3-data-clk-state {

    pins = "gpio44", "gpio45";
    function = "qup1_se3";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c4_data_clk: qup-i2c4-data-clk-state {

    pins = "gpio48", "gpio49";
    function = "qup1_se4";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c5_data_clk: qup-i2c5-data-clk-state {

    pins = "gpio52", "gpio53";
    function = "qup1_se5";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c6_data_clk: qup-i2c6-data-clk-state {

    pins = "gpio56", "gpio57";
    function = "qup1_se6";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c8_data_clk: qup-i2c8-data-clk-state {

    pins = "gpio0", "gpio1";
    function = "qup2_se0";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c9_data_clk: qup-i2c9-data-clk-state {

    pins = "gpio4", "gpio5";
    function = "qup2_se1";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c10_data_clk: qup-i2c10-data-clk-state {

    pins = "gpio8", "gpio9";
    function = "qup2_se2";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c11_data_clk: qup-i2c11-data-clk-state {

    pins = "gpio12", "gpio13";
    function = "qup2_se3";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c12_data_clk: qup-i2c12-data-clk-state {

    pins = "gpio16", "gpio17";
    function = "qup2_se4";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c13_data_clk: qup-i2c13-data-clk-state {

    pins = "gpio20", "gpio21";
    function = "qup2_se5";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c15_data_clk: qup-i2c15-data-clk-state {

    pins = "gpio28", "gpio29";
    function = "qup2_se7";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_spi0_cs: qup-spi0-cs-state {
    pins = "gpio35";
    function = "qup1_se0";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi0_data_clk: qup-spi0-data-clk-state {

    pins = "gpio32", "gpio33", "gpio34";
    function = "qup1_se0";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi1_cs: qup-spi1-cs-state {
    pins = "gpio39";
    function = "qup1_se1";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi1_data_clk: qup-spi1-data-clk-state {

    pins = "gpio36", "gpio37", "gpio38";
    function = "qup1_se1";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi2_cs: qup-spi2-cs-state {
    pins = "gpio43";
    function = "qup1_se2";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi2_data_clk: qup-spi2-data-clk-state {

    pins = "gpio40", "gpio41", "gpio42";
    function = "qup1_se2";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi3_cs: qup-spi3-cs-state {
    pins = "gpio47";
    function = "qup1_se3";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi3_data_clk: qup-spi3-data-clk-state {

    pins = "gpio44", "gpio45", "gpio46";
    function = "qup1_se3";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi4_cs: qup-spi4-cs-state {
    pins = "gpio51";
    function = "qup1_se4";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi4_data_clk: qup-spi4-data-clk-state {

    pins = "gpio48", "gpio49", "gpio50";
    function = "qup1_se4";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi5_cs: qup-spi5-cs-state {
    pins = "gpio55";
    function = "qup1_se5";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi5_data_clk: qup-spi5-data-clk-state {

    pins = "gpio52", "gpio53", "gpio54";
    function = "qup1_se5";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi6_cs: qup-spi6-cs-state {
    pins = "gpio59";
    function = "qup1_se6";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi6_data_clk: qup-spi6-data-clk-state {

    pins = "gpio56", "gpio57", "gpio58";
    function = "qup1_se6";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi8_cs: qup-spi8-cs-state {
    pins = "gpio3";
    function = "qup2_se0";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi8_data_clk: qup-spi8-data-clk-state {

    pins = "gpio0", "gpio1", "gpio2";
    function = "qup2_se0";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi9_cs: qup-spi9-cs-state {
    pins = "gpio7";
    function = "qup2_se1";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi9_data_clk: qup-spi9-data-clk-state {

    pins = "gpio4", "gpio5", "gpio6";
    function = "qup2_se1";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi10_cs: qup-spi10-cs-state {
    pins = "gpio11";
    function = "qup2_se2";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi10_data_clk: qup-spi10-data-clk-state {

    pins = "gpio8", "gpio9", "gpio10";
    function = "qup2_se2";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi11_cs: qup-spi11-cs-state {
    pins = "gpio15";
    function = "qup2_se3";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi11_data_clk: qup-spi11-data-clk-state {

    pins = "gpio12", "gpio13", "gpio14";
    function = "qup2_se3";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi12_cs: qup-spi12-cs-state {
    pins = "gpio19";
    function = "qup2_se4";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi12_data_clk: qup-spi12-data-clk-state {

    pins = "gpio16", "gpio17", "gpio18";
    function = "qup2_se4";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi13_cs: qup-spi13-cs-state {
    pins = "gpio23";
    function = "qup2_se5";
    drive-strength = <6>;
    bias-pull-up;
   };

   qup_spi13_data_clk: qup-spi13-data-clk-state {

    pins = "gpio20", "gpio21", "gpio22";
    function = "qup2_se5";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi15_cs: qup-spi15-cs-state {
    pins = "gpio31";
    function = "qup2_se7";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi15_data_clk: qup-spi15-data-clk-state {

    pins = "gpio28", "gpio29", "gpio30";
    function = "qup2_se7";
    drive-strength = <6>;
    bias-disable;
   };

   qup_uart7_default: qup-uart7-default-state {

    pins = "gpio62", "gpio63";
    function = "qup1_se7";
    drive-strength = <2>;
    bias-disable;
   };

   qup_uart14_default: qup-uart14-default-state {

    pins = "gpio26", "gpio27";
    function = "qup2_se6";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_uart14_cts_rts: qup-uart14-cts-rts-state {

    pins = "gpio24", "gpio25";
    function = "qup2_se6";
    drive-strength = <2>;
    bias-pull-down;
   };

   sdc2_sleep: sdc2-sleep-state {
    clk-pins {
     pins = "sdc2_clk";
     drive-strength = <2>;
     bias-disable;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     drive-strength = <2>;
     bias-pull-up;
    };

    data-pins {
     pins = "sdc2_data";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   sdc2_default: sdc2-default-state {
    clk-pins {
     pins = "sdc2_clk";
     drive-strength = <16>;
     bias-disable;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     drive-strength = <10>;
     bias-pull-up;
    };

    data-pins {
     pins = "sdc2_data";
     drive-strength = <10>;
     bias-pull-up;
    };
   };
  };

  tcsrcc: clock-controller@f204008 {
   compatible = "qcom,sm8750-tcsr", "syscon";
   reg = <0x0 0x0f204008 0x0 0x3004>;

   clocks = <&rpmhcc 0>;

   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  apps_smmu: iommu@15000000 {
   compatible = "qcom,sm8750-smmu-500", "qcom,smmu-500", "arm,mmu-500";
   reg = <0x0 0x15000000 0x0 0x100000>;

   interrupts = <0 65 4>,
         <0 97 4>,
         <0 98 4>,
         <0 99 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 181 4>,
         <0 182 4>,
         <0 183 4>,
         <0 184 4>,
         <0 185 4>,
         <0 186 4>,
         <0 187 4>,
         <0 188 4>,
         <0 189 4>,
         <0 190 4>,
         <0 191 4>,
         <0 192 4>,
         <0 315 4>,
         <0 316 4>,
         <0 317 4>,
         <0 318 4>,
         <0 319 4>,
         <0 320 4>,
         <0 321 4>,
         <0 322 4>,
         <0 323 4>,
         <0 324 4>,
         <0 325 4>,
         <0 326 4>,
         <0 327 4>,
         <0 328 4>,
         <0 329 4>,
         <0 330 4>,
         <0 331 4>,
         <0 332 4>,
         <0 333 4>,
         <0 334 4>,
         <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>,
         <0 342 4>,
         <0 343 4>,
         <0 344 4>,
         <0 345 4>,
         <0 395 4>,
         <0 396 4>,
         <0 397 4>,
         <0 398 4>,
         <0 399 4>,
         <0 400 4>,
         <0 401 4>,
         <0 402 4>,
         <0 403 4>,
         <0 404 4>,
         <0 405 4>,
         <0 406 4>,
         <0 407 4>,
         <0 408 4>,
         <0 409 4>,
         <0 418 4>,
         <0 419 4>,
         <0 412 4>,
         <0 421 4>,
         <0 707 4>,
         <0 423 4>,
         <0 424 4>,
         <0 425 4>,
         <0 690 4>,
         <0 691 4>,
         <0 692 4>,
         <0 693 4>,
         <0 694 4>,
         <0 695 4>,
         <0 696 4>,
         <0 697 4>,
         <0 410 4>,
         <0 488 4>,
         <0 489 4>,
         <0 490 4>,
         <0 491 4>,
         <0 492 4>,
         <0 493 4>,
         <0 494 4>,
         <0 495 4>,
         <0 496 4>,
         <0 497 4>,
         <0 498 4>,
         <0 499 4>,
         <0 500 4>,
         <0 501 4>,
         <0 502 4>;

   #iommu-cells = <2>;
   #global-interrupts = <1>;

   dma-coherent;
  };

  intc: interrupt-controller@16000000 {
   compatible = "arm,gic-v3";
   reg = <0x0 0x16000000 0x0 0x10000>,
         <0x0 0x16080000 0x0 0x200000>;

   interrupts = <1 9 4>;

   #interrupt-cells = <3>;
   interrupt-controller;

   #redistributor-regions = <1>;
   redistributor-stride = <0x0 0x40000>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   gic_its: msi-controller@16040000 {
    compatible = "arm,gic-v3-its";
    reg = <0x0 0x16040000 0x0 0x20000>;

    msi-controller;
    #msi-cells = <1>;
   };
  };

  apps_rsc: rsc@16500000 {
   compatible = "qcom,rpmh-rsc";
   reg = <0x0 0x16500000 0x0 0x10000>,
         <0x0 0x16510000 0x0 0x10000>,
         <0x0 0x16520000 0x0 0x10000>;
   reg-names = "drv-0",
        "drv-1",
        "drv-2";

   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;
   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 3>, <0 2>,
       <1 2>, <3 0>;

   label = "apps_rsc";

   power-domains = <&system_pd>;

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };

   rpmhcc: clock-controller {
    compatible = "qcom,sm8750-rpmh-clk";

    clocks = <&xo_board>;
    clock-names = "xo";

    #clock-cells = <1>;
   };

   rpmhpd: power-controller {
    compatible = "qcom,sm8750-rpmhpd";

    operating-points-v2 = <&rpmhpd_opp_table>;

    #power-domain-cells = <1>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp-16 {
      opp-level = <16>;
     };

     rpmhpd_opp_min_svs: opp-48 {
      opp-level = <48>;
     };

     rpmhpd_opp_low_svs_d3: opp-50 {
      opp-level = <50>;
     };

     rpmhpd_opp_low_svs_d2: opp-52 {
      opp-level = <52>;
     };

     rpmhpd_opp_low_svs_d1: opp-56 {
      opp-level = <56>;
     };

     rpmhpd_opp_low_svs_d0: opp-60 {
      opp-level = <60>;
     };

     rpmhpd_opp_low_svs: opp-64 {
      opp-level = <64>;
     };

     rpmhpd_opp_low_svs_l1: opp-80 {
      opp-level = <80>;
     };

     rpmhpd_opp_svs: opp-128 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l0: opp-144 {
      opp-level = <144>;
     };

     rpmhpd_opp_svs_l1: opp-192 {
      opp-level = <192>;
     };

     rpmhpd_opp_svs_l2: opp-224 {
      opp-level = <224>;
     };

     rpmhpd_opp_nom: opp-256 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp-320 {
      opp-level = <320>;
     };

     rpmhpd_opp_nom_l2: opp-336 {
      opp-level = <336>;
     };

     rpmhpd_opp_turbo: opp-384 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp-416 {
      opp-level = <416>;
     };

     rpmhpd_opp_turbo_l2: opp-432 {
      opp-level = <432>;
     };

     rpmhpd_opp_turbo_l3: opp-448 {
      opp-level = <448>;
     };

     rpmhpd_opp_turbo_l4: opp-452 {
      opp-level = <452>;
     };

     rpmhpd_opp_super_turbo_no_cpr: opp-480 {
      opp-level =
       <480>;
     };
    };
   };
  };

  timer@16800000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0x0 0x16800000 0x0 0x1000>;

   #address-cells = <2>;
   #size-cells = <1>;
   ranges = <0 0 0 0 0x20000000>;

   frame@16801000 {
    reg = <0x0 0x16801000 0x1000>,
          <0x0 0x16802000 0x1000>;

    interrupts = <0 8 4>,
          <0 6 4>;

    frame-number = <0>;
   };

   frame@16803000 {
    reg = <0x0 0x16803000 0x1000>;

    interrupts = <0 9 4>;

    frame-number = <1>;

    status = "disabled";
   };

   frame@16805000 {
    reg = <0x0 0x16805000 0x1000>;

    interrupts = <0 10 4>;

    frame-number = <2>;

    status = "disabled";
   };

   frame@16807000 {
    reg = <0x0 0x16807000 0x1000>;

    interrupts = <0 11 4>;

    frame-number = <3>;

    status = "disabled";
   };

   frame@16809000 {
    reg = <0x0 0x16809000 0x1000>;

    interrupts = <0 12 4>;

    frame-number = <4>;

    status = "disabled";
   };

   frame@1680b000 {
    reg = <0x0 0x1680b000 0x1000>;

    interrupts = <0 13 4>;

    frame-number = <5>;

    status = "disabled";
   };

   frame@1680d000 {
    reg = <0x0 0x1680d000 0x1000>;

    interrupts = <0 14 4>;

    frame-number = <6>;

    status = "disabled";
   };
  };

  gem_noc: interconnect@24100000 {
   compatible = "qcom,sm8750-gem-noc";
   reg = <0x0 0x24100000 0x0 0x14b080>;
   qcom,bcm-voters = <&apps_bcm_voter>;
   #interconnect-cells = <2>;
  };

  system-cache-controller@24800000 {
   compatible = "qcom,sm8750-llcc";
   reg = <0x0 0x24800000 0x0 0x200000>,
         <0x0 0x25800000 0x0 0x200000>,
         <0x0 0x24c00000 0x0 0x200000>,
         <0x0 0x25c00000 0x0 0x200000>,
         <0x0 0x26800000 0x0 0x200000>,
         <0x0 0x26c00000 0x0 0x200000>;
   reg-names = "llcc0_base",
        "llcc1_base",
        "llcc2_base",
        "llcc3_base",
        "llcc_broadcast_base",
        "llcc_broadcast_and_base";

   interrupts = <0 266 4>;
  };

  nsp_noc: interconnect@320c0000 {
   compatible = "qcom,sm8750-nsp-noc";
   reg = <0x0 0x320c0000 0x0 0x13080>;
   qcom,bcm-voters = <&apps_bcm_voter>;
   #interconnect-cells = <2>;
  };

  remoteproc_cdsp: remoteproc@32300000 {
   compatible = "qcom,sm8750-cdsp-pas", "qcom,sm8650-cdsp-pas";
   reg = <0x0 0x32300000 0x0 0x10000>;

   interrupts-extended = <&intc 0 578 1>,
           <&smp2p_cdsp_in 0 1>,
           <&smp2p_cdsp_in 1 1>,
           <&smp2p_cdsp_in 2 1>,
           <&smp2p_cdsp_in 3 1>,
           <&smp2p_cdsp_in 7 1>;
   interrupt-names = "wdog",
       "fatal",
       "ready",
       "handover",
       "stop-ack",
       "shutdown-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   interconnects = <&nsp_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;

   power-domains = <&rpmhpd 0>,
     <&rpmhpd 10>,
     <&rpmhpd 13>;
   power-domain-names = "cx",
          "mxc",
          "nsp";

   memory-region = <&cdsp_mem>, <&q6_cdsp_dtb_mem>, <&global_sync_mem>;
   qcom,qmp = <&aoss_qmp>;
   qcom,smem-states = <&smp2p_cdsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 6
            0
            1>;
    mboxes = <&ipcc 6
      0>;
    qcom,remote-pid = <5>;
    label = "cdsp";

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "cdsp";
     qcom,non-secure-domain;
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@1 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <1>;
      iommus = <&apps_smmu 0x19c1 0x0>,
        <&apps_smmu 0x0c21 0x0>,
        <&apps_smmu 0x0c01 0x40>;
      dma-coherent;
     };

     compute-cb@2 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <2>;
      iommus = <&apps_smmu 0x1962 0x0>,
        <&apps_smmu 0x0c02 0x20>,
        <&apps_smmu 0x0c42 0x0>,
        <&apps_smmu 0x19c2 0x0>;
      dma-coherent;
     };

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x1963 0x0>,
        <&apps_smmu 0x0c23 0x0>,
        <&apps_smmu 0x0c03 0x40>,
        <&apps_smmu 0x19c3 0x0>;
      dma-coherent;
     };

     compute-cb@4 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <4>;
      iommus = <&apps_smmu 0x1964 0x0>,
        <&apps_smmu 0x0c24 0x0>,
        <&apps_smmu 0x0c04 0x40>,
        <&apps_smmu 0x19c4 0x0>;
      dma-coherent;
     };

     compute-cb@5 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <5>;
      iommus = <&apps_smmu 0x1965 0x0>,
        <&apps_smmu 0x0c25 0x0>,
        <&apps_smmu 0x0c05 0x40>,
        <&apps_smmu 0x19c5 0x0>;
      dma-coherent;
     };

     compute-cb@6 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <6>;
      iommus = <&apps_smmu 0x1966 0x0>,
        <&apps_smmu 0x0c06 0x20>,
        <&apps_smmu 0x0c46 0x0>,
        <&apps_smmu 0x19c6 0x0>;
      dma-coherent;
     };

     compute-cb@7 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <7>;
      iommus = <&apps_smmu 0x1967 0x0>,
        <&apps_smmu 0x0c27 0x0>,
        <&apps_smmu 0x0c07 0x40>,
        <&apps_smmu 0x19c7 0x0>;
      dma-coherent;
     };

     compute-cb@8 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <8>;
      iommus = <&apps_smmu 0x1968 0x0>,
        <&apps_smmu 0x0c08 0x20>,
        <&apps_smmu 0x0c48 0x0>,
        <&apps_smmu 0x19c8 0x0>;
      dma-coherent;
     };



     compute-cb@12 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <12>;
      iommus = <&apps_smmu 0x196c 0x0>,
        <&apps_smmu 0x0c2c 0x20>,
        <&apps_smmu 0x0c0c 0x40>,
        <&apps_smmu 0x19cc 0x0>;
      dma-coherent;
     };

     compute-cb@13 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <13>;
      iommus = <&apps_smmu 0x196d 0x0>,
        <&apps_smmu 0x0c0d 0x20>,
        <&apps_smmu 0x0c2e 0x0>,
        <&apps_smmu 0x0c4d 0x0>,
        <&apps_smmu 0x19cd 0x0>;
      dma-coherent;
     };

     compute-cb@14 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <14>;
      iommus = <&apps_smmu 0x196e 0x0>,
        <&apps_smmu 0x0c0e 0x20>,
        <&apps_smmu 0x19ce 0x0>;
      dma-coherent;
     };
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";

  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };
};
# 12 "arch/arm64/boot/dts/qcom/sm8750-qrd.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8010.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 8 "arch/arm64/boot/dts/qcom/pm8010.dtsi" 2

/ {
 thermal-zones {
  pm8010-m-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8010_m_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };

  pm8010-n-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8010_n_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };
 };
};


&spmi_bus {
 pm8010_m: pmic@c {
  compatible = "qcom,pm8010", "qcom,spmi-pmic";
  reg = <0xc 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8010_m_temp_alarm: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0xc 0x24 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };
 };

 pm8010_n: pmic@d {
  compatible = "qcom,pm8010", "qcom,spmi-pmic";
  reg = <0xd 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8010_n_temp_alarm: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0xd 0x24 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };
 };
};
# 13 "arch/arm64/boot/dts/qcom/sm8750-qrd.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8550.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/pm8550.dtsi"
/ {
 thermal-zones {
  pm8550-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8550_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };
 };
};


&spmi_bus {
 pm8550: pmic@1 {
  compatible = "qcom,pm8550", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8550_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x1 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8550_gpios: gpio@8800 {
   compatible = "qcom,pm8550-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8550_gpios 0 0 12>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pm8550_flash: led-controller@ee00 {
   compatible = "qcom,pm8550-flash-led", "qcom,spmi-flash-led";
   reg = <0xee00>;
   status = "disabled";
  };

  pm8550_pwm: pwm {
   compatible = "qcom,pm8550-pwm", "qcom,pm8350c-pwm";
   #pwm-cells = <2>;

   status = "disabled";
  };
 };
};
# 14 "arch/arm64/boot/dts/qcom/sm8750-qrd.dts" 2

# 1 "arch/arm64/boot/dts/qcom/pm8550ve.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/pm8550ve.dtsi"
/ {
 thermal-zones {
  pm8550ve-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8550ve_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };
 };
};


&spmi_bus {
 pm8550ve: pmic@8 {
  compatible = "qcom,pm8550", "qcom,spmi-pmic";
  reg = <8 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8550ve_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <8 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8550ve_gpios: gpio@8800 {
   compatible = "qcom,pm8550ve-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8550ve_gpios 0 0 8>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 16 "arch/arm64/boot/dts/qcom/sm8750-qrd.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pmd8028.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/pmd8028.dtsi"
/ {
 thermal-zones {
  pmd8028-thermal {
   polling-delay-passive = <100>;
   thermal-sensors = <&pmd8028_temp_alarm>;

   trips {
    pmd8028_trip0: trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    pmd8028_trip1: trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    pmd8028_trip2: trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pmd8028: pmic@4 {
  compatible = "qcom,pmd8028", "qcom,spmi-pmic";
  reg = <0x4 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmd8028_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x4 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pmd8028_gpios: gpio@8800 {
   compatible = "qcom,pmd8028-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pmd8028_gpios 0 0 4>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 17 "arch/arm64/boot/dts/qcom/sm8750-qrd.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pmih0108.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/pmih0108.dtsi"
/ {
 thermal-zones {
  pmih0108-thermal {
   polling-delay-passive = <100>;
   thermal-sensors = <&pmih0108_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pmih0108: pmic@7 {
  compatible = "qcom,pmih0108", "qcom,spmi-pmic";
  reg = <0x7 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmih0108_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x7 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pmih0108_gpios: gpio@8800 {
   compatible = "qcom,pmih0108-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pmih0108_gpios 0 0 18>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pmih0108_eusb2_repeater: phy@fd00 {
   compatible = "qcom,pm8550b-eusb2-repeater";
   reg = <0xfd00>;
   #phy-cells = <0>;
  };
 };
};
# 18 "arch/arm64/boot/dts/qcom/sm8750-qrd.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pmk8550.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 7 "arch/arm64/boot/dts/qcom/pmk8550.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 8 "arch/arm64/boot/dts/qcom/pmk8550.dtsi" 2



/ {
 reboot-mode {
  compatible = "nvmem-reboot-mode";
  nvmem-cells = <&reboot_reason>;
  nvmem-cell-names = "reboot-mode";
  mode-recovery = <0x01>;
  mode-bootloader = <0x02>;
 };
};

&spmi_bus {
 pmk8550: pmic@0 {
  compatible = "qcom,pm8550", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmk8550_pon: pon@1300 {
   compatible = "qcom,pmk8350-pon";
   reg = <0x1300>, <0x800>;
   reg-names = "hlos", "pbs";

   pon_pwrkey: pwrkey {
    compatible = "qcom,pmk8350-pwrkey";
    interrupts = <0x0 0x13 0x7 (2 | 1)>;
    linux,code = <116>;
    status = "disabled";
   };

   pon_resin: resin {
    compatible = "qcom,pmk8350-resin";
    interrupts = <0x0 0x13 0x6 (2 | 1)>;
    status = "disabled";
   };
  };

  pmk8550_rtc: rtc@6100 {
   compatible = "qcom,pmk8350-rtc";
   reg = <0x6100>, <0x6200>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x62 0x1 1>;
  };

  pmk8550_sdam_2: nvram@7100 {
   compatible = "qcom,spmi-sdam";
   reg = <0x7100>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x7100 0x100>;

   reboot_reason: reboot-reason@48 {
    reg = <0x48 0x1>;
    bits = <1 7>;
   };
  };

  pmk8550_gpios: gpio@8800 {
   compatible = "qcom,pmk8550-gpio", "qcom,spmi-gpio";
   reg = <0xb800>;
   gpio-controller;
   gpio-ranges = <&pmk8550_gpios 0 0 6>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 19 "arch/arm64/boot/dts/qcom/sm8750-qrd.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pmr735d_a.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/pmr735d_a.dtsi"
/ {
 thermal-zones {
  pmr735d-k-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pmr735d_k_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };
 };
};


&spmi_bus {
 pmr735d_k: pmic@a {
  compatible = "qcom,pmr735d", "qcom,spmi-pmic";
  reg = <0xa 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmr735d_k_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0xa 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pmr735d_k_gpios: gpio@8800 {
   compatible = "qcom,pmr735d-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pmr735d_k_gpios 0 0 2>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 20 "arch/arm64/boot/dts/qcom/sm8750-qrd.dts" 2
# 1 "arch/arm64/boot/dts/qcom/sm8750-pmics.dtsi" 1





/ {
 thermal-zones {
  pm8550ve-d-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8550ve_d_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };

  pm8550ve-f-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8550ve_f_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };

  pm8550ve-g-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8550ve_g_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };

  pm8550vs-j-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8550vs_j_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };
 };
};

&spmi_bus {

 pm8550ve_d: pmic@3 {
  compatible = "qcom,pm8550ve", "qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8550ve_d_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x3 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8550ve_d_gpios: gpio@8800 {
   compatible = "qcom,pm8550ve-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8550ve_d_gpios 0 0 8>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pm8550ve_f: pmic@5 {
  compatible = "qcom,pm8550ve", "qcom,spmi-pmic";
  reg = <0x5 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8550ve_f_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x5 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8550ve_f_gpios: gpio@8800 {
   compatible = "qcom,pm8550ve-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8550ve_f_gpios 0 0 6>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pm8550ve_g: pmic@6 {
  compatible = "qcom,pm8550ve", "qcom,spmi-pmic";
  reg = <0x6 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8550ve_g_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x6 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8550ve_g_gpios: gpio@8800 {
   compatible = "qcom,pm8550ve-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8550ve_g_gpios 0 0 8>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };


 pm8550vs_j: pmic@9 {
  compatible = "qcom,pm8550vs", "qcom,spmi-pmic";
  reg = <0x9 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8550vs_j_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x9 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8550vs_j_gpios: gpio@8800 {
   compatible = "qcom,pm8550vs-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8550vs_j_gpios 0 0 6>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 21 "arch/arm64/boot/dts/qcom/sm8750-qrd.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. SM8750 QRD";
 compatible = "qcom,sm8750-qrd", "qcom,sm8750";
 chassis-type = "handset";

 aliases {
  serial0 = &uart7;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   clock-frequency = <76800000>;
   #clock-cells = <0>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32000>;
   #clock-cells = <0>;
  };

  bi_tcxo_div2: bi-tcxo-div2-clk {
   compatible = "fixed-factor-clock";
   #clock-cells = <0>;

   clocks = <&rpmhcc 0>;
   clock-mult = <1>;
   clock-div = <2>;
  };

  bi_tcxo_ao_div2: bi-tcxo-ao-div2-clk {
   compatible = "fixed-factor-clock";
   #clock-cells = <0>;

   clocks = <&rpmhcc 1>;
   clock-mult = <1>;
   clock-div = <2>;
  };
 };

 gpio-keys {
  compatible = "gpio-keys";

  pinctrl-0 = <&volume_up_n>;
  pinctrl-names = "default";

  key-volume-up {
   label = "Volume Up";
   linux,code = <115>;
   gpios = <&pm8550_gpios 6 1>;
   debounce-interval = <15>;
   linux,can-disable;
   wakeup-source;
  };
 };

 vph_pwr: vph-pwr-regulator {
  compatible = "regulator-fixed";

  regulator-name = "vph_pwr";
  regulator-min-microvolt = <3700000>;
  regulator-max-microvolt = <3700000>;

  regulator-always-on;
  regulator-boot-on;
 };
};

&apps_rsc {
 regulators-0 {
  compatible = "qcom,pm8550-rpmh-regulators";

  vdd-bob1-supply = <&vph_pwr>;
  vdd-bob2-supply = <&vph_pwr>;
  vdd-l1-l4-l10-supply = <&vreg_s3g_1p8>;
  vdd-l2-l13-l14-supply = <&vreg_bob1>;
  vdd-l3-supply = <&vreg_s7i_1p2>;
  vdd-l5-l16-supply = <&vreg_bob1>;
  vdd-l6-l7-supply = <&vreg_bob1>;
  vdd-l8-l9-supply = <&vreg_bob1>;
  vdd-l11-supply = <&vreg_s7i_1p2>;
  vdd-l12-supply = <&vreg_s3g_1p8>;
  vdd-l15-supply = <&vreg_s3g_1p8>;
  vdd-l17-supply = <&vreg_bob2>;

  qcom,pmic-id = "b";

  vreg_bob1: bob1 {
   regulator-name = "vreg_bob1";
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <4000000>;
   regulator-initial-mode = <3>;
  };

  vreg_bob2: bob2 {
   regulator-name = "vreg_bob2";
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
  };

  vreg_l1b_1p8: ldo1 {
   regulator-name = "vreg_l1b_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l2b_3p0: ldo2 {
   regulator-name = "vreg_l2b_3p0";
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3048000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l4b_1p8: ldo4 {
   regulator-name = "vreg_l4b_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l5b_3p1: ldo5 {
   regulator-name = "vreg_l5b_3p1";
   regulator-min-microvolt = <3100000>;
   regulator-max-microvolt = <3148000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l6b_1p8: ldo6 {
   regulator-name = "vreg_l6b_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l7b_1p8: ldo7 {
   regulator-name = "vreg_l7b_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l8b_1p8: ldo8 {
   regulator-name = "vreg_l8b_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l9b_2p9: ldo9 {
   regulator-name = "vreg_l9b_2p9";
   regulator-min-microvolt = <2960000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l10b_1p8: ldo10 {
   regulator-name = "vreg_l10b_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l11b_1p0: ldo11 {
   regulator-name = "vreg_l11b_1p0";
   regulator-min-microvolt = <1064000>;
   regulator-max-microvolt = <1292000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l12b_1p8: ldo12 {
   regulator-name = "vreg_l12b_1p8";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l13b_3p0: ldo13 {
   regulator-name = "vreg_l13b_3p0";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3000000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l14b_3p2: ldo14 {
   regulator-name = "vreg_l14b_3p2";
   regulator-min-microvolt = <3200000>;
   regulator-max-microvolt = <3200000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l15b_1p8: ldo15 {
   regulator-name = "vreg_l15b_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l16b_2p8: ldo16 {
   regulator-name = "vreg_l16b_2p8";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l17b_2p5: ldo17 {
   regulator-name = "vreg_l17b_2p5";
   regulator-min-microvolt = <2504000>;
   regulator-max-microvolt = <2504000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };
 };

 regulators-1 {
  compatible = "qcom,pm8550ve-rpmh-regulators";

  vdd-l1-supply = <&vreg_s7i_1p2>;
  vdd-l2-supply = <&vreg_s1d_0p97>;
  vdd-l3-supply = <&vreg_s1d_0p97>;
  vdd-s1-supply = <&vph_pwr>;
  vdd-s3-supply = <&vph_pwr>;
  vdd-s4-supply = <&vph_pwr>;

  qcom,pmic-id = "d";

  vreg_s1d_0p97: smps1 {
   regulator-name = "vreg_s1d_0p97";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <1100000>;
   regulator-initial-mode = <3>;
  };

  vreg_s3d_1p2: smps3 {
   regulator-name = "vreg_s3d_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1300000>;
   regulator-initial-mode = <3>;
  };

  vreg_s4d_0p85: smps4 {
   regulator-name = "vreg_s4d_0p85";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1036000>;
   regulator-initial-mode = <3>;
  };

  vreg_l1d_1p2: ldo1 {
   regulator-name = "vreg_l1d_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l2d_0p88: ldo2 {
   regulator-name = "vreg_l2d_0p88";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <912000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l3d_0p88: ldo3 {
   regulator-name = "vreg_l3d_0p88";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <920000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };
 };

 regulators-2 {
  compatible = "qcom,pm8550ve-rpmh-regulators";

  vdd-l1-supply = <&vreg_s1d_0p97>;
  vdd-l2-supply = <&vreg_s7i_1p2>;
  vdd-l3-supply = <&vreg_s3g_1p8>;
  vdd-s5-supply = <&vph_pwr>;

  qcom,pmic-id = "f";

  vreg_s5f_0p5: smps5 {
   regulator-name = "vreg_s5f_0p5";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1000000>;
   regulator-initial-mode = <3>;
  };

  vreg_l1f_0p88: ldo1 {
   regulator-name = "vreg_l1f_0p88";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <920000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l2f_1p2: ldo2 {
   regulator-name = "vreg_l2f_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l3f_1p8: ldo3 {
   regulator-name = "vreg_l3f_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

 };

 regulators-3 {
  compatible = "qcom,pm8550ve-rpmh-regulators";

  vdd-l1-supply = <&vreg_s1d_0p97>;
  vdd-l2-supply = <&vreg_s3g_1p8>;
  vdd-l3-supply = <&vreg_s7i_1p2>;
  vdd-s1-supply = <&vph_pwr>;
  vdd-s3-supply = <&vph_pwr>;

  qcom,pmic-id = "g";

  vreg_s1g_0p5: smps1 {
   regulator-name = "vreg_s1g_0p5";
   regulator-min-microvolt = <300000>;
   regulator-max-microvolt = <700000>;
   regulator-initial-mode = <3>;
  };

  vreg_s3g_1p8: smps3 {
   regulator-name = "vreg_s3g_1p8";
   regulator-min-microvolt = <1856000>;
   regulator-max-microvolt = <2000000>;
   regulator-initial-mode = <1>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_s4g_0p75: smps4 {
   regulator-name = "vreg_s4g_0p75";
   regulator-min-microvolt = <300000>;
   regulator-max-microvolt = <900000>;
   regulator-initial-mode = <3>;
  };

  vreg_l1g_0p91: ldo1 {
   regulator-name = "vreg_l1g_0p91";
   regulator-min-microvolt = <912000>;
   regulator-max-microvolt = <936000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l2g_1p8: ldo2 {
   regulator-name = "vreg_l2g_1p8";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1860000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l3g_1p2: ldo3 {
   regulator-name = "vreg_l3g_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1256000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };
 };

 regulators-4 {
  compatible = "qcom,pm8550ve-rpmh-regulators";

  vdd-l1-supply = <&vreg_s7i_1p2>;
  vdd-l2-supply = <&vreg_s7i_1p2>;
  vdd-l3-supply = <&vreg_s1d_0p97>;
  vdd-s7-supply = <&vph_pwr>;
  vdd-s8-supply = <&vph_pwr>;

  qcom,pmic-id = "i";

  vreg_s7i_1p2: smps7 {
   regulator-name = "vreg_s7i_1p2";
   regulator-min-microvolt = <1224000>;
   regulator-max-microvolt = <1340000>;
   regulator-initial-mode = <3>;
  };

  vreg_s8i_0p9: smps8 {
   regulator-name = "vreg_s8i_0p9";
   regulator-min-microvolt = <900000>;
   regulator-max-microvolt = <972000>;
   regulator-initial-mode = <3>;
  };

  vreg_l1i_1p2: ldo1 {
   regulator-name = "vreg_l1i_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l2i_1p2: ldo2 {
   regulator-name = "vreg_l2i_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l3i_0p88: ldo3 {
   regulator-name = "vreg_l3i_0p88";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <912000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };
 };

 regulators-5 {
  compatible = "qcom,pm8550vs-rpmh-regulators";

  vdd-l1-supply = <&vreg_s1d_0p97>;
  vdd-l2-supply = <&vreg_s7i_1p2>;
  vdd-s2-supply = <&vph_pwr>;
  vdd-s3-supply = <&vph_pwr>;

  qcom,pmic-id = "j";

  vreg_s2j_1p1: smps2 {
   regulator-name = "vreg_s2j_1p1";
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1100000>;
   regulator-initial-mode = <3>;
  };

  vreg_s3j_1p1: smps3 {
   regulator-name = "vreg_s3j_1p1";
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1100000>;
   regulator-initial-mode = <3>;
  };


  vreg_l1j_0p91: ldo1 {
   regulator-name = "vreg_l1j_0p91";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <920000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l2j_1p2: ldo2 {
   regulator-name = "vreg_l2j_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };
 };

 regulators-6 {
  compatible = "qcom,pm8010-rpmh-regulators";
  qcom,pmic-id = "m";

  vdd-l1-l2-supply = <&vreg_s7i_1p2>;
  vdd-l3-l4-supply = <&vreg_s3g_1p8>;
  vdd-l5-supply = <&vreg_s3g_1p8>;
  vdd-l6-supply = <&vreg_bob1>;
  vdd-l7-supply = <&vreg_bob1>;

  vreg_l1m_1p1: ldo1 {
   regulator-name = "vreg_l1m_1p1";
   regulator-min-microvolt = <1104000>;
   regulator-max-microvolt = <1104000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l2m_1p056: ldo2 {
   regulator-name = "vreg_l2m_1p056";
   regulator-min-microvolt = <1056000>;
   regulator-max-microvolt = <1056000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l3m_2p8: ldo3 {
   regulator-name = "vreg_l3m_2p8";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l4m_2p8: ldo4 {
   regulator-name = "vreg_l4m_2p8";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l5m_1p8: ldo5 {
   regulator-name = "vreg_l5m_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6m_2p8: ldo6 {
   regulator-name = "vreg_l6m_2p8";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l7m_2p96: ldo7 {
   regulator-name = "vreg_l7m_2p96";
   regulator-min-microvolt = <2960000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
  };
 };

 regulators-7 {
  compatible = "qcom,pm8010-rpmh-regulators";
  qcom,pmic-id = "n";

  vdd-l1-l2-supply = <&vreg_s7i_1p2>;
  vdd-l3-l4-supply = <&vreg_s7i_1p2>;
  vdd-l5-supply = <&vreg_bob2>;
  vdd-l6-supply = <&vreg_bob2>;
  vdd-l7-supply = <&vreg_bob1>;

  vreg_l1n_1p1: ldo1 {
   regulator-name = "vreg_l1n_1p1";
   regulator-min-microvolt = <1104000>;
   regulator-max-microvolt = <1104000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l2n_1p1: ldo2 {
   regulator-name = "vreg_l2n_1p1";
   regulator-min-microvolt = <1104000>;
   regulator-max-microvolt = <1104000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l3n_1p8: ldo3 {
   regulator-name = "vreg_l3n_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l4n_1p8: ldo4 {
   regulator-name = "vreg_l4n_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l5n_2p8: ldo5 {
   regulator-name = "vreg_l5n_2p8";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6n_2p8: ldo6 {
   regulator-name = "vreg_l6n_2p8";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l7n_3p3: ldo7 {
   regulator-name = "vreg_l7n_3p3";
   regulator-min-microvolt = <3304000>;
   regulator-max-microvolt = <3304000>;
   regulator-initial-mode = <3>;
  };
 };
};

&pm8550_flash {
 status = "okay";

 led-0 {
  function = "flash";
  color = <6>;
  led-sources = <1>, <4>;
  led-max-microamp = <500000>;
  flash-max-microamp = <2000000>;
  flash-max-timeout-us = <1280000>;
  function-enumerator = <0>;
 };

 led-1 {
  function = "flash";
  color = <0>;
  led-sources = <2>, <3>;
  led-max-microamp = <500000>;
  flash-max-microamp = <2000000>;
  flash-max-timeout-us = <1280000>;
  function-enumerator = <1>;
 };
};

&pm8550_gpios {
 volume_up_n: volume-up-n-state {
  pins = "gpio6";
  function = "normal";
  bias-pull-up;
  input-enable;
  power-source = <1>;
 };
};

&pm8550_pwm {
 status = "okay";

 multi-led {
  color = <9>;
  function = "status";

  #address-cells = <1>;
  #size-cells = <0>;

  led@1 {
   reg = <1>;
   color = <1>;
  };

  led@2 {
   reg = <2>;
   color = <2>;
  };

  led@3 {
   reg = <3>;
   color = <3>;
  };
 };
};

&pon_pwrkey {
 status = "okay";
};

&pon_resin {
 linux,code = <114>;

 status = "okay";
};

&pmih0108_eusb2_repeater {
 status = "okay";

 vdd18-supply = <&vreg_l15b_1p8>;
 vdd3-supply = <&vreg_l5b_3p1>;
};

&qupv3_1 {
 status = "okay";
};

&remoteproc_adsp {
 firmware-name = "qcom/sm8750/adsp.mbn",
   "qcom/sm8750/adsp_dtb.mbn";

 status = "okay";
};

&remoteproc_cdsp {
 firmware-name = "qcom/sm8750/cdsp.mbn",
   "qcom/sm8750/cdsp_dtb.mbn";

 status = "okay";
};

&remoteproc_mpss {
 firmware-name = "qcom/sm8750/modem.mbn",
   "qcom/sm8750/modem_dtb.mbn";

 status = "okay";
};

&tlmm {

 gpio-reserved-ranges = <36 4>, <74 1>;
};

&uart7 {
 status = "okay";
};
