/*
 * Copyright 2005 Cooper Street Innovations Inc.
 * Author: Charles Eidsness	<charles@cooper-street.com>
 *
 *  This program is free software; you can redistribute  it and/or modify it
 *  under  the terms of  the GNU General  Public License as published by the
 *  Free Software Foundation;  either version 2 of the  License, or (at your
 *  option) any later version.
 *
 *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS'' AND   ANY  EXPRESS OR IMPLIED
 *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF
 *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN
 *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,
 *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
 *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF
 *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  You should have received a copy of the  GNU General Public License along
 *  with this program; if not, write  to the Free Software Foundation, Inc.,
 *  675 Mass Ave, Cambridge, MA 02139, USA.
 *
 */

#ifndef PROCESSOR_BSDL_H
#define PROCESSOR_BSDL_H

/* From AMD Au1000 BSDL File (from www.amd.com) */
#define PROCESSOR_TYPE	"AMD Au1000"
#define CMD_LENGTH	(5)
#define CMD_EXTEST 	(0x00)
#define CMD_IDCODE 	(0x01)
#define CMD_SAMPLE 	(0x02)
#define CMD_HIZ		(0x05)
#define CMD_CLAMP	(0x06)
#define CMD_BYPASS	(0x1f)
#define BOUNDARY_LENGTH	(569)
#define BOUNDARY_BYTES	(72)
#define IDCODE_LENGTH	(32)
#define IDCODE_BYTES	(4)

#define DEFAULT_CELLS	{\
	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\
	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\
	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\
	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 }

/* From Kalla Board Design and AMD BSDL */
#define GPIO_10_INP	568
#define GPIO_10_CNTRL	567
#define GPIO_10_OUTP3	566
#define GPIO_11_INP	565
#define GPIO_11_CNTRL	564
#define GPIO_11_OUTP3	563
#define GPIO_12_INP	562
#define GPIO_12_CNTRL	561
#define GPIO_12_OUTP3	560
#define S0DIN_INP	559
#define U0RXD_INP	558
#define S0DOUT_INP	557
#define S0DOUT_CNTRL	556
#define S0DOUT_OUTP3	555
#define USBHP_INP	554
#define USBHM_INP	553
#define USBHM_CNTRL	552
#define USBHM_OUTP3	551
#define USBHP_OUTP3	550
#define IRDARX_INP	549
#define USBDP_INP	548
#define USBDM_INP	547
#define USBDM_CNTRL	546
#define USBDM_OUTP3	545
#define USBDP_OUTP3	544
#define U1RXD_INP	543
#define U2RXD_INP	542
#define U3RXD_INP	541
#define S0CLK_INP	540
#define S0CLK_CNTRL	539
#define S0CLK_OUTP3	538
#define S0DEN_INP	537
#define S0DEN_CNTRL	536
#define S0DEN_OUTP3	535
#define ACDI_INP	534
#define N1TXCLK_INP	533
#define IRDATX_INP	532
#define IRDATX_CNTRL	531
#define IRDATX_OUTP3	530
#define I2SDIO_INP	529
#define I2SDIO_CNTRL	528
#define I2SDIO_OUTP3	527
#define N1CRS_INP	526
#define ACBCLK_INP	525
#define ACRST_INP	524
#define ACRST_CNTRL	523
#define ACRST_OUTP3	522
#define ACSYNC_INP	521
#define ACSYNC_CNTRL	520
#define ACSYNC_OUTP3	519
#define N1RXD_0_INP	518
#define N1RXD_1_INP	517
#define ACDO_INP	516
#define ACDO_CNTRL	515
#define ACDO_OUTP3	514
#define I2SCLK_INP	513
#define I2SCLK_CNTRL	512
#define I2SCLK_OUTP3	511
#define I2SWRD_INP	510
#define I2SWRD_CNTRL	509
#define I2SWRD_OUTP3	508
#define N1RXD_2_INP	507
#define N1RXD_3_INP	506
#define U0TXD_INP	505
#define U0TXD_CNTRL	504
#define U0TXD_OUTP3	503
#define U1TXD_INP	502
#define U1TXD_CNTRL	501
#define U1TXD_OUTP3	500
#define U2TXD_INP	499
#define U2TXD_CNTRL	498
#define U2TXD_OUTP3	497
#define U3TXD_INP	496
#define U3TXD_CNTRL	495
#define U3TXD_OUTP3	494
#define N1RXCLK_INP	493
#define N1RXDV_INP	492
#define N1TXEN_INP	491
#define N1TXEN_CNTRL	490
#define N1TXEN_OUTP3	489
#define N1TXD_0_INP	488
#define N1TXD_0_CNTRL	487
#define N1TXD_0_OUTP3	486
#define N1COL_INP	485
#define N2TXCLK_INP	484
#define N1TXD_1_INP	483
#define N1TXD_1_CNTRL	482
#define N1TXD_1_OUTP3	481
#define N1TXD_2_INP	480
#define N1TXD_2_CNTRL	479
#define N1TXD_2_OUTP3	478
#define N1TXD_3_INP	477
#define N1TXD_3_CNTRL	476
#define N1TXD_3_OUTP3	475
#define N2CRS_INP	474
#define N2RXD_0_INP	473
#define GPIO_13_INP	472
#define GPIO_13_CNTRL	471
#define GPIO_13_OUTP3	470
#define N1MDC_INP	469
#define N1MDC_CNTRL	468
#define N1MDC_OUTP3	467
#define N2RXD_1_INP	466
#define N1MDIO_INP	465
#define N1MDIO_CNTRL	464
#define N1MDIO_OUTP3	463
#define N2RXD_2_INP	462
#define GPIO_14_INP	461
#define GPIO_14_CNTRL	460
#define GPIO_14_OUTP3	459
#define GPIO_15_INP	458
#define GPIO_15_CNTRL	457
#define GPIO_15_OUTP3	456
#define N2RXD_3_INP	455
#define N2RXCLK_INP	454
#define N2TXEN_INP	453
#define N2TXEN_CNTRL	452
#define N2TXEN_OUTP3	451
#define N2TXD_0_INP	450
#define N2TXD_0_CNTRL	449
#define N2TXD_0_OUTP3	448
#define N2TXD_1_INP	447
#define N2TXD_1_CNTRL	446
#define N2TXD_1_OUTP3	445
#define N2TXD_2_INP	444
#define N2TXD_2_CNTRL	443
#define N2TXD_2_OUTP3	442
#define N2RXDV_INP	441
#define N2COL_INP	440
#define N2TXD_3_INP	439
#define N2TXD_3_CNTRL	438
#define N2TXD_3_OUTP3	437
#define N2MDC_INP	436
#define N2MDC_CNTRL	435
#define N2MDC_OUTP3	434
#define N2MDIO_INP	433
#define N2MDIO_CNTRL	432
#define N2MDIO_OUTP3	431
#define SDD_0_INP	430
#define SDD_0_CNTRL	429
#define SDD_0_OUTP3	428
#define SDD_1_INP	427
#define SDD_1_CNTRL	426
#define SDD_1_OUTP3	425
#define SDD_2_INP	424
#define SDD_2_CNTRL	423
#define SDD_2_OUTP3	422
#define SDD_3_INP	421
#define SDD_3_CNTRL	420
#define SDD_3_OUTP3	419
#define SDD_4_INP	418
#define SDD_4_CNTRL	417
#define SDD_4_OUTP3	416
#define SDD_5_INP	415
#define SDD_5_CNTRL	414
#define SDD_5_OUTP3	413
#define SDD_6_INP	412
#define SDD_6_CNTRL	411
#define SDD_6_OUTP3	410
#define SDD_7_INP	409
#define SDD_7_CNTRL	408
#define SDD_7_OUTP3	407
#define SDD_8_INP	406
#define SDD_8_CNTRL	405
#define SDD_8_OUTP3	404
#define SDD_9_INP	403
#define SDD_9_CNTRL	402
#define SDD_9_OUTP3	401
#define SDD_10_INP	400
#define SDD_10_CNTRL	399
#define SDD_10_OUTP3	398
#define SDD_11_INP	397
#define SDD_11_CNTRL	396
#define SDD_11_OUTP3	395
#define SDD_12_INP	394
#define SDD_12_CNTRL	393
#define SDD_12_OUTP3	392
#define SDD_13_INP	391
#define SDD_13_CNTRL	390
#define SDD_13_OUTP3	389
#define SDD_14_INP	388
#define SDD_14_CNTRL	387
#define SDD_14_OUTP3	386
#define SDD_15_INP	385
#define SDD_15_CNTRL	384
#define SDD_15_OUTP3	383
#define SDD_16_INP	382
#define SDD_16_CNTRL	381
#define SDD_16_OUTP3	380
#define SDD_17_INP	379
#define SDD_17_CNTRL	378
#define SDD_17_OUTP3	377
#define SDD_18_INP	376
#define SDD_18_CNTRL	375
#define SDD_18_OUTP3	374
#define SDD_19_INP	373
#define SDD_19_CNTRL	372
#define SDD_19_OUTP3	371
#define SDD_20_INP	370
#define SDD_20_CNTRL	369
#define SDD_20_OUTP3	368
#define SDD_21_INP	367
#define SDD_21_CNTRL	366
#define SDD_21_OUTP3	365
#define SDD_22_INP	364
#define SDD_22_CNTRL	363
#define SDD_22_OUTP3	362
#define SDD_23_INP	361
#define SDD_23_CNTRL	360
#define SDD_23_OUTP3	359
#define SDD_24_INP	358
#define SDD_24_CNTRL	357
#define SDD_24_OUTP3	356
#define SDD_25_INP	355
#define SDD_25_CNTRL	354
#define SDD_25_OUTP3	353
#define SDD_26_INP	352
#define SDD_26_CNTRL	351
#define SDD_26_OUTP3	350
#define SDD_27_INP	349
#define SDD_27_CNTRL	348
#define SDD_27_OUTP3	347
#define SDD_28_INP	346
#define SDD_28_CNTRL	345
#define SDD_28_OUTP3	344
#define SDD_29_INP	343
#define SDD_29_CNTRL	342
#define SDD_29_OUTP3	341
#define SDD_30_INP	340
#define SDD_30_CNTRL	339
#define SDD_30_OUTP3	338
#define SDD_31_INP	337
#define SDD_31_CNTRL	336
#define SDD_31_OUTP3	335
#define SDCS_N_0_OUTP2	334
#define INTERNAL_333	333
#define SDCLK_0_CNTRL	332
#define SDCLK_0_OUTP3	331
#define SDCS_N_1_OUTP2	330
#define SDCS_N_2_OUTP2	329
#define SDWE_N_OUTP2	328
#define INTERNAL_327	327
#define SDCLK_1_CNTRL	326
#define SDCLK_1_OUTP3	325
#define SDRAS_N_OUTP2	324
#define SDCKE_OUTP2	323
#define SDCAS_N_OUTP2	322
#define INTERNAL_321	321
#define SDCLK_2_CNTRL	320
#define SDCLK_2_OUTP3	319
#define SDQM_0_OUTP2	318
#define SDQM_1_OUTP2	317
#define SDQM_2_OUTP2	316
#define SDQM_3_OUTP2	315
#define SDBA_0_OUTP2	314
#define SDBA_1_OUTP2	313
#define SDA_0_OUTP2	312
#define SDA_1_OUTP2	311
#define SDA_2_OUTP2	310
#define SDA_3_OUTP2	309
#define SDA_4_OUTP2	308
#define SDA_5_OUTP2	307
#define SDA_6_OUTP2	306
#define SDA_7_OUTP2	305
#define SDA_8_OUTP2	304
#define SDA_9_OUTP2	303
#define SDA_10_OUTP2	302
#define SDA_11_OUTP2	301
#define SDA_12_OUTP2	300
#define RESET_OUT_N_OUTP2 299
#define VDDXOK_INP	298
#define TSTEN_INP	297
#define ROMSEL_INP	296
#define ROMSIZ_INP	295
#define RESET_N_INP	294
#define GPIO_0_INP	293
#define GPIO_0_CNTRL	292
#define GPIO_0_OUTP3	291
#define GPIO_1_INP	290
#define GPIO_1_CNTRL	289
#define GPIO_1_OUTP3	288
#define TC_0_INP	287
#define TC_1_INP	286
#define GPIO_2_INP	285
#define GPIO_2_CNTRL	284
#define GPIO_2_OUTP3	283
#define GPIO_3_INP	282
#define GPIO_3_CNTRL	281
#define GPIO_3_OUTP3	280
#define GPIO_4_INP	279
#define GPIO_4_CNTRL	278
#define GPIO_4_OUTP3	277
#define GPIO_5_INP	276
#define GPIO_5_CNTRL	275
#define GPIO_5_OUTP3	274
#define GPIO_6_INP	273
#define GPIO_6_CNTRL	272
#define GPIO_6_OUTP3	271
#define TC_2_INP	270
#define TC_3_INP	269
#define GPIO_7_INP	268
#define GPIO_7_CNTRL	267
#define GPIO_7_OUTP3	266
#define PIOW_N_INP	265
#define PIOW_N_CNTRL	264
#define PIOW_N_OUTP3	263
#define PIOR_N_INP	262
#define PIOR_N_CNTRL	261
#define PIOR_N_OUTP3	260
#define PIOS16_N_INP	259
#define PWE_N_INP	258
#define PWE_N_CNTRL	257
#define PWE_N_OUTP3	256
#define POE_N_INP	255
#define POE_N_CNTRL	254
#define POE_N_OUTP3	253
#define PREG_N_INP	252
#define PREG_N_CNTRL	251
#define PREG_N_OUTP3	250
#define PWAIT_N_INP	249
#define PCE_N_0_INP	248
#define PCE_N_0_CNTRL	247
#define PCE_N_0_OUTP3	246
#define PCE_N_1_INP	245
#define PCE_N_1_CNTRL	244
#define PCE_N_1_OUTP3	243
#define LRD_N_0_INP	242
#define LRD_N_0_CNTRL	241
#define LRD_N_0_OUTP3	240
#define LRD_N_1_INP	239
#define LRD_N_1_CNTRL	238
#define LRD_N_1_OUTP3	237
#define LWR_N_0_INP	236
#define LWR_N_0_CNTRL	235
#define LWR_N_0_OUTP3	234
#define LWAIT_N_INP	233
#define EWAIT_N_INP	232
#define LCLK_OUTP2	231
#define LWR_N_1_INP	230
#define LWR_N_1_CNTRL	229
#define LWR_N_1_OUTP3	228
#define RD_0_INP	227
#define RD_0_CNTRL	226
#define RD_0_OUTP3	225
#define RD_1_INP	224
#define RD_1_CNTRL	223
#define RD_1_OUTP3	222
#define RD_2_INP	221
#define RD_2_CNTRL	220
#define RD_2_OUTP3	219
#define RD_3_INP	218
#define RD_3_CNTRL	217
#define RD_3_OUTP3	216
#define RD_4_INP	215
#define RD_4_CNTRL	214
#define RD_4_OUTP3	213
#define RD_5_INP	212
#define RD_5_CNTRL	211
#define RD_5_OUTP3	210
#define RD_6_INP	209
#define RD_6_CNTRL	208
#define RD_6_OUTP3	207
#define RD_7_INP	206
#define RD_7_CNTRL	205
#define RD_7_OUTP3	204
#define RD_8_INP	203
#define RD_8_CNTRL	202
#define RD_8_OUTP3	201
#define RD_9_INP	200
#define RD_9_CNTRL	199
#define RD_9_OUTP3	198
#define RD_10_INP	197
#define RD_10_CNTRL	196
#define RD_10_OUTP3	195
#define RD_11_INP	194
#define RD_11_CNTRL	193
#define RD_11_OUTP3	192
#define RD_12_INP	191
#define RD_12_CNTRL	190
#define RD_12_OUTP3	189
#define RD_13_INP	188
#define RD_13_CNTRL	187
#define RD_13_OUTP3	186
#define RD_14_INP	185
#define RD_14_CNTRL	184
#define RD_14_OUTP3	183
#define RD_15_INP	182
#define RD_15_CNTRL	181
#define RD_15_OUTP3	180
#define RD_16_INP	179
#define RD_16_CNTRL	178
#define RD_16_OUTP3	177
#define RD_17_INP	176
#define RD_17_CNTRL	175
#define RD_17_OUTP3	174
#define RD_18_INP	173
#define RD_18_CNTRL	172
#define RD_18_OUTP3	171
#define RD_19_INP	170
#define RD_19_CNTRL	169
#define RD_19_OUTP3	168
#define RD_20_INP	167
#define RD_20_CNTRL	166
#define RD_20_OUTP3	165
#define RD_21_INP	164
#define RD_21_CNTRL	163
#define RD_21_OUTP3	162
#define RD_22_INP	161
#define RD_22_CNTRL	160
#define RD_22_OUTP3	159
#define RD_23_INP	158
#define RD_23_CNTRL	157
#define RD_23_OUTP3	156
#define RD_24_INP	155
#define RD_24_CNTRL	154
#define RD_24_OUTP3	153
#define RD_25_INP	152
#define RD_25_CNTRL	151
#define RD_25_OUTP3	150
#define RD_26_INP	149
#define RD_26_CNTRL	148
#define RD_26_OUTP3	147
#define RD_27_INP	146
#define RD_27_CNTRL	145
#define RD_27_OUTP3	144
#define RD_28_INP	143
#define RD_28_CNTRL	142
#define RD_28_OUTP3	141
#define RD_29_INP	140
#define RD_29_CNTRL	139
#define RD_29_OUTP3	138
#define RD_30_INP	137
#define RD_30_CNTRL	136
#define RD_30_OUTP3	135
#define RD_31_INP	134
#define RD_31_CNTRL	133
#define RD_31_OUTP3	132
#define RAD_0_INP	131
#define RAD_0_CNTRL	130
#define RAD_0_OUTP3	129
#define RAD_1_INP	128
#define RAD_1_CNTRL	127
#define RAD_1_OUTP3	126
#define RAD_2_INP	125
#define RAD_2_CNTRL	124
#define RAD_2_OUTP3	123
#define RAD_3_INP	122
#define RAD_3_CNTRL	121
#define RAD_3_OUTP3	120
#define RAD_4_INP	119
#define RAD_4_CNTRL	118
#define RAD_4_OUTP3	117
#define RAD_5_INP	116
#define RAD_5_CNTRL	115
#define RAD_5_OUTP3	114
#define RAD_6_INP	113
#define RAD_6_CNTRL	112
#define RAD_6_OUTP3	111
#define RAD_7_INP	110
#define RAD_7_CNTRL	109
#define RAD_7_OUTP3	108
#define RAD_8_INP	107
#define RAD_8_CNTRL	106
#define RAD_8_OUTP3	105
#define RAD_9_INP	104
#define RAD_9_CNTRL	103
#define RAD_9_OUTP3	102
#define RAD_10_INP	101
#define RAD_10_CNTRL	100
#define RAD_10_OUTP3	99
#define RAD_11_INP	98
#define RAD_11_CNTRL	97
#define RAD_11_OUTP3	96
#define RAD_12_INP	95
#define RAD_12_CNTRL	94
#define RAD_12_OUTP3	93
#define RAD_13_INP	92
#define RAD_13_CNTRL	91
#define RAD_13_OUTP3	90
#define RAD_14_INP	89
#define RAD_14_CNTRL	88
#define RAD_14_OUTP3	87
#define RAD_15_INP	86
#define RAD_15_CNTRL	85
#define RAD_15_OUTP3	84
#define RAD_16_INP	83
#define RAD_16_CNTRL	82
#define RAD_16_OUTP3	81
#define RAD_17_INP	80
#define RAD_17_CNTRL	79
#define RAD_17_OUTP3	78
#define RAD_18_INP	77
#define RAD_18_CNTRL	76
#define RAD_18_OUTP3	75
#define RAD_19_INP	74
#define RAD_19_CNTRL	73
#define RAD_19_OUTP3	72
#define RAD_20_INP	71
#define RAD_20_CNTRL	70
#define RAD_20_OUTP3	69
#define RAD_21_INP	68
#define RAD_21_CNTRL	67
#define RAD_21_OUTP3	66
#define RAD_22_INP	65
#define RAD_22_CNTRL	64
#define RAD_22_OUTP3	63
#define RAD_23_INP	62
#define RAD_23_CNTRL	61
#define RAD_23_OUTP3	60
#define RAD_24_INP	59
#define RAD_24_CNTRL	58
#define RAD_24_OUTP3	57
#define RAD_25_INP	56
#define RAD_25_CNTRL	55
#define RAD_25_OUTP3	54
#define RAD_26_INP	53
#define RAD_26_CNTRL	52
#define RAD_26_OUTP3	51
#define RAD_27_INP	50
#define RAD_27_CNTRL	49
#define RAD_27_OUTP3	48
#define RAD_28_INP	47
#define RAD_28_CNTRL	46
#define RAD_28_OUTP3	45
#define RAD_29_INP	44
#define RAD_29_CNTRL	43
#define RAD_29_OUTP3	42
#define RAD_30_INP	41
#define RAD_30_CNTRL	40
#define RAD_30_OUTP3	39
#define RAD_31_INP	38
#define RAD_31_CNTRL	37
#define RAD_31_OUTP3	36
#define RBEN_N_0_INP	35
#define RBEN_N_0_CNTRL	34
#define RBEN_N_0_OUTP3	33
#define RBEN_N_1_INP	32
#define RBEN_N_1_CNTRL	31
#define RBEN_N_1_OUTP3	30
#define RBEN_N_2_INP	29
#define RBEN_N_2_CNTRL	28
#define RBEN_N_2_OUTP3	27
#define RBEN_N_3_INP	26
#define RBEN_N_3_CNTRL	25
#define RBEN_N_3_OUTP3	24
#define RWE_N_INP	23
#define RWE_N_CNTRL	22
#define RWE_N_OUTP3	21
#define ROE_N_INP	20
#define ROE_N_CNTRL	19
#define ROE_N_OUTP3	18
#define RCE_N_0_INP	17
#define RCE_N_0_CNTRL	16
#define RCE_N_0_OUTP3	15
#define RCE_N_1_INP	14
#define RCE_N_1_CNTRL	13
#define RCE_N_1_OUTP3	12
#define RCE_N_2_INP	11
#define RCE_N_2_CNTRL	10
#define RCE_N_2_OUTP3	9
#define RCE_N_3_INP	8
#define RCE_N_3_CNTRL	7
#define RCE_N_3_OUTP3	6
#define GPIO_8_INP	5
#define GPIO_8_CNTRL	4
#define GPIO_8_OUTP3	3
#define GPIO_9_INP	2
#define GPIO_9_CNTRL	1
#define GPIO_9_OUTP3	0

#endif
