$date
	Thu Sep 14 11:09:47 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q4_tb $end
$var wire 1 ! f $end
$var reg 3 " W [0:2] $end
$var integer 32 # i [31:0] $end
$scope module q $end
$var wire 3 $ W [0:2] $end
$var wire 1 ! f $end
$var wire 4 % Y [0:3] $end
$scope module d $end
$var wire 1 & En $end
$var wire 2 ' W [1:0] $end
$var reg 4 ( Y [0:3] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 (
b0 '
1&
b1000 %
b0 $
b0 #
b0 "
0!
$end
#5
b1 "
b1 $
b1 #
#10
b100 %
b100 (
b1 '
b10 "
b10 $
b10 #
#15
1!
b11 "
b11 $
b11 #
#20
0!
b10 %
b10 (
b10 '
b100 "
b100 $
b100 #
#25
1!
b101 "
b101 $
b101 #
#30
1!
b1 %
b1 (
b11 '
b110 "
b110 $
b110 #
#35
b111 "
b111 $
b111 #
#40
b1000 #
