Fitter report for Math
Tue Aug  8 07:50:25 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. PLL Usage Summary
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter RAM Summary
 23. Fitter DSP Block Usage Summary
 24. DSP Block Details
 25. Routing Usage Summary
 26. I/O Rules Summary
 27. I/O Rules Details
 28. I/O Rules Matrix
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing Summary
 32. Estimated Delay Added for Hold Timing Details
 33. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Tue Aug  8 07:50:25 2017       ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                   ; Math                                        ;
; Top-level Entity Name           ; Math                                        ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CEBA4F23C7                                 ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 1,270 / 18,480 ( 7 % )                      ;
; Total registers                 ; 1850                                        ;
; Total pins                      ; 2 / 224 ( < 1 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,673,920 / 3,153,920 ( 53 % )              ;
; Total RAM Blocks                ; 213 / 308 ( 69 % )                          ;
; Total DSP Blocks                ; 3 / 66 ( 5 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 4 ( 25 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; 5CEBA4F23C7         ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Device I/O Standard                                                        ; 3.3-V LVTTL         ;                                       ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC         ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                  ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz         ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Clamping Diode                                                             ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
; Advanced Physical Optimization                                             ; On                  ; On                                    ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.07        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  35.7%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                   ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                      ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; nios_design:inst|nios_design_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[16]~SCLR_LUT                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[17]~SCLR_LUT                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[18]~SCLR_LUT                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[19]~SCLR_LUT                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[20]~SCLR_LUT                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[21]~SCLR_LUT                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[22]~SCLR_LUT                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[23]~SCLR_LUT                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[24]~SCLR_LUT                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[25]~SCLR_LUT                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[26]~SCLR_LUT                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[27]~SCLR_LUT                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[28]~SCLR_LUT                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[29]~SCLR_LUT                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[30]~SCLR_LUT                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_math_0_avs_s0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_math_0_avs_s0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|has_pending_responses                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_ctrl_ld_signed                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_ctrl_ld_signed~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_ctrl_mul_lsw                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_ctrl_mul_lsw~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_ctrl_shift_rot                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_ctrl_shift_rot~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_dc_fill_active~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_dc_want_fill                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_dc_want_fill~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_dc_wb_rd_addr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_addr_active~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_addr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_inst_result[5]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_inst_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_inst_result[9]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_inst_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_inst_result[11]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_inst_result[11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_inst_result[31]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_mem_baddr[6]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_mem_baddr[6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_mem_baddr[13]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_mem_baddr[13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_mem_baddr[18]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_mem_baddr[18]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_mem_byte_en[2]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_mem_byte_en[2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_st_data[2]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_st_data[2]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_iw[8]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_iw[8]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_iw[9]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_iw[9]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_iw[10]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_iw[16]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_iw[18]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_iw[19]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_iw[19]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_pc[1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_pc[2]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_pc[3]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_pc[5]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_pc[7]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_pc[11]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_pc[14]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_pc[16]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_extra_pc[1]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_extra_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_extra_pc[3]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_extra_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_extra_pc[8]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_extra_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_iw[9]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_iw[9]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_logic_op[0]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_logic_op[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_pc[0]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_pc[3]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_pc[8]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_pc[14]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src1[3]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src1[12]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src1[16]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src1[20]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[6]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[11]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[11]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_valid_jmp_indirect                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_valid_jmp_indirect~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|F_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|F_pc[6]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|F_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|F_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|F_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_alu_result[4]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_alu_result[4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_alu_result[6]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_alu_result[6]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_alu_result[7]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_alu_result[7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_alu_result[8]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_alu_result[8]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_alu_result[10]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_alu_result[10]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_alu_result[18]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_alu_result[18]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_br_cond_taken_history[3]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_br_cond_taken_history[3]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_br_cond_taken_history[5]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_br_cond_taken_history[5]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_br_cond_taken_history[6]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_br_cond_taken_history[6]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_mem_byte_en[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_pc_plus_one[9]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_pc_plus_one[9]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_rot_mask[3]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_rot_mask[3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_rot_pass1                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_rot_pass1~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_st_data[17]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_st_data[17]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_wr_data[31]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_wr_data[31]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_address_line_field[2]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_address_line_field[2]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_address_tag_field[3]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_address_tag_field[3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_byteenable[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_readdata_d1[14]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_readdata_d1[14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_readdata_d1[19]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_readdata_d1[19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_readdata_d1[25]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_readdata_d1[25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_writedata[8]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_writedata[8]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_writedata[14]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_writedata[14]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_writedata[18]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_writedata[18]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_writedata[21]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_writedata[21]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_writedata[23]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_writedata[23]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_writedata[25]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset[2]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset[2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|ic_fill_tag[2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|ic_fill_tag[3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|ic_fill_tag[6]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|ic_fill_tag[6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~DUPLICATE                                                                                                       ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~DUPLICATE                                                                                                                ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~DUPLICATE                                                                                                                ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~DUPLICATE                                                                                                               ;                  ;                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~DUPLICATE                                                                                                               ;                  ;                       ;
; nios_design:inst|nios_design_timer_0:timer_0|counter_is_running                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_timer_0:timer_0|counter_is_running~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_design:inst|nios_design_timer_0:timer_0|internal_counter[13]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_design:inst|nios_design_timer_0:timer_0|internal_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE                                                                                                                        ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE                                                                                                           ;                  ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4178 ) ; 0.00 % ( 0 / 4178 )        ; 0.00 % ( 0 / 4178 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4178 ) ; 0.00 % ( 0 / 4178 )        ; 0.00 % ( 0 / 4178 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3992 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 168 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 18 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/chris/FPGA/Math/output_files/Math.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,270 / 18,480        ; 7 %   ;
; ALMs needed [=A-B+C]                                        ; 1,270                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,446 / 18,480        ; 8 %   ;
;         [a] ALMs used for LUT logic and registers           ; 541                   ;       ;
;         [b] ALMs used for LUT logic                         ; 588                   ;       ;
;         [c] ALMs used for registers                         ; 317                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 187 / 18,480          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 11 / 18,480           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 11                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 190 / 1,848           ; 10 %  ;
;     -- Logic LABs                                           ; 190                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 1,918                 ;       ;
;     -- 7 input functions                                    ; 51                    ;       ;
;     -- 6 input functions                                    ; 405                   ;       ;
;     -- 5 input functions                                    ; 452                   ;       ;
;     -- 4 input functions                                    ; 338                   ;       ;
;     -- <=3 input functions                                  ; 672                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 279                   ;       ;
; Dedicated logic registers                                   ; 1,850                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 1,716 / 36,960        ; 5 %   ;
;         -- Secondary logic registers                        ; 134 / 36,960          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 1,750                 ;       ;
;         -- Routing optimization registers                   ; 100                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 2 / 224               ; < 1 % ;
;     -- Clock pins                                           ; 1 / 9                 ; 11 %  ;
;     -- Dedicated input pins                                 ; 3 / 11                ; 27 %  ;
;                                                             ;                       ;       ;
; Global signals                                              ; 1                     ;       ;
; M10K blocks                                                 ; 213 / 308             ; 69 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,673,920 / 3,153,920 ; 53 %  ;
; Total block memory implementation bits                      ; 2,181,120 / 3,153,920 ; 69 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 3 / 66                ; 5 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 4                 ; 25 %  ;
; Global clocks                                               ; 1 / 16                ; 6 %   ;
; Quadrant clocks                                             ; 0 / 88                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 68                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 68                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 5.4% / 5.6% / 4.6%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 26.6% / 29.7% / 17.4% ;       ;
; Maximum fan-out                                             ; 1946                  ;       ;
; Highest non-global fan-out                                  ; 1488                  ;       ;
; Total fan-out                                               ; 19725                 ;       ;
; Average fan-out                                             ; 4.61                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                 ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1299 / 18480 ( 7 % )  ; 56 / 18480 ( < 1 % ) ; 0 / 18480 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1299                  ; 56                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1382 / 18480 ( 7 % )  ; 66 / 18480 ( < 1 % ) ; 0 / 18480 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 520                   ; 21                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 561                   ; 28                   ; 0                              ;
;         [c] ALMs used for registers                         ; 301                   ; 17                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 94 / 18480 ( < 1 % )  ; 10 / 18480 ( < 1 % ) ; 0 / 18480 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 11 / 18480 ( < 1 % )  ; 0 / 18480 ( 0 % )    ; 0 / 18480 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 11                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 183 / 1848 ( 10 % )   ; 10 / 1848 ( < 1 % )  ; 0 / 1848 ( 0 % )               ;
;     -- Logic LABs                                           ; 183                   ; 10                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 1826                  ; 92                   ; 0                              ;
;     -- 7 input functions                                    ; 48                    ; 3                    ; 0                              ;
;     -- 6 input functions                                    ; 394                   ; 11                   ; 0                              ;
;     -- 5 input functions                                    ; 431                   ; 21                   ; 0                              ;
;     -- 4 input functions                                    ; 323                   ; 15                   ; 0                              ;
;     -- <=3 input functions                                  ; 630                   ; 42                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 270                   ; 9                    ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;
;         -- Primary logic registers                          ; 1641 / 36960 ( 4 % )  ; 75 / 36960 ( < 1 % ) ; 0 / 36960 ( 0 % )              ;
;         -- Secondary logic registers                        ; 129 / 36960 ( < 1 % ) ; 5 / 36960 ( < 1 % )  ; 0 / 36960 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;
;         -- Design implementation registers                  ; 1674                  ; 76                   ; 0                              ;
;         -- Routing optimization registers                   ; 96                    ; 4                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
;                                                             ;                       ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ;
; I/O pins                                                    ; 0                     ; 0                    ; 2                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                              ;
; Total block memory bits                                     ; 1673920               ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 2181120               ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 213 / 308 ( 69 % )    ; 0 / 308 ( 0 % )      ; 0 / 308 ( 0 % )                ;
; DSP block                                                   ; 3 / 66 ( 4 % )        ; 0 / 66 ( 0 % )       ; 0 / 66 ( 0 % )                 ;
; Clock enable block                                          ; 0 / 104 ( 0 % )       ; 0 / 104 ( 0 % )      ; 1 / 104 ( < 1 % )              ;
; Fractional PLL                                              ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
; PLL Output Counter                                          ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )       ; 1 / 36 ( 2 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
;                                                             ;                       ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                                ;
;     -- Input Connections                                    ; 2103                  ; 116                  ; 1                              ;
;     -- Registered Input Connections                         ; 1776                  ; 89                   ; 0                              ;
;     -- Output Connections                                   ; 4                     ; 104                  ; 2112                           ;
;     -- Registered Output Connections                        ; 3                     ; 103                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;
;     -- Total Connections                                    ; 22224                 ; 700                  ; 2155                           ;
;     -- Registered Connections                               ; 9997                  ; 518                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                                ;
;     -- Top                                                  ; 0                     ; 107                  ; 2000                           ;
;     -- sld_hub:auto_hub                                     ; 107                   ; 0                    ; 113                            ;
;     -- hard_block:auto_generated_inst                       ; 2000                  ; 113                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;
;     -- Input Ports                                          ; 29                    ; 36                   ; 6                              ;
;     -- Output Ports                                         ; 4                     ; 54                   ; 11                             ;
;     -- Bidir Ports                                          ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 20                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 1                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 28                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 24                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 29                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 43                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; clk_clk       ; M9    ; 3B       ; 22           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; reset_reset_n ; P22   ; 5A       ; 54           ; 16           ; 54           ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; 2A       ; 0 / 16 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3A       ; 0 / 16 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 1 / 32 ( 3 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 0 / 48 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 1 / 16 ( 6 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 0 / 16 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7A       ; 0 / 48 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 0 / 32 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
+----------+----------------+---------------+--------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                   ;
+----------+------------+----------+------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage         ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; RREF                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 288        ; 9A       ; ^MSEL2                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                 ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 290        ; 9A       ; ^nCONFIG               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 264        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A6       ;            ; 8A       ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A7       ; 273        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A8       ; 271        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A9       ; 262        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A10      ; 260        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A11      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 242        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A13      ; 230        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A14      ; 218        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A15      ; 216        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A16      ;            ; 7A       ; VCCIO7A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A17      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A19      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A20      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A21      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A22      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 29         ; 2A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA2      ; 31         ; 2A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA3      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 53         ; 3A       ; ^AS_DATA2, DATA2       ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 79         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA8      ; 82         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA9      ; 89         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA10     ; 87         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA11     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 105        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA13     ; 113        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA14     ; 111        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA15     ; 116        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA16     ;            ; 4A       ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ; 127        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA18     ; 129        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA19     ; 130        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA20     ; 132        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA21     ;            ; 4A       ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA22     ; 137        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB1      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 55         ; 3A       ; ^AS_DATA1, DATA1       ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 57         ; 3A       ; ^AS_DATA0, ASDO, DATA0 ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 76         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB6      ; 74         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB7      ; 81         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB8      ; 84         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB9      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 98         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB11     ; 100        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB12     ; 108        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB13     ; 106        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB14     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 114        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB16     ;            ; 4A       ; VREFB4AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 119        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB18     ; 121        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB19     ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 122        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB21     ; 124        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB22     ; 135        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 266        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B6       ; 268        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B7       ; 270        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B8       ;            ; 8A       ; VREFB8AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 263        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B11      ; 250        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B12      ; 240        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B13      ; 228        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B14      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 225        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B16      ; 204        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B17      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B19      ;            ; 7A       ; VCCIO7A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B20      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B22      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C1       ; 16         ; 2A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; C2       ; 18         ; 2A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; C3       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 292        ; 9A       ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 272        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C7       ;            ; 8A       ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C8       ; 278        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C9       ; 265        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C10      ;            ; --       ; VCCPD7A8A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C11      ; 248        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C12      ;            ; 7A       ; VCCIO7A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C13      ; 241        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C14      ;            ; 7A       ; VREFB7AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 223        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C16      ; 206        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C17      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C18      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C19      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C20      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C21      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ;            ; 7A       ; VCCIO7A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 22         ; 2A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; D4       ;            ; 2A       ; VCCIO2A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 274        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D7       ; 276        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D8       ;            ; --       ; VCCPD7A8A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 277        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D10      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 247        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D13      ; 239        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D14      ;            ; --       ; VCCPD7A8A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; --       ; VCCPD7A8A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D17      ; 207        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D18      ;            ; --       ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E1       ;            ; --       ; VCCPD1A2A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E2       ; 20         ; 2A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; E3       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 289        ; 9A       ; ^MSEL3                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 282        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E8       ;            ; 8A       ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E9       ; 275        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E10      ; 267        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E11      ;            ; --       ; VCCPD7A8A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E12      ; 249        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E13      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 231        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E15      ; 215        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E16      ; 209        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E17      ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E19      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E22      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 291        ; 9A       ; ^MSEL4                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 280        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F8       ;            ; --       ; VCCPGM                 ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 269        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F10      ; 253        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F11      ;            ; 7A       ; VCCIO7A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F12      ; 238        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F13      ; 233        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F14      ; 226        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F15      ; 217        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F16      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 202        ; 7A       ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F19      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F21      ;            ; 7A       ; VCCIO7A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F22      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G1       ; 17         ; 2A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G2       ; 19         ; 2A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G3       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 287        ; 9A       ; ^nCE                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 279        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G7       ;            ; 8A       ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G8       ; 258        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G9       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 251        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G11      ; 236        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G12      ; 245        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G13      ; 237        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G14      ;            ; 7A       ; VCCIO7A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 224        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G16      ; 210        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G17      ; 208        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G18      ; 211        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G19      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G20      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G21      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G22      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 286        ; 9A       ; ^nSTATUS               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 281        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H7       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 256        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H9       ; 261        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H10      ; 234        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H11      ; 243        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H12      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 235        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H14      ; 227        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H15      ; 221        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H16      ; 219        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H17      ;            ; 7A       ; VCCIO7A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H18      ; 213        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H19      ;            ; --       ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H22      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ; 2A       ; VCCIO2A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J2       ;            ; --       ; VCCPD1A2A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 285        ; 9A       ; ^MSEL1                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 255        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J8       ; 257        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J9       ; 259        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J10      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 232        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J12      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 229        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J14      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 220        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J18      ; 214        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J19      ; 212        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J20      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J21      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J22      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 284        ; 9A       ; ^CONF_DONE             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 254        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K8       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 246        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K10      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 222        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K17      ; 178        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K18      ;            ; 5B       ; VCCIO5B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ; 205        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K20      ; 203        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K21      ; 183        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K22      ; 185        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L1       ; 21         ; 2A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L2       ; 23         ; 2A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L3       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 283        ; 9A       ; ^MSEL0                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 252        ; 8A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; L8       ; 244        ; 7A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; L9       ;            ;          ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 180        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L18      ; 184        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L19      ; 182        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L20      ;            ; 5B       ; VREFB5BN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 177        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 48         ; 3A       ; altera_reserved_tdo    ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; M6       ; 70         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; M7       ; 72         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; M8       ; 86         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; M9       ; 88         ; 3B       ; clk_clk                ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M10      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 172        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M17      ;            ; 5B       ; VCCPD5B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; M18      ; 176        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M19      ;            ; 5B       ; VCCIO5B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; M20      ; 179        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M21      ; 181        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M22      ; 175        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N1       ; 24         ; 2A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N2       ; 26         ; 2A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N3       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 64         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 80         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; N9       ; 104        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; N10      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 170        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N17      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; N19      ; 174        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N20      ; 171        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N21      ; 173        ; 5B       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N22      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 50         ; 3A       ; altera_reserved_tms    ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; P6       ; 62         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; P7       ; 73         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; P8       ; 78         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; P9       ; 102        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; P10      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 97         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; P13      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 142        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; P15      ;            ; --       ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 167        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P17      ; 169        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P18      ; 168        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P19      ; 166        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P20      ;            ; 5A       ; VCCIO5A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; P22      ; 164        ; 5A       ; reset_reset_n          ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R1       ;            ; 2A       ; VCCIO2A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R2       ;            ; --       ; VCCPD1A2A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 49         ; 3A       ; ^nCSO, DATA4           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 60         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; R6       ; 58         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; R7       ; 71         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; R8       ;            ; 3B       ; VCCIO3B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R9       ; 93         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; R10      ; 99         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; R11      ; 101        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; R12      ; 95         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; R13      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 144        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; R15      ; 161        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R16      ; 163        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R17      ; 165        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R18      ;            ; 5A       ; VCCIO5A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                 ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 162        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R22      ; 160        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 51         ; 3A       ; ^AS_DATA3, DATA3       ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; T7       ; 66         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; T8       ; 68         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; T9       ; 83         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; T10      ; 91         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; T11      ;            ; 3B       ; VCCIO3B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; T12      ; 110        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; T13      ; 112        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; T14      ; 126        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; T15      ; 159        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T16      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 157        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T18      ; 155        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T19      ; 154        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T20      ; 156        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T21      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 158        ; 5A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U1       ; 25         ; 2A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U2       ; 27         ; 2A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U3       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 67         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U7       ; 59         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U8       ; 61         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U9       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 85         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U11      ; 94         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U12      ; 96         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U13      ; 109        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U14      ;            ; 4A       ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U15      ; 128        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U16      ; 150        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U17      ; 152        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U18      ;            ; --       ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U20      ; 153        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U21      ; 151        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U22      ; 146        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 56         ; 3A       ; ^DCLK                  ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ; 52         ; 3A       ; altera_reserved_tck    ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; V6       ; 69         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V7       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                 ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 75         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V10      ; 77         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V11      ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 107        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V14      ; 118        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V15      ; 120        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V16      ; 134        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V17      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 149        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V19      ; 147        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V20      ; 131        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V21      ; 148        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V22      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ; 2A       ; VREFB2AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 28         ; 2A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W3       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 54         ; 3A       ; altera_reserved_tdi    ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; W6       ;            ; 3A       ; VCCPD3A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 63         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W9       ; 65         ; 3A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W10      ;            ; 3B       ; VCCIO3B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; --       ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W16      ; 136        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W17      ;            ; --       ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 133        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W20      ;            ; 4A       ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W21      ; 145        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W22      ; 140        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y1       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 30         ; 2A       ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y4       ;            ; 2A       ; VCCIO2A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y9       ; 92         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y10      ; 90         ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y11      ; 103        ; 3B       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y12      ;            ; 3B       ; VREFB3BN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y14      ; 115        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y15      ; 117        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y16      ; 123        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y17      ; 125        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y18      ;            ;          ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 141        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y20      ; 139        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y21      ; 143        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y22      ; 138        ; 4A       ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                                ;                           ;
+----------------------------------------------------------------------------------------------------------------+---------------------------+
; nios_design:inst|nios_design_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                           ;
;     -- PLL Type                                                                                                ; Integer PLL               ;
;     -- PLL Location                                                                                            ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                 ; none                      ;
;     -- PLL Bandwidth                                                                                           ; Auto                      ;
;         -- PLL Bandwidth Range                                                                                 ; 2000000 to 1500000 Hz     ;
;     -- Reference Clock Frequency                                                                               ; 100.0 MHz                 ;
;     -- Reference Clock Sourced by                                                                              ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                                       ; 300.0 MHz                 ;
;     -- PLL Operation Mode                                                                                      ; Direct                    ;
;     -- PLL Freq Min Lock                                                                                       ; 100.000000 MHz            ;
;     -- PLL Freq Max Lock                                                                                       ; 266.666666 MHz            ;
;     -- PLL Enable                                                                                              ; On                        ;
;     -- PLL Fractional Division                                                                                 ; N/A                       ;
;     -- M Counter                                                                                               ; 6                         ;
;     -- N Counter                                                                                               ; 2                         ;
;     -- PLL Refclk Select                                                                                       ;                           ;
;             -- PLL Refclk Select Location                                                                      ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                              ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                              ; ref_clk1                  ;
;             -- ADJPLLIN source                                                                                 ; N/A                       ;
;             -- CORECLKIN source                                                                                ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                              ; N/A                       ;
;             -- PLLIQCLKIN source                                                                               ; N/A                       ;
;             -- RXIQCLKIN source                                                                                ; N/A                       ;
;             -- CLKIN(0) source                                                                                 ; clk_clk~input             ;
;             -- CLKIN(1) source                                                                                 ; N/A                       ;
;             -- CLKIN(2) source                                                                                 ; N/A                       ;
;             -- CLKIN(3) source                                                                                 ; N/A                       ;
;     -- PLL Output Counter                                                                                      ;                           ;
;         -- nios_design:inst|nios_design_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                          ; 100.0 MHz                 ;
;             -- Output Clock Location                                                                           ; PLLOUTPUTCOUNTER_X0_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                          ; On                        ;
;             -- Duty Cycle                                                                                      ; 50.0000                   ;
;             -- Phase Shift                                                                                     ; 0.000000 degrees          ;
;             -- C Counter                                                                                       ; 3                         ;
;             -- C Counter PH Mux PRST                                                                           ; 0                         ;
;             -- C Counter PRST                                                                                  ; 1                         ;
;                                                                                                                ;                           ;
+----------------------------------------------------------------------------------------------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Math                                                                                                                   ; 1270.0 (57.5)        ; 1446.0 (59.1)                    ; 186.5 (1.6)                                       ; 10.5 (0.0)                       ; 0.0 (0.0)            ; 1918 (79)           ; 1850 (0)                  ; 0 (0)         ; 1673920           ; 213   ; 3          ; 2    ; 0            ; |Math                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |nios_design:inst|                                                                                                   ; 1159.0 (0.0)         ; 1321.9 (0.0)                     ; 173.4 (0.0)                                       ; 10.5 (0.0)                       ; 0.0 (0.0)            ; 1747 (0)            ; 1770 (0)                  ; 0 (0)         ; 1673920           ; 213   ; 3          ; 0    ; 0            ; |Math|nios_design:inst                                                                                                                                                                                                                                                                                                                                                                                                                         ; nios_design  ;
;       |altera_reset_controller:rst_controller|                                                                          ; 3.0 (2.8)            ; 8.0 (5.2)                        ; 5.0 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                  ; nios_design  ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                               ; 0.2 (0.2)            ; 1.3 (1.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                   ; nios_design  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                       ; nios_design  ;
;       |nios_design_mm_interconnect_0:mm_interconnect_0|                                                                 ; 122.4 (0.0)          ; 136.7 (0.0)                      ; 14.4 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 104 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                         ; nios_design  ;
;          |altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|                                                    ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                               ; nios_design  ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                            ; 5.2 (5.2)            ; 5.8 (5.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; nios_design  ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                     ; 4.6 (4.6)            ; 5.1 (5.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; nios_design  ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; nios_design  ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                              ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; nios_design  ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                    ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                               ; nios_design  ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                            ; nios_design  ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                                     ; nios_design  ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                              ; nios_design  ;
;          |altera_merlin_slave_translator:custom_math_0_avs_s0_translator|                                               ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_math_0_avs_s0_translator                                                                                                                                                                                                                                                                                                          ; nios_design  ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                       ; 4.3 (4.3)            ; 12.7 (12.7)                      ; 8.4 (8.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                  ; nios_design  ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                           ; nios_design  ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                         ; 4.5 (4.5)            ; 4.8 (4.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                    ; nios_design  ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                         ; 4.8 (4.8)            ; 4.9 (4.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                                    ; nios_design  ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                               ; 7.4 (7.4)            ; 7.4 (7.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                                                          ; nios_design  ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                        ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                                   ; nios_design  ;
;          |nios_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                    ; 6.5 (6.5)            ; 6.7 (6.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                               ; nios_design  ;
;          |nios_design_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                    ; 2.2 (2.2)            ; 2.8 (2.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                                                               ; nios_design  ;
;          |nios_design_mm_interconnect_0_cmd_mux:cmd_mux|                                                                ; 26.2 (24.6)          ; 28.4 (26.4)                      ; 2.3 (1.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 60 (56)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                           ; nios_design  ;
;             |altera_merlin_arbitrator:arb|                                                                              ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; nios_design  ;
;          |nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                        ; 17.2 (15.2)          ; 17.4 (15.5)                      ; 0.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                   ; nios_design  ;
;             |altera_merlin_arbitrator:arb|                                                                              ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; nios_design  ;
;          |nios_design_mm_interconnect_0_router_001:router_001|                                                          ; 4.2 (4.2)            ; 4.9 (4.9)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                     ; nios_design  ;
;          |nios_design_mm_interconnect_0_router_002:router_002|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                                     ; nios_design  ;
;          |nios_design_mm_interconnect_0_rsp_demux:rsp_demux|                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                       ; nios_design  ;
;          |nios_design_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                               ; nios_design  ;
;          |nios_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                        ; 11.7 (11.7)          ; 12.4 (12.4)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                   ; nios_design  ;
;          |nios_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                        ; 6.5 (6.5)            ; 6.7 (6.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                                                                   ; nios_design  ;
;       |nios_design_nios2_gen2_0:nios2_gen2_0|                                                                           ; 938.2 (0.0)          ; 1078.3 (0.0)                     ; 150.5 (0.0)                                       ; 10.4 (0.0)                       ; 0.0 (0.0)            ; 1328 (0)            ; 1613 (0)                  ; 0 (0)         ; 62720             ; 13    ; 3          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                   ; nios_design  ;
;          |nios_design_nios2_gen2_0_cpu:cpu|                                                                             ; 938.2 (803.7)        ; 1078.3 (919.5)                   ; 150.5 (124.8)                                     ; 10.4 (8.9)                       ; 0.0 (0.0)            ; 1328 (1159)         ; 1613 (1339)               ; 0 (0)         ; 62720             ; 13    ; 3          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                  ; nios_design  ;
;             |nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                                         ; nios_design  ;
;                |altsyncram:the_altsyncram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                                ; work         ;
;             |nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                                                 ; nios_design  ;
;                |altsyncram:the_altsyncram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                                        ; work         ;
;             |nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                                                   ; nios_design  ;
;                |altsyncram:the_altsyncram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                         ; work         ;
;                   |altsyncram_3pi1:auto_generated|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated                                                                                                                                                                                                          ; work         ;
;             |nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                                             ; nios_design  ;
;                |altsyncram:the_altsyncram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                                    ; work         ;
;             |nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                                                 ; nios_design  ;
;                |altsyncram:the_altsyncram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                        ; work         ;
;             |nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1920              ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                                   ; nios_design  ;
;                |altsyncram:the_altsyncram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1920              ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                         ; work         ;
;                   |altsyncram_rgj1:auto_generated|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1920              ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated                                                                                                                                                                                                          ; work         ;
;             |nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                                                ; nios_design  ;
;                |altera_mult_add:the_altmult_add_p1|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                             ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                       ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                             ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                       ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                             ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                       ; work         ;
;             |nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|                         ; 134.5 (30.3)         ; 158.8 (30.7)                     ; 25.7 (0.4)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 169 (5)             ; 274 (80)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                ; nios_design  ;
;                |nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|  ; 39.5 (0.0)           ; 54.8 (0.0)                       ; 16.3 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                          ; nios_design  ;
;                   |nios_design_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_design_nios2_gen2_0_cpu_debug_slave_sysclk| ; 7.1 (6.6)            ; 21.6 (19.9)                      ; 14.5 (13.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_design_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; nios_design  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                             ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_design_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                             ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_design_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                   |nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|       ; 30.8 (29.7)          ; 31.8 (30.7)                      ; 2.0 (2.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck                                                            ; nios_design  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                             ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                             ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                   |sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy|                                 ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy                                                                                      ; work         ;
;                |nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|        ; 4.8 (4.8)            ; 6.2 (6.2)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                ; nios_design  ;
;                |nios_design_nios2_gen2_0_cpu_nios2_oci_break:the_nios_design_nios2_gen2_0_cpu_nios2_oci_break|          ; 6.8 (6.8)            ; 11.8 (11.8)                      ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_break:the_nios_design_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                  ; nios_design  ;
;                |nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug|          ; 4.8 (4.3)            ; 5.0 (4.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                  ; nios_design  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                              ; work         ;
;                |nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|                ; 48.4 (48.4)          ; 50.2 (50.2)                      ; 2.2 (2.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 80 (80)             ; 53 (53)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                        ; nios_design  ;
;                   |nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram|        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; nios_design  ;
;                      |altsyncram:the_altsyncram|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; work         ;
;                         |altsyncram_kg91:auto_generated|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated                  ; work         ;
;             |nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                 ; nios_design  ;
;                |altsyncram:the_altsyncram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                        ; work         ;
;             |nios_design_nios2_gen2_0_cpu_register_bank_b_module:nios_design_nios2_gen2_0_cpu_register_bank_b|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_b_module:nios_design_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                 ; nios_design  ;
;                |altsyncram:the_altsyncram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_b_module:nios_design_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_b_module:nios_design_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                        ; work         ;
;       |nios_design_onchip_memory2_0:onchip_memory2_0|                                                                   ; 67.2 (0.7)           ; 69.2 (1.0)                       ; 2.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (1)              ; 3 (0)                     ; 0 (0)         ; 1611200           ; 200   ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                           ; nios_design  ;
;          |altsyncram:the_altsyncram|                                                                                    ; 66.5 (0.0)           ; 68.2 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (0)              ; 3 (0)                     ; 0 (0)         ; 1611200           ; 200   ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram_kpj1:auto_generated|                                                                            ; 66.5 (0.8)           ; 68.2 (1.3)                       ; 1.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (0)              ; 3 (3)                     ; 0 (0)         ; 1611200           ; 200   ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kpj1:auto_generated                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |decode_cla:decode3|                                                                                     ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kpj1:auto_generated|decode_cla:decode3                                                                                                                                                                                                                                                                                               ; work         ;
;                |mux_9hb:mux2|                                                                                           ; 62.7 (62.7)          ; 63.7 (63.7)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kpj1:auto_generated|mux_9hb:mux2                                                                                                                                                                                                                                                                                                     ; work         ;
;       |nios_design_pll_0:pll_0|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                                                 ; nios_design  ;
;          |altera_pll:altera_pll_i|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |nios_design_timer_0:timer_0|                                                                                     ; 28.3 (28.3)          ; 29.8 (29.8)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (56)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                             ; nios_design  ;
;    |sld_hub:auto_hub|                                                                                                   ; 53.5 (0.5)           ; 65.0 (0.5)                       ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (1)              ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|                     ; 53.0 (0.0)           ; 64.5 (0.0)                       ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                                                                             ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                          ; 53.0 (0.8)           ; 64.5 (2.3)                       ; 11.5 (1.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (1)              ; 80 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                               ; 52.3 (0.0)           ; 62.2 (0.0)                       ; 9.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                             ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                           ; 52.3 (31.8)          ; 62.2 (39.0)                      ; 9.9 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (56)             ; 75 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                                             ; 9.5 (9.5)            ; 11.2 (11.2)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                        ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                                           ; 10.9 (10.9)          ; 12.0 (12.0)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                      ; altera_sld   ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                        ;
+---------------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5 ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; clk_clk       ; Input    ; -- ; (0)  ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; reset_reset_n ; Input    ; -- ; --   ; (0)  ; -- ; -- ; --    ; --     ; --                     ; --                       ;
+---------------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                               ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk_clk                                                                                                                                           ;                   ;         ;
; reset_reset_n                                                                                                                                     ;                   ;         ;
;      - nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 0       ;
;      - nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 0       ;
;      - nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 0       ;
;      - nios_design:inst|nios_design_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                            ; 1                 ; 0       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                       ; Location                  ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y4_N3             ; 127     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y4_N3             ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                        ; FF_X5_Y3_N17              ; 205     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                         ; FF_X5_Y3_N32              ; 1487    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                           ; LABCELL_X19_Y7_N51        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                        ; LABCELL_X20_Y7_N3         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                ; FF_X36_Y7_N26             ; 25      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                             ; MLABCELL_X18_Y8_N27       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                      ; LABCELL_X20_Y8_N36        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                          ; LABCELL_X21_Y8_N30        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~1                                                                                                                                                                                                                                                                              ; LABCELL_X21_Y8_N48        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                  ; MLABCELL_X18_Y7_N54       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                      ; MLABCELL_X18_Y7_N24       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[2]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X21_Y7_N24        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[0]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X25_Y7_N36        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[0]~1                                                                                                                                                                                                                                                                                              ; LABCELL_X25_Y7_N45        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[2]~0                                                                                                                                                                                                                                                                                              ; MLABCELL_X23_Y7_N36       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                         ; FF_X29_Y7_N17             ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                ; FF_X49_Y7_N5              ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                              ; LABCELL_X32_Y10_N27       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_inst_result[12]~0                                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y6_N3         ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_inst_result[25]~1                                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y6_N45        ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                        ; FF_X28_Y6_N41             ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                        ; FF_X24_Y7_N8              ; 834     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[7]~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X37_Y8_N9        ; 14      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                            ; LABCELL_X25_Y7_N9         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y10_N57      ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                                            ; LABCELL_X50_Y8_N42        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                ; LABCELL_X35_Y6_N30        ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                             ; FF_X34_Y9_N44             ; 38      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y10_N45       ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                            ; FF_X34_Y7_N17             ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y10_N9        ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                        ; FF_X31_Y7_N50             ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[14]~1                                                                                                                                                                                                                                                                                                       ; LABCELL_X41_Y9_N39        ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|Equal314~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y10_N36       ; 36      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y10_N30       ; 167     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y6_N21        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X44_Y4_N27        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                                           ; FF_X28_Y6_N8              ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_ctrl_ld                                                                                                                                                                                                                                                                                                          ; FF_X42_Y6_N50             ; 30      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_st_data[17]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y5_N51        ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                                           ; LABCELL_X32_Y10_N21       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_address_offset_field[2]~1                                                                                                                                                                                                                                                                                        ; LABCELL_X24_Y7_N51        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_writedata[19]~0                                                                                                                                                                                                                                                                                                  ; MLABCELL_X23_Y7_N0        ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                                               ; MLABCELL_X28_Y5_N24       ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|dc_tag_wr_port_en~0                                                                                                                                                                                                                                                                                                ; MLABCELL_X28_Y5_N39       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                                   ; MLABCELL_X23_Y7_N18       ; 5       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                 ; FF_X26_Y7_N4              ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[2]~0                                                                                                                                                                                                                                                                                             ; LABCELL_X20_Y8_N54        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                             ; MLABCELL_X37_Y6_N27       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                              ; MLABCELL_X37_Y6_N6        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y6_N45        ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                        ; MLABCELL_X37_Y6_N15       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                       ; FF_X17_Y8_N11             ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_design_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                  ; FF_X14_Y5_N1              ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_design_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LABCELL_X2_Y4_N0          ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_design_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LABCELL_X16_Y6_N27        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_design_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b   ; MLABCELL_X9_Y5_N15        ; 36      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_design_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X4_Y3_N53              ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[1]~10                     ; LABCELL_X1_Y4_N33         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[1]~9                      ; LABCELL_X1_Y4_N30         ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[23]~21                    ; LABCELL_X1_Y3_N54         ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19                    ; LABCELL_X1_Y3_N18         ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15                    ; LABCELL_X1_Y3_N6          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir                                      ; LABCELL_X2_Y4_N3          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                  ; MLABCELL_X13_Y6_N12       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_break:the_nios_design_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~0                                                                                                                ; LABCELL_X16_Y6_N30        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_break:the_nios_design_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1                                                                                                                ; LABCELL_X2_Y4_N45         ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2                                                                                                                             ; LABCELL_X5_Y5_N48         ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~7                                                                                                                             ; LABCELL_X6_Y5_N57         ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~12                                                                                                                            ; MLABCELL_X9_Y5_N3         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                           ; MLABCELL_X13_Y6_N18       ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kpj1:auto_generated|decode_cla:decode3|w_anode1849w[3]                                                                                                                                                                                                                                                 ; LABCELL_X26_Y8_N45        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kpj1:auto_generated|decode_cla:decode3|w_anode1866w[3]                                                                                                                                                                                                                                                 ; LABCELL_X26_Y8_N12        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kpj1:auto_generated|decode_cla:decode3|w_anode1876w[3]                                                                                                                                                                                                                                                 ; LABCELL_X26_Y8_N27        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kpj1:auto_generated|decode_cla:decode3|w_anode1886w[3]                                                                                                                                                                                                                                                 ; LABCELL_X26_Y8_N0         ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kpj1:auto_generated|decode_cla:decode3|w_anode1896w[3]                                                                                                                                                                                                                                                 ; LABCELL_X26_Y8_N21        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kpj1:auto_generated|decode_cla:decode3|w_anode1906w[3]                                                                                                                                                                                                                                                 ; LABCELL_X26_Y8_N15        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kpj1:auto_generated|decode_cla:decode3|w_anode1916w[3]                                                                                                                                                                                                                                                 ; LABCELL_X26_Y8_N42        ; 8       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; 1940    ; Clock                                              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; nios_design:inst|nios_design_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X29_Y10_N6        ; 25      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_design:inst|nios_design_timer_0:timer_0|always0~1                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X29_Y10_N9        ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; reset_reset_n                                                                                                                                                                                                                                                                                                                                                                                              ; PIN_P22                   ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                          ; FF_X2_Y3_N32              ; 12      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                                                                 ; LABCELL_X5_Y2_N39         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                               ; MLABCELL_X4_Y2_N45        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                                                                                  ; LABCELL_X1_Y2_N42         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                                                                                                                                                  ; MLABCELL_X4_Y2_N51        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1                                                                                                                                                    ; LABCELL_X2_Y3_N51         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1                                                                                                                                     ; LABCELL_X5_Y2_N57         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~2                                                                                                                             ; LABCELL_X5_Y2_N45         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~1                                                                                                                        ; LABCELL_X5_Y2_N54         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                               ; FF_X1_Y2_N50              ; 16      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                              ; FF_X4_Y2_N53              ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                               ; FF_X1_Y2_N20              ; 10      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                        ; LABCELL_X6_Y2_N0          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                              ; FF_X5_Y2_N14              ; 30      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                            ; LABCELL_X5_Y2_N36         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                 ;
+---------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                            ; Location                  ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; nios_design:inst|nios_design_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; 1940    ; Global Clock         ; GCLK4            ; --                        ;
+---------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                               ;
+-----------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------+---------+
; nios_design:inst|altera_reset_controller:rst_controller|r_sync_rst                                  ; 1488    ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_mem_stall ; 834     ;
+-----------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                              ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0          ; None                             ; M10K_X46_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0          ; None                             ; M10K_X30_Y4_N0, M10K_X30_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 640     ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 1           ; 0          ; None                             ; M10K_X30_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0          ; None                             ; M10K_X38_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                             ; M10K_X38_Y8_N0, M10K_X30_Y6_N0, M10K_X30_Y7_N0, M10K_X38_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 15           ; 128          ; 15           ; yes                    ; no                      ; yes                    ; no                      ; 1920    ; 128                         ; 15                          ; 128                         ; 15                          ; 1920                ; 1           ; 0          ; None                             ; M10K_X38_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; None                             ; M10K_X11_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                             ; M10K_X46_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_b_module:nios_design_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                             ; M10K_X46_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kpj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                 ; AUTO ; Single Port      ; Single Clock ; 50350        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1611200 ; 50350                       ; 32                          ; --                          ; --                          ; 1611200             ; 200         ; 0          ; nios_design_onchip_memory2_0.hex ; M10K_X51_Y6_N0, M10K_X51_Y4_N0, M10K_X38_Y9_N0, M10K_X51_Y8_N0, M10K_X51_Y3_N0, M10K_X51_Y2_N0, M10K_X30_Y9_N0, M10K_X38_Y25_N0, M10K_X38_Y24_N0, M10K_X46_Y24_N0, M10K_X46_Y25_N0, M10K_X38_Y23_N0, M10K_X38_Y22_N0, M10K_X38_Y21_N0, M10K_X30_Y13_N0, M10K_X22_Y16_N0, M10K_X22_Y14_N0, M10K_X22_Y13_N0, M10K_X22_Y15_N0, M10K_X30_Y16_N0, M10K_X11_Y16_N0, M10K_X38_Y19_N0, M10K_X30_Y19_N0, M10K_X30_Y24_N0, M10K_X38_Y17_N0, M10K_X38_Y18_N0, M10K_X38_Y20_N0, M10K_X30_Y23_N0, M10K_X51_Y7_N0, M10K_X51_Y5_N0, M10K_X46_Y10_N0, M10K_X46_Y5_N0, M10K_X46_Y6_N0, M10K_X46_Y7_N0, M10K_X22_Y8_N0, M10K_X11_Y9_N0, M10K_X11_Y6_N0, M10K_X22_Y4_N0, M10K_X11_Y4_N0, M10K_X22_Y9_N0, M10K_X22_Y21_N0, M10K_X30_Y21_N0, M10K_X30_Y22_N0, M10K_X22_Y19_N0, M10K_X30_Y20_N0, M10K_X22_Y20_N0, M10K_X22_Y24_N0, M10K_X30_Y26_N0, M10K_X22_Y25_N0, M10K_X22_Y23_N0, M10K_X22_Y22_N0, M10K_X22_Y26_N0, M10K_X30_Y18_N0, M10K_X22_Y18_N0, M10K_X30_Y17_N0, M10K_X30_Y15_N0, M10K_X30_Y14_N0, M10K_X22_Y17_N0, M10K_X11_Y10_N0, M10K_X51_Y30_N0, M10K_X51_Y29_N0, M10K_X51_Y31_N0, M10K_X46_Y31_N0, M10K_X46_Y30_N0, M10K_X46_Y29_N0, M10K_X30_Y30_N0, M10K_X30_Y32_N0, M10K_X30_Y29_N0, M10K_X30_Y28_N0, M10K_X30_Y25_N0, M10K_X30_Y27_N0, M10K_X22_Y30_N0, M10K_X22_Y32_N0, M10K_X30_Y31_N0, M10K_X22_Y31_N0, M10K_X22_Y27_N0, M10K_X22_Y28_N0, M10K_X38_Y26_N0, M10K_X38_Y31_N0, M10K_X38_Y28_N0, M10K_X38_Y30_N0, M10K_X38_Y27_N0, M10K_X38_Y29_N0, M10K_X11_Y30_N0, M10K_X3_Y32_N0, M10K_X11_Y31_N0, M10K_X3_Y31_N0, M10K_X3_Y30_N0, M10K_X11_Y28_N0, M10K_X46_Y14_N0, M10K_X38_Y16_N0, M10K_X51_Y14_N0, M10K_X38_Y14_N0, M10K_X51_Y16_N0, M10K_X38_Y15_N0, M10K_X11_Y26_N0, M10K_X3_Y23_N0, M10K_X3_Y25_N0, M10K_X11_Y24_N0, M10K_X11_Y25_N0, M10K_X3_Y24_N0, M10K_X51_Y11_N0, M10K_X51_Y9_N0, M10K_X51_Y10_N0, M10K_X46_Y11_N0, M10K_X38_Y11_N0, M10K_X38_Y10_N0, M10K_X22_Y29_N0, M10K_X3_Y28_N0, M10K_X3_Y29_N0, M10K_X3_Y26_N0, M10K_X3_Y27_N0, M10K_X11_Y29_N0, M10K_X11_Y27_N0, M10K_X3_Y18_N0, M10K_X3_Y19_N0, M10K_X11_Y19_N0, M10K_X11_Y17_N0, M10K_X11_Y18_N0, M10K_X11_Y20_N0, M10K_X3_Y17_N0, M10K_X3_Y14_N0, M10K_X3_Y16_N0, M10K_X3_Y15_N0, M10K_X11_Y14_N0, M10K_X11_Y15_N0, M10K_X46_Y16_N0, M10K_X46_Y17_N0, M10K_X51_Y17_N0, M10K_X51_Y21_N0, M10K_X46_Y15_N0, M10K_X51_Y15_N0, M10K_X46_Y28_N0, M10K_X51_Y27_N0, M10K_X46_Y27_N0, M10K_X51_Y28_N0, M10K_X46_Y26_N0, M10K_X51_Y26_N0, M10K_X3_Y4_N0, M10K_X3_Y5_N0, M10K_X11_Y7_N0, M10K_X3_Y3_N0, M10K_X3_Y2_N0, M10K_X3_Y1_N0, M10K_X51_Y19_N0, M10K_X51_Y18_N0, M10K_X46_Y18_N0, M10K_X46_Y20_N0, M10K_X51_Y20_N0, M10K_X46_Y19_N0, M10K_X46_Y21_N0, M10K_X11_Y21_N0, M10K_X3_Y21_N0, M10K_X3_Y20_N0, M10K_X11_Y23_N0, M10K_X3_Y22_N0, M10K_X11_Y22_N0, M10K_X3_Y6_N0, M10K_X3_Y10_N0, M10K_X11_Y8_N0, M10K_X3_Y8_N0, M10K_X3_Y7_N0, M10K_X3_Y9_N0, M10K_X38_Y3_N0, M10K_X30_Y3_N0, M10K_X38_Y4_N0, M10K_X30_Y2_N0, M10K_X46_Y3_N0, M10K_X46_Y2_N0, M10K_X3_Y13_N0, M10K_X3_Y11_N0, M10K_X11_Y13_N0, M10K_X11_Y11_N0, M10K_X11_Y12_N0, M10K_X3_Y12_N0, M10K_X11_Y3_N0, M10K_X22_Y3_N0, M10K_X22_Y6_N0, M10K_X22_Y7_N0, M10K_X11_Y2_N0, M10K_X22_Y2_N0, M10K_X46_Y23_N0, M10K_X51_Y22_N0, M10K_X46_Y22_N0, M10K_X51_Y23_N0, M10K_X51_Y25_N0, M10K_X51_Y24_N0, M10K_X30_Y10_N0, M10K_X30_Y11_N0, M10K_X22_Y11_N0, M10K_X30_Y12_N0, M10K_X22_Y12_N0, M10K_X22_Y10_N0, M10K_X22_Y5_N0, M10K_X46_Y13_N0, M10K_X38_Y13_N0, M10K_X51_Y13_N0, M10K_X51_Y12_N0, M10K_X46_Y12_N0, M10K_X38_Y12_N0 ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18               ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                         ; Mode              ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X33_Y9_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X33_Y11_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X33_Y7_N0  ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+--------------------------------------------------------+
; Routing Usage Summary                                  ;
+------------------------------+-------------------------+
; Routing Resource Type        ; Usage                   ;
+------------------------------+-------------------------+
; Block interconnects          ; 8,504 / 140,056 ( 6 % ) ;
; C12 interconnects            ; 89 / 6,048 ( 1 % )      ;
; C2 interconnects             ; 2,450 / 54,648 ( 4 % )  ;
; C4 interconnects             ; 1,559 / 25,920 ( 6 % )  ;
; DQS bus muxes                ; 0 / 17 ( 0 % )          ;
; DQS-18 I/O buses             ; 0 / 17 ( 0 % )          ;
; DQS-9 I/O buses              ; 0 / 17 ( 0 % )          ;
; Direct links                 ; 346 / 140,056 ( < 1 % ) ;
; Global clocks                ; 1 / 16 ( 6 % )          ;
; Local interconnects          ; 868 / 36,960 ( 2 % )    ;
; Quadrant clocks              ; 0 / 88 ( 0 % )          ;
; R14 interconnects            ; 201 / 5,984 ( 3 % )     ;
; R14/C12 interconnect drivers ; 223 / 9,504 ( 2 % )     ;
; R3 interconnects             ; 3,413 / 60,192 ( 6 % )  ;
; R6 interconnects             ; 5,968 / 127,072 ( 5 % ) ;
; Spine clocks                 ; 4 / 120 ( 3 % )         ;
; Wire stub REs                ; 0 / 7,344 ( 0 % )       ;
+------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 2            ; 2            ; 0            ; 0            ; 6         ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 6         ; 6         ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 6            ; 4            ; 4            ; 6            ; 6            ; 0         ; 4            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 0         ; 0         ; 6            ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; clk_clk             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; reset_reset_n       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 147.2             ;
; I/O,altera_reserved_tck ; altera_reserved_tck  ; 5.5               ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                            ; Destination Register                                                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                            ; 1.979             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                            ; 1.973             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                    ; 1.848             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                    ; 1.814             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                               ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; 1.738             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                               ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; 1.048             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                            ; 1.027             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                            ; 1.027             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                            ; 1.027             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[6]  ; 1.022             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; 1.006             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                                              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; 0.995             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_break:the_nios_design_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]                                                                                                                                                  ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; 0.995             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; 0.995             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                                    ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; 0.995             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                    ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; 0.995             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                               ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; 0.995             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; 0.988             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                             ; 0.985             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; 0.983             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; 0.982             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                ; 0.976             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                             ; 0.972             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; 0.968             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; 0.968             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                ; 0.964             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; 0.963             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                         ; 0.960             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; 0.955             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                        ; 0.938             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                        ; 0.938             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                         ; 0.934             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                ; 0.924             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[12] ; 0.923             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; 0.922             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[2]  ; 0.922             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[4]  ; 0.922             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[10] ; 0.922             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[8]  ; 0.922             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; 0.920             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; 0.920             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; 0.920             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                         ; 0.918             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                         ; 0.918             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; 0.918             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; 0.915             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[13] ; 0.914             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ; 0.910             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ; 0.910             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[5]  ; 0.910             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ; 0.910             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[11] ; 0.910             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                         ; 0.910             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                         ; 0.910             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                         ; 0.910             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                         ; 0.910             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                         ; 0.910             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; 0.908             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                         ; 0.905             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; 0.902             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                         ; 0.901             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; 0.901             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; 0.901             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; 0.901             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; 0.900             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; 0.900             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                         ; 0.897             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                       ; 0.896             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                ; 0.895             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                         ; 0.889             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                ; 0.888             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                       ; 0.881             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                       ; 0.881             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; 0.879             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                    ; 0.878             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                    ; 0.878             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                    ; 0.878             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                         ; 0.878             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                         ; 0.876             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                         ; 0.872             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                ; 0.859             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; 0.848             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                            ; 0.767             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                            ; 0.767             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                            ; 0.767             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; 0.763             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_break:the_nios_design_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]                                                                                                                                                   ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; 0.738             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; 0.738             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                               ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; 0.738             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                             ; 0.730             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                             ; 0.730             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; 0.726             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                             ; 0.717             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                             ; 0.716             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                              ; 0.701             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                    ; 0.690             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                    ; 0.690             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                              ; 0.686             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                             ; 0.677             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                       ; 0.646             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device 5CEBA4F23C7 for design "Math"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "nios_design:inst|nios_design_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): nios_design:inst|nios_design_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 2200 fanout uses global clock CLKCTRL_G4
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Qsys/nios_design/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.sdc'
Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready is being clocked by clk_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 2 registers into blocks of type EC
    Extra Info (176218): Packed 80 registers into blocks of type DSP block
    Extra Info (176220): Created 16 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:06
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10
Info (170194): Fitter routing operations ending: elapsed time is 00:00:10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.42 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:11
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 2001 megabytes
    Info: Processing ended: Tue Aug  8 07:50:26 2017
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:01:24


