--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 15.397 ns
From           : reset
To             : div:inst31|loDiv[0]
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 21.163 ns
From           : aluSrcA:inst|aluSrcAOut[0]
To             : aluresult[26]
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 6.822 ns
From           : reset
To             : resetD2
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -2.139 ns
From           : reset
To             : unidadeControle:inst25|state.blm2_wait
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 37.15 MHz ( period = 26.918 ns )
From           : aluSrcA:inst|aluSrcAOut[0]
To             : Registrador:PC|Saida[9]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Hold: 'clk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : unidadeControle:inst25|muxregdst[1]
To             : regDST:inst15|regDSTOut[1]
From Clock     : clk
To Clock       : clk
Failed Paths   : 1667

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 1667

--------------------------------------------------------------------------------------

