	component xcvr_atxpll_prod is
		port (
			pll_refclk0       : in  std_logic := 'X'; -- clk
			tx_serial_clk_gxt : out std_logic;        -- clk
			pll_locked        : out std_logic;        -- pll_locked
			pll_cal_busy      : out std_logic         -- pll_cal_busy
		);
	end component xcvr_atxpll_prod;

