Group : uart_env_pkg::uart_interrupt_coverage_monitor::lsr_int_src_cg

===============================================================================
Group : uart_env_pkg::uart_interrupt_coverage_monitor::lsr_int_src_cg
===============================================================================
SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
  0.00   0.00    1      100    1        0            64           64                    


1 Instances:

SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME           
  0.00 1      100    1        0            64           64                    lsr_int_src_cg 




-------------------------------------------------------------------------------

Summary for Group   uart_env_pkg::uart_interrupt_coverage_monitor::lsr_int_src_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 9        9         0       0.00    


Variables for Group  uart_env_pkg::uart_interrupt_coverage_monitor::lsr_int_src_cg


VARIABLE        EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
LINE_STATUS_SRC 9        9         0       0.00    100  1      1        0                    


-------------------------------------------------------------------------------

Summary for Variable LINE_STATUS_SRC


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 9        9         0       0.00    


User Defined Bins for LINE_STATUS_SRC


Uncovered bins

NAME    COUNT AT LEAST NUMBER 
no_ints 0     1        1      
fe_pe   0     1        1      
oe_fe   0     1        1      
oe_pe   0     1        1      
bi_oe   0     1        1      
bi_only 0     1        1      
fe_only 0     1        1      
pe_only 0     1        1      
oe_only 0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : lsr_int_src_cg
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
  0.00 1      100    1        0            64           64                    


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                                          
  0.00   0.00    1      100    1        0            64           64                    uart_env_pkg::uart_interrupt_coverage_monitor::lsr_int_src_cg 



-------------------------------------------------------------------------------

Summary for Group Instance   lsr_int_src_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 9        9         0       0.00    


Variables for Group Instance  lsr_int_src_cg


VARIABLE        EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
LINE_STATUS_SRC 9        9         0       0.00    100  1      1        0                    


-------------------------------------------------------------------------------

Summary for Variable LINE_STATUS_SRC


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 9        9         0       0.00    


User Defined Bins for LINE_STATUS_SRC


Uncovered bins

NAME    COUNT AT LEAST NUMBER 
no_ints 0     1        1      
fe_pe   0     1        1      
oe_fe   0     1        1      
oe_pe   0     1        1      
bi_oe   0     1        1      
bi_only 0     1        1      
fe_only 0     1        1      
pe_only 0     1        1      
oe_only 0     1        1      


Group : uart_env_pkg::uart_interrupt_coverage_monitor::int_enable_cg

===============================================================================
Group : uart_env_pkg::uart_interrupt_coverage_monitor::int_enable_cg
===============================================================================
SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
 20.00  20.00    1      100    1        0            64           64                    


1 Instances:

SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME             
 20.00 1      100    1        0            64           64                    interrupt_enable 




-------------------------------------------------------------------------------

Summary for Group   uart_env_pkg::uart_interrupt_coverage_monitor::int_enable_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 15       12        3       20.00   


Variables for Group  uart_env_pkg::uart_interrupt_coverage_monitor::int_enable_cg


VARIABLE   EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
INT_SOURCE 15       12        3       20.00   100  1      1        0                    


-------------------------------------------------------------------------------

Summary for Variable INT_SOURCE


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 15       12        3       20.00   


User Defined Bins for INT_SOURCE


Uncovered bins

NAME                              COUNT AT LEAST NUMBER 
modem_status_rx_status_rx_tx_data 0     1        1      
modem_status_rx_status_tx_data    0     1        1      
modem_status_rx_status_rx_data    0     1        1      
modem_status_rx_status            0     1        1      
modem_status_rx_tx_data           0     1        1      
modem_status_rx_data              0     1        1      
rx_status_rx_tx_data              0     1        1      
rx_status_tx_data                 0     1        1      
rx_status_rx_data                 0     1        1      
rx_status_only                    0     1        1      
tx_data_only                      0     1        1      
rx_data_only                      0     1        1      


Excluded/Illegal bins

NAME       COUNT          
no_enables 0     Illegal 


Covered bins

NAME                 COUNT AT LEAST  
modem_status_tx_data 1     1        
rx_tx_data           396   1        
modem_status_only    954   1        


-------------------------------------------------------------------------------
===============================================================================
Group Instance : interrupt_enable
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
 20.00 1      100    1        0            64           64                    


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                                         
 20.00  20.00    1      100    1        0            64           64                    uart_env_pkg::uart_interrupt_coverage_monitor::int_enable_cg 



-------------------------------------------------------------------------------

Summary for Group Instance   interrupt_enable



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 15       12        3       20.00   


Variables for Group Instance  interrupt_enable


VARIABLE   EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
INT_SOURCE 15       12        3       20.00   100  1      1        0                    


-------------------------------------------------------------------------------

Summary for Variable INT_SOURCE


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 15       12        3       20.00   


User Defined Bins for INT_SOURCE


Uncovered bins

NAME                              COUNT AT LEAST NUMBER 
modem_status_rx_status_rx_tx_data 0     1        1      
modem_status_rx_status_tx_data    0     1        1      
modem_status_rx_status_rx_data    0     1        1      
modem_status_rx_status            0     1        1      
modem_status_rx_tx_data           0     1        1      
modem_status_rx_data              0     1        1      
rx_status_rx_tx_data              0     1        1      
rx_status_tx_data                 0     1        1      
rx_status_rx_data                 0     1        1      
rx_status_only                    0     1        1      
tx_data_only                      0     1        1      
rx_data_only                      0     1        1      


Excluded/Illegal bins

NAME       COUNT          
no_enables 0     Illegal 


Covered bins

NAME                 COUNT AT LEAST  
modem_status_tx_data 1     1        
rx_tx_data           396   1        
modem_status_only    954   1        


Group : uart_env_pkg::uart_interrupt_coverage_monitor::int_enable_src_cg

===============================================================================
Group : uart_env_pkg::uart_interrupt_coverage_monitor::int_enable_src_cg
===============================================================================
SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
 29.17  29.17    1      100    1        0            64           64                    


1 Instances:

SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                        
 29.17 1      100    1        0            64           64                    interrupt_enable_and_source 




-------------------------------------------------------------------------------

Summary for Group   uart_env_pkg::uart_interrupt_coverage_monitor::int_enable_src_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 20       14        6       40.00   
Crosses   40       37        3       7.50    


Variables for Group  uart_env_pkg::uart_interrupt_coverage_monitor::int_enable_src_cg


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
IIR      5        2         3       60.00   100  1      1        0                    
IEN      15       12        3       20.00   100  1      1        0                    


Crosses for Group  uart_env_pkg::uart_interrupt_coverage_monitor::int_enable_src_cg


CROSS  EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
ID_IEN 40       37        3       7.50    100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable IIR


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 5        2         3       60.00   


User Defined Bins for IIR


Uncovered bins

NAME      COUNT AT LEAST NUMBER 
timeout   0     1        1      
rx_status 0     1        1      


Excluded/Illegal bins

NAME        COUNT           
invalid_src 0     Illegal  
no_ints     0     Excluded 


Covered bins

NAME         COUNT AT LEAST  
modem_status 103   1        
tx_data      99    1        
rx_data      142   1        


-------------------------------------------------------------------------------

Summary for Variable IEN


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 15       12        3       20.00   


User Defined Bins for IEN


Uncovered bins

NAME                              COUNT AT LEAST NUMBER 
modem_status_rx_status_rx_tx_data 0     1        1      
modem_status_rx_status_tx_data    0     1        1      
modem_status_rx_status_rx_data    0     1        1      
modem_status_rx_status            0     1        1      
modem_status_rx_tx_data           0     1        1      
modem_status_rx_data              0     1        1      
rx_status_rx_tx_data              0     1        1      
rx_status_tx_data                 0     1        1      
rx_status_rx_data                 0     1        1      
rx_status_only                    0     1        1      
tx_data_only                      0     1        1      
rx_data_only                      0     1        1      


Excluded/Illegal bins

NAME       COUNT          
no_enables 0     Illegal 


Covered bins

NAME                 COUNT AT LEAST  
modem_status_tx_data 1     1        
rx_tx_data           335   1        
modem_status_only    112   1        


-------------------------------------------------------------------------------

Summary for Cross ID_IEN


Samples crossed: IIR IEN
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              40       37        3       7.50    37      
Automatically Generated Cross Bins 40       37        3       7.50    37      
User Defined Cross Bins            0        0         0                       


Automatically Generated Cross Bins for ID_IEN


Uncovered bins

IIR            IEN                                                                                                                                                                                                    COUNT AT LEAST NUMBER 
[modem_status] [modem_status_rx_status_rx_tx_data , modem_status_rx_status_tx_data , modem_status_rx_status_rx_data , modem_status_rx_status , modem_status_rx_tx_data , modem_status_tx_data , modem_status_rx_data] --    --       7      
[tx_data]      [modem_status_rx_status_rx_tx_data , modem_status_rx_status_tx_data]                                                                                                                                   --    --       2      
[tx_data]      [modem_status_rx_tx_data , modem_status_tx_data]                                                                                                                                                       --    --       2      
[tx_data]      [rx_status_rx_tx_data , rx_status_tx_data]                                                                                                                                                             --    --       2      
[tx_data]      [tx_data_only]                                                                                                                                                                                         0     1        1      
[timeout]      [modem_status_rx_status_rx_tx_data , modem_status_rx_status_tx_data , modem_status_rx_status_rx_data , modem_status_rx_status]                                                                         --    --       4      
[timeout]      [rx_status_rx_tx_data , rx_status_tx_data , rx_status_rx_data]                                                                                                                                         --    --       3      
[timeout]      [rx_status_only]                                                                                                                                                                                       0     1        1      
[rx_data]      [modem_status_rx_status_rx_tx_data]                                                                                                                                                                    0     1        1      
[rx_data]      [modem_status_rx_status_rx_data]                                                                                                                                                                       0     1        1      
[rx_data]      [modem_status_rx_tx_data]                                                                                                                                                                              0     1        1      
[rx_data]      [modem_status_rx_data , rx_status_rx_tx_data]                                                                                                                                                          --    --       2      
[rx_data]      [rx_status_rx_data]                                                                                                                                                                                    0     1        1      
[rx_data]      [rx_data_only]                                                                                                                                                                                         0     1        1      
[rx_status]    [modem_status_rx_status_rx_tx_data , modem_status_rx_status_tx_data , modem_status_rx_status_rx_data , modem_status_rx_status]                                                                         --    --       4      
[rx_status]    [rx_status_rx_tx_data , rx_status_tx_data , rx_status_rx_data]                                                                                                                                         --    --       3      
[rx_status]    [rx_status_only]                                                                                                                                                                                       0     1        1      


Covered bins

IIR          IEN               COUNT AT LEAST  
modem_status modem_status_only 103   1        
tx_data      rx_tx_data        99    1        
rx_data      rx_tx_data        142   1        


User Defined Cross Bins for ID_IEN


Excluded/Illegal bins

NAME                       COUNT           
rx_not_enabled             0     Excluded 
tx_not_enabled             0     Excluded 
rx_line_status_not_enabled 0     Excluded 
modem_status_not_enabled   0     Excluded 


-------------------------------------------------------------------------------
===============================================================================
Group Instance : interrupt_enable_and_source
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
 29.17 1      100    1        0            64           64                    


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                                             
 29.17  29.17    1      100    1        0            64           64                    uart_env_pkg::uart_interrupt_coverage_monitor::int_enable_src_cg 



-------------------------------------------------------------------------------

Summary for Group Instance   interrupt_enable_and_source



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 20       14        6       40.00   
Crosses   40       37        3       7.50    


Variables for Group Instance  interrupt_enable_and_source


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
IIR      5        2         3       60.00   100  1      1        0                    
IEN      15       12        3       20.00   100  1      1        0                    


Crosses for Group Instance  interrupt_enable_and_source


CROSS  EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
ID_IEN 40       37        3       7.50    100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable IIR


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 5        2         3       60.00   


User Defined Bins for IIR


Uncovered bins

NAME      COUNT AT LEAST NUMBER 
timeout   0     1        1      
rx_status 0     1        1      


Excluded/Illegal bins

NAME        COUNT           
invalid_src 0     Illegal  
no_ints     0     Excluded 


Covered bins

NAME         COUNT AT LEAST  
modem_status 103   1        
tx_data      99    1        
rx_data      142   1        


-------------------------------------------------------------------------------

Summary for Variable IEN


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 15       12        3       20.00   


User Defined Bins for IEN


Uncovered bins

NAME                              COUNT AT LEAST NUMBER 
modem_status_rx_status_rx_tx_data 0     1        1      
modem_status_rx_status_tx_data    0     1        1      
modem_status_rx_status_rx_data    0     1        1      
modem_status_rx_status            0     1        1      
modem_status_rx_tx_data           0     1        1      
modem_status_rx_data              0     1        1      
rx_status_rx_tx_data              0     1        1      
rx_status_tx_data                 0     1        1      
rx_status_rx_data                 0     1        1      
rx_status_only                    0     1        1      
tx_data_only                      0     1        1      
rx_data_only                      0     1        1      


Excluded/Illegal bins

NAME       COUNT          
no_enables 0     Illegal 


Covered bins

NAME                 COUNT AT LEAST  
modem_status_tx_data 1     1        
rx_tx_data           335   1        
modem_status_only    112   1        


-------------------------------------------------------------------------------

Summary for Cross ID_IEN


Samples crossed: IIR IEN
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              40       37        3       7.50    37      
Automatically Generated Cross Bins 40       37        3       7.50    37      
User Defined Cross Bins            0        0         0                       


Automatically Generated Cross Bins for ID_IEN


Uncovered bins

IIR            IEN                                                                                                                                                                                                    COUNT AT LEAST NUMBER 
[modem_status] [modem_status_rx_status_rx_tx_data , modem_status_rx_status_tx_data , modem_status_rx_status_rx_data , modem_status_rx_status , modem_status_rx_tx_data , modem_status_tx_data , modem_status_rx_data] --    --       7      
[tx_data]      [modem_status_rx_status_rx_tx_data , modem_status_rx_status_tx_data]                                                                                                                                   --    --       2      
[tx_data]      [modem_status_rx_tx_data , modem_status_tx_data]                                                                                                                                                       --    --       2      
[tx_data]      [rx_status_rx_tx_data , rx_status_tx_data]                                                                                                                                                             --    --       2      
[tx_data]      [tx_data_only]                                                                                                                                                                                         0     1        1      
[timeout]      [modem_status_rx_status_rx_tx_data , modem_status_rx_status_tx_data , modem_status_rx_status_rx_data , modem_status_rx_status]                                                                         --    --       4      
[timeout]      [rx_status_rx_tx_data , rx_status_tx_data , rx_status_rx_data]                                                                                                                                         --    --       3      
[timeout]      [rx_status_only]                                                                                                                                                                                       0     1        1      
[rx_data]      [modem_status_rx_status_rx_tx_data]                                                                                                                                                                    0     1        1      
[rx_data]      [modem_status_rx_status_rx_data]                                                                                                                                                                       0     1        1      
[rx_data]      [modem_status_rx_tx_data]                                                                                                                                                                              0     1        1      
[rx_data]      [modem_status_rx_data , rx_status_rx_tx_data]                                                                                                                                                          --    --       2      
[rx_data]      [rx_status_rx_data]                                                                                                                                                                                    0     1        1      
[rx_data]      [rx_data_only]                                                                                                                                                                                         0     1        1      
[rx_status]    [modem_status_rx_status_rx_tx_data , modem_status_rx_status_tx_data , modem_status_rx_status_rx_data , modem_status_rx_status]                                                                         --    --       4      
[rx_status]    [rx_status_rx_tx_data , rx_status_tx_data , rx_status_rx_data]                                                                                                                                         --    --       3      
[rx_status]    [rx_status_only]                                                                                                                                                                                       0     1        1      


Covered bins

IIR          IEN               COUNT AT LEAST  
modem_status modem_status_only 103   1        
tx_data      rx_tx_data        99    1        
rx_data      rx_tx_data        142   1        


User Defined Cross Bins for ID_IEN


Excluded/Illegal bins

NAME                       COUNT           
rx_not_enabled             0     Excluded 
tx_not_enabled             0     Excluded 
rx_line_status_not_enabled 0     Excluded 
modem_status_not_enabled   0     Excluded 


Group : uart_env_pkg::uart_reg_access_coverage_monitor::lsr_read_cg

===============================================================================
Group : uart_env_pkg::uart_reg_access_coverage_monitor::lsr_read_cg
===============================================================================
SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
 54.17  54.17    1      100    1        0            64           64                    


1 Instances:

SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME        
 54.17 1      100    1        0            64           64                    lsr_read_cg 




-------------------------------------------------------------------------------

Summary for Group   uart_env_pkg::uart_reg_access_coverage_monitor::lsr_read_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 14       5         9       61.11   
Crosses   8        7         1       12.50   


Variables for Group  uart_env_pkg::uart_reg_access_coverage_monitor::lsr_read_cg


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
RX_DATA  3        1         2       66.67   100  1      1        0                    
PE       2        1         1       50.00   100  1      1        0                    
FE       2        1         1       50.00   100  1      1        0                    
BI       2        1         1       50.00   100  1      1        0                    
TX_DATA  3        0         3       100.00  100  1      1        0                    
FIFOERR  2        1         1       50.00   100  1      1        0                    


Crosses for Group  uart_env_pkg::uart_reg_access_coverage_monitor::lsr_read_cg


CROSS             EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
FIFO_ERROR_STATUS 8        7         1       12.50   100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable RX_DATA


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 3        1         2       66.67   


User Defined Bins for RX_DATA


Uncovered bins

NAME    COUNT AT LEAST NUMBER 
overrun 0     1        1      


Excluded/Illegal bins

NAME           COUNT          
invalid_status 0     Illegal 


Covered bins

NAME  COUNT AT LEAST  
dr    155   1        
empty 10697 1        


-------------------------------------------------------------------------------

Summary for Variable PE


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        1         1       50.00   


User Defined Bins for PE


Uncovered bins

NAME COUNT AT LEAST NUMBER 
pe   0     1        1      


Covered bins

NAME  COUNT AT LEAST  
no_pe 10852 1        


-------------------------------------------------------------------------------

Summary for Variable FE


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        1         1       50.00   


User Defined Bins for FE


Uncovered bins

NAME COUNT AT LEAST NUMBER 
fe   0     1        1      


Covered bins

NAME  COUNT AT LEAST  
no_fe 10852 1        


-------------------------------------------------------------------------------

Summary for Variable BI


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        1         1       50.00   


User Defined Bins for BI


Uncovered bins

NAME COUNT AT LEAST NUMBER 
bi   0     1        1      


Covered bins

NAME  COUNT AT LEAST  
no_bi 10852 1        


-------------------------------------------------------------------------------

Summary for Variable TX_DATA


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 3        0         3       100.00  


User Defined Bins for TX_DATA


Excluded/Illegal bins

NAME           COUNT          
invalid_status 0     Illegal 


Covered bins

NAME       COUNT AT LEAST  
fifo_empty 2247  1        
full       7129  1        
empty      1476  1        


-------------------------------------------------------------------------------

Summary for Variable FIFOERR


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        1         1       50.00   


User Defined Bins for FIFOERR


Uncovered bins

NAME       COUNT AT LEAST NUMBER 
fifo_error 0     1        1      


Covered bins

NAME          COUNT AT LEAST  
no_fifo_error 10852 1        


-------------------------------------------------------------------------------

Summary for Cross FIFO_ERROR_STATUS


Samples crossed: PE FE BI FIFOERR
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              8        7         1       12.50   7       
Automatically Generated Cross Bins 8        7         1       12.50   7       
User Defined Cross Bins            0        0         0                       


Automatically Generated Cross Bins for FIFO_ERROR_STATUS


Element holes

PE      FE   BI FIFOERR      COUNT AT LEAST NUMBER 
[no_pe] [fe] *  [fifo_error] --    --       2      
[pe]    *    *  [fifo_error] --    --       4      


Uncovered bins

PE      FE      BI   FIFOERR      COUNT AT LEAST NUMBER 
[no_pe] [no_fe] [bi] [fifo_error] 0     1        1      


Covered bins

PE    FE    BI    FIFOERR       COUNT AT LEAST  
no_pe no_fe no_bi no_fifo_error 10852 1        


User Defined Cross Bins for FIFO_ERROR_STATUS


Excluded/Illegal bins

NAME               COUNT          
invalid_fifo_error 0     Illegal 
missing_fifo_error 0     Illegal 


-------------------------------------------------------------------------------
===============================================================================
Group Instance : lsr_read_cg
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
 54.17 1      100    1        0            64           64                    


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                                        
 54.17  54.17    1      100    1        0            64           64                    uart_env_pkg::uart_reg_access_coverage_monitor::lsr_read_cg 



-------------------------------------------------------------------------------

Summary for Group Instance   lsr_read_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 14       5         9       61.11   
Crosses   8        7         1       12.50   


Variables for Group Instance  lsr_read_cg


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
RX_DATA  3        1         2       66.67   100  1      1        0                    
PE       2        1         1       50.00   100  1      1        0                    
FE       2        1         1       50.00   100  1      1        0                    
BI       2        1         1       50.00   100  1      1        0                    
TX_DATA  3        0         3       100.00  100  1      1        0                    
FIFOERR  2        1         1       50.00   100  1      1        0                    


Crosses for Group Instance  lsr_read_cg


CROSS             EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
FIFO_ERROR_STATUS 8        7         1       12.50   100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable RX_DATA


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 3        1         2       66.67   


User Defined Bins for RX_DATA


Uncovered bins

NAME    COUNT AT LEAST NUMBER 
overrun 0     1        1      


Excluded/Illegal bins

NAME           COUNT          
invalid_status 0     Illegal 


Covered bins

NAME  COUNT AT LEAST  
dr    155   1        
empty 10697 1        


-------------------------------------------------------------------------------

Summary for Variable PE


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        1         1       50.00   


User Defined Bins for PE


Uncovered bins

NAME COUNT AT LEAST NUMBER 
pe   0     1        1      


Covered bins

NAME  COUNT AT LEAST  
no_pe 10852 1        


-------------------------------------------------------------------------------

Summary for Variable FE


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        1         1       50.00   


User Defined Bins for FE


Uncovered bins

NAME COUNT AT LEAST NUMBER 
fe   0     1        1      


Covered bins

NAME  COUNT AT LEAST  
no_fe 10852 1        


-------------------------------------------------------------------------------

Summary for Variable BI


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        1         1       50.00   


User Defined Bins for BI


Uncovered bins

NAME COUNT AT LEAST NUMBER 
bi   0     1        1      


Covered bins

NAME  COUNT AT LEAST  
no_bi 10852 1        


-------------------------------------------------------------------------------

Summary for Variable TX_DATA


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 3        0         3       100.00  


User Defined Bins for TX_DATA


Excluded/Illegal bins

NAME           COUNT          
invalid_status 0     Illegal 


Covered bins

NAME       COUNT AT LEAST  
fifo_empty 2247  1        
full       7129  1        
empty      1476  1        


-------------------------------------------------------------------------------

Summary for Variable FIFOERR


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        1         1       50.00   


User Defined Bins for FIFOERR


Uncovered bins

NAME       COUNT AT LEAST NUMBER 
fifo_error 0     1        1      


Covered bins

NAME          COUNT AT LEAST  
no_fifo_error 10852 1        


-------------------------------------------------------------------------------

Summary for Cross FIFO_ERROR_STATUS


Samples crossed: PE FE BI FIFOERR
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              8        7         1       12.50   7       
Automatically Generated Cross Bins 8        7         1       12.50   7       
User Defined Cross Bins            0        0         0                       


Automatically Generated Cross Bins for FIFO_ERROR_STATUS


Element holes

PE      FE   BI FIFOERR      COUNT AT LEAST NUMBER 
[no_pe] [fe] *  [fifo_error] --    --       2      
[pe]    *    *  [fifo_error] --    --       4      


Uncovered bins

PE      FE      BI   FIFOERR      COUNT AT LEAST NUMBER 
[no_pe] [no_fe] [bi] [fifo_error] 0     1        1      


Covered bins

PE    FE    BI    FIFOERR       COUNT AT LEAST  
no_pe no_fe no_bi no_fifo_error 10852 1        


User Defined Cross Bins for FIFO_ERROR_STATUS


Excluded/Illegal bins

NAME               COUNT          
invalid_fifo_error 0     Illegal 
missing_fifo_error 0     Illegal 


Group : uart_tb.APB_PROTOCOL_MONITOR::APB_accesses_cg

===============================================================================
Group : uart_tb.APB_PROTOCOL_MONITOR::APB_accesses_cg
===============================================================================
SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
 66.67  66.67    1      100    1        0            64           64                    


1 Instances:

SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME               
 66.67 1      100    1        0            64           64                    APB_protocol_cg[0] 




-------------------------------------------------------------------------------

Summary for Group   uart_tb.APB_PROTOCOL_MONITOR::APB_accesses_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 4        1         3       75.00   
Crosses   4        2         2       50.00   


Variables for Group  uart_tb.APB_PROTOCOL_MONITOR::APB_accesses_cg


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
RW       2        0         2       100.00  100  1      1        0                    
ERR      2        1         1       50.00   100  1      1        0                    


Crosses for Group  uart_tb.APB_PROTOCOL_MONITOR::APB_accesses_cg


CROSS   EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
APB_CVR 4        2         2       50.00   100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable RW


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        0         2       100.00  


User Defined Bins for RW


Bins

NAME  COUNT AT LEAST  
write 2736  1        
read  10238 1        


-------------------------------------------------------------------------------

Summary for Variable ERR


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        1         1       50.00   


User Defined Bins for ERR


Uncovered bins

NAME COUNT AT LEAST NUMBER 
err  0     1        1      


Covered bins

NAME COUNT AT LEAST  
ok   12974 1        


-------------------------------------------------------------------------------

Summary for Cross APB_CVR


Samples crossed: RW ERR
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
Automatically Generated Cross Bins 4        2         2       50.00   2       


Automatically Generated Cross Bins for APB_CVR


Element holes

RW ERR   COUNT AT LEAST NUMBER 
*  [err] --    --       2      


Covered bins

RW    ERR COUNT AT LEAST  
write ok  2736  1        
read  ok  10238 1        


-------------------------------------------------------------------------------
===============================================================================
Group Instance : APB_protocol_cg[0]
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
 66.67 1      100    1        0            64           64                    


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
 66.67  66.67    1      100    1        0            64           64                    uart_tb.APB_PROTOCOL_MONITOR::APB_accesses_cg 



-------------------------------------------------------------------------------

Summary for Group Instance   APB_protocol_cg[0]



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 4        1         3       75.00   
Crosses   4        2         2       50.00   


Variables for Group Instance  APB_protocol_cg[0]


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
RW       2        0         2       100.00  100  1      1        0                    
ERR      2        1         1       50.00   100  1      1        0                    


Crosses for Group Instance  APB_protocol_cg[0]


CROSS   EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
APB_CVR 4        2         2       50.00   100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable RW


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        0         2       100.00  


User Defined Bins for RW


Bins

NAME  COUNT AT LEAST  
write 2736  1        
read  10238 1        


-------------------------------------------------------------------------------

Summary for Variable ERR


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        1         1       50.00   


User Defined Bins for ERR


Uncovered bins

NAME COUNT AT LEAST NUMBER 
err  0     1        1      


Covered bins

NAME COUNT AT LEAST  
ok   12974 1        


-------------------------------------------------------------------------------

Summary for Cross APB_CVR


Samples crossed: RW ERR
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
Automatically Generated Cross Bins 4        2         2       50.00   2       


Automatically Generated Cross Bins for APB_CVR


Element holes

RW ERR   COUNT AT LEAST NUMBER 
*  [err] --    --       2      


Covered bins

RW    ERR COUNT AT LEAST  
write ok  2736  1        
read  ok  10238 1        


Group : uart_env_pkg::uart_interrupt_coverage_monitor::modem_int_src_cg

===============================================================================
Group : uart_env_pkg::uart_interrupt_coverage_monitor::modem_int_src_cg
===============================================================================
SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
 66.67  66.67    1      100    1        0            64           64                    


1 Instances:

SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME             
 66.67 1      100    1        0            64           64                    modem_int_src_cg 




-------------------------------------------------------------------------------

Summary for Group   uart_env_pkg::uart_interrupt_coverage_monitor::modem_int_src_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 6        1         5       75.00   
Crosses   8        4         4       50.00   


Variables for Group  uart_env_pkg::uart_interrupt_coverage_monitor::modem_int_src_cg


VARIABLE      EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
MODEM_INT_SRC 4        0         4       100.00  100  1      1        0                    
LOOPBACK      2        1         1       50.00   100  1      1        0                    


Crosses for Group  uart_env_pkg::uart_interrupt_coverage_monitor::modem_int_src_cg


CROSS           EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
MODEM_INT_CAUSE 8        4         4       50.00   100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable MODEM_INT_SRC


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 4        0         4       100.00  


User Defined Bins for MODEM_INT_SRC


Excluded/Illegal bins

NAME  COUNT          
error 0     Illegal 


Covered bins

NAME COUNT AT LEAST  
ddcd 89    1        
teri 72    1        
ddsr 92    1        
dcts 95    1        


-------------------------------------------------------------------------------

Summary for Variable LOOPBACK


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        1         1       50.00   


User Defined Bins for LOOPBACK


Uncovered bins

NAME     COUNT AT LEAST NUMBER 
loopback 0     1        1      


Covered bins

NAME        COUNT AT LEAST  
no_loopback 103   1        


-------------------------------------------------------------------------------

Summary for Cross MODEM_INT_CAUSE


Samples crossed: MODEM_INT_SRC LOOPBACK
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
Automatically Generated Cross Bins 8        4         4       50.00   4       


Automatically Generated Cross Bins for MODEM_INT_CAUSE


Element holes

MODEM_INT_SRC LOOPBACK   COUNT AT LEAST NUMBER 
*             [loopback] --    --       4      


Covered bins

MODEM_INT_SRC LOOPBACK    COUNT AT LEAST  
ddcd          no_loopback 89    1        
teri          no_loopback 72    1        
ddsr          no_loopback 92    1        
dcts          no_loopback 95    1        


-------------------------------------------------------------------------------
===============================================================================
Group Instance : modem_int_src_cg
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
 66.67 1      100    1        0            64           64                    


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                                            
 66.67  66.67    1      100    1        0            64           64                    uart_env_pkg::uart_interrupt_coverage_monitor::modem_int_src_cg 



-------------------------------------------------------------------------------

Summary for Group Instance   modem_int_src_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 6        1         5       75.00   
Crosses   8        4         4       50.00   


Variables for Group Instance  modem_int_src_cg


VARIABLE      EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
MODEM_INT_SRC 4        0         4       100.00  100  1      1        0                    
LOOPBACK      2        1         1       50.00   100  1      1        0                    


Crosses for Group Instance  modem_int_src_cg


CROSS           EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
MODEM_INT_CAUSE 8        4         4       50.00   100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable MODEM_INT_SRC


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 4        0         4       100.00  


User Defined Bins for MODEM_INT_SRC


Excluded/Illegal bins

NAME  COUNT          
error 0     Illegal 


Covered bins

NAME COUNT AT LEAST  
ddcd 89    1        
teri 72    1        
ddsr 92    1        
dcts 95    1        


-------------------------------------------------------------------------------

Summary for Variable LOOPBACK


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        1         1       50.00   


User Defined Bins for LOOPBACK


Uncovered bins

NAME     COUNT AT LEAST NUMBER 
loopback 0     1        1      


Covered bins

NAME        COUNT AT LEAST  
no_loopback 103   1        


-------------------------------------------------------------------------------

Summary for Cross MODEM_INT_CAUSE


Samples crossed: MODEM_INT_SRC LOOPBACK
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
Automatically Generated Cross Bins 8        4         4       50.00   4       


Automatically Generated Cross Bins for MODEM_INT_CAUSE


Element holes

MODEM_INT_SRC LOOPBACK   COUNT AT LEAST NUMBER 
*             [loopback] --    --       4      


Covered bins

MODEM_INT_SRC LOOPBACK    COUNT AT LEAST  
ddcd          no_loopback 89    1        
teri          no_loopback 72    1        
ddsr          no_loopback 92    1        
dcts          no_loopback 95    1        


Group : uart_env_pkg::uart_interrupt_coverage_monitor::rx_word_format_int_cg

===============================================================================
Group : uart_env_pkg::uart_interrupt_coverage_monitor::rx_word_format_int_cg
===============================================================================
SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
 86.50  86.50    1      100    1        0            64           64                    


1 Instances:

SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                     
 86.50 1      100    1        0            64           64                    rx_word_format_interrupt 




-------------------------------------------------------------------------------

Summary for Group   uart_env_pkg::uart_interrupt_coverage_monitor::rx_word_format_int_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 15       0         15      100.00  
Crosses   160      108       52      32.50   


Variables for Group  uart_env_pkg::uart_interrupt_coverage_monitor::rx_word_format_int_cg


VARIABLE    EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
WORD_LENGTH 4        0         4       100.00  100  1      1        0                    
STOP_BITS   2        0         2       100.00  100  1      1        0                    
PARITY      5        0         5       100.00  100  1      1        0                    
FCR         4        0         4       100.00  100  1      1        0                    


Crosses for Group  uart_env_pkg::uart_interrupt_coverage_monitor::rx_word_format_int_cg


CROSS       EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
WORD_FORMAT 160      108       52      32.50   100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable WORD_LENGTH


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 4        0         4       100.00  


User Defined Bins for WORD_LENGTH


Bins

NAME   COUNT AT LEAST  
bits_8 34    1        
bits_7 33    1        
bits_6 34    1        
bits_5 41    1        


-------------------------------------------------------------------------------

Summary for Variable STOP_BITS


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        0         2       100.00  


User Defined Bins for STOP_BITS


Bins

NAME   COUNT AT LEAST  
stop_2 62    1        
stop_1 80    1        


-------------------------------------------------------------------------------

Summary for Variable PARITY


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 5        0         5       100.00  


User Defined Bins for PARITY


Bins

NAME          COUNT AT LEAST  
stick0_parity 19    1        
stick1_parity 20    1        
odd_parity    19    1        
even_parity   9     1        
no_parity     75    1        


-------------------------------------------------------------------------------

Summary for Variable FCR


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 4        0         4       100.00  


User Defined Bins for FCR


Bins

NAME     COUNT AT LEAST  
fourteen 16    1        
eight    15    1        
four     25    1        
one      86    1        


-------------------------------------------------------------------------------

Summary for Cross WORD_FORMAT


Samples crossed: WORD_LENGTH STOP_BITS PARITY FCR
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
Automatically Generated Cross Bins 160      108       52      32.50   108     


Automatically Generated Cross Bins for WORD_FORMAT


Uncovered bins

WORD_LENGTH STOP_BITS PARITY                                       FCR                       COUNT AT LEAST NUMBER 
[bits_8]    [stop_2]  [stick0_parity]                              [fourteen]                0     1        1      
[bits_8]    [stop_2]  [stick0_parity]                              [four , one]              --    --       2      
[bits_8]    [stop_2]  [stick1_parity]                              [fourteen , eight , four] --    --       3      
[bits_8]    [stop_2]  [odd_parity]                                 [fourteen , eight]        --    --       2      
[bits_8]    [stop_2]  [odd_parity]                                 [one]                     0     1        1      
[bits_8]    [stop_2]  [even_parity]                                [eight , four , one]      --    --       3      
[bits_8]    [stop_2]  [no_parity]                                  [fourteen , eight]        --    --       2      
[bits_8]    [stop_1]  [stick0_parity]                              [fourteen , eight]        --    --       2      
[bits_8]    [stop_1]  [stick0_parity]                              [one]                     0     1        1      
[bits_8]    [stop_1]  [stick1_parity]                              [eight , four , one]      --    --       3      
[bits_8]    [stop_1]  [odd_parity]                                 [fourteen , eight]        --    --       2      
[bits_8]    [stop_1]  [odd_parity]                                 [one]                     0     1        1      
[bits_8]    [stop_1]  [even_parity]                                [eight , four , one]      --    --       3      
[bits_8]    [stop_1]  [no_parity]                                  [eight]                   0     1        1      
[bits_7]    [stop_2]  [stick0_parity]                              [eight , four , one]      --    --       3      
[bits_7]    [stop_2]  [stick1_parity]                              [fourteen]                0     1        1      
[bits_7]    [stop_2]  [stick1_parity]                              [four , one]              --    --       2      
[bits_7]    [stop_2]  [odd_parity]                                 [eight , four , one]      --    --       3      
[bits_7]    [stop_2]  [even_parity]                                [fourteen]                0     1        1      
[bits_7]    [stop_2]  [even_parity]                                [four , one]              --    --       2      
[bits_7]    [stop_2]  [no_parity]                                  [four , one]              --    --       2      
[bits_7]    [stop_1]  [stick0_parity , stick1_parity , odd_parity] [fourteen , eight , four] --    --       9      
[bits_7]    [stop_1]  [even_parity]                                [fourteen]                0     1        1      
[bits_7]    [stop_1]  [even_parity]                                [four , one]              --    --       2      
[bits_7]    [stop_1]  [no_parity]                                  [one]                     0     1        1      
[bits_6]    [stop_2]  [stick0_parity , stick1_parity]              [fourteen , eight]        --    --       4      
[bits_6]    [stop_2]  [stick0_parity , stick1_parity]              [one]                     --    --       2      
[bits_6]    [stop_2]  [odd_parity , even_parity]                   [eight , four , one]      --    --       6      
[bits_6]    [stop_2]  [no_parity]                                  [four]                    0     1        1      
[bits_6]    [stop_1]  [stick0_parity]                              [eight , four , one]      --    --       3      
[bits_6]    [stop_1]  [stick1_parity]                              [fourteen]                0     1        1      
[bits_6]    [stop_1]  [stick1_parity]                              [four , one]              --    --       2      
[bits_6]    [stop_1]  [odd_parity]                                 [fourteen , eight , four] --    --       3      
[bits_6]    [stop_1]  [even_parity]                                [fourteen , eight]        --    --       2      
[bits_6]    [stop_1]  [even_parity]                                [one]                     0     1        1      
[bits_6]    [stop_1]  [no_parity]                                  [fourteen]                0     1        1      
[bits_5]    [stop_2]  [stick0_parity]                              [fourteen , eight , four] --    --       3      
[bits_5]    [stop_2]  [stick1_parity]                              [fourteen , eight]        --    --       2      
[bits_5]    [stop_2]  [stick1_parity]                              [one]                     0     1        1      
[bits_5]    [stop_2]  [odd_parity , even_parity]                   [fourteen]                --    --       2      
[bits_5]    [stop_2]  [odd_parity , even_parity]                   [four , one]              --    --       4      
[bits_5]    [stop_2]  [no_parity]                                  [fourteen]                0     1        1      
[bits_5]    [stop_1]  [stick0_parity]                              [fourteen , eight]        --    --       2      
[bits_5]    [stop_1]  [stick0_parity]                              [one]                     0     1        1      
[bits_5]    [stop_1]  [stick1_parity]                              [fourteen]                0     1        1      
[bits_5]    [stop_1]  [stick1_parity]                              [four , one]              --    --       2      
[bits_5]    [stop_1]  [odd_parity , even_parity]                   [eight , four , one]      --    --       6      
[bits_5]    [stop_1]  [no_parity]                                  [fourteen , eight , four] --    --       3      


Covered bins

WORD_LENGTH STOP_BITS PARITY        FCR      COUNT AT LEAST  
bits_8      stop_2    stick0_parity eight    1     1        
bits_8      stop_2    stick1_parity one      4     1        
bits_8      stop_2    odd_parity    four     1     1        
bits_8      stop_2    even_parity   fourteen 1     1        
bits_8      stop_2    no_parity     four     3     1        
bits_8      stop_2    no_parity     one      12    1        
bits_8      stop_1    stick0_parity four     1     1        
bits_8      stop_1    stick1_parity fourteen 1     1        
bits_8      stop_1    odd_parity    four     1     1        
bits_8      stop_1    even_parity   fourteen 1     1        
bits_8      stop_1    no_parity     fourteen 1     1        
bits_8      stop_1    no_parity     four     4     1        
bits_8      stop_1    no_parity     one      3     1        
bits_7      stop_2    stick0_parity fourteen 1     1        
bits_7      stop_2    stick1_parity eight    1     1        
bits_7      stop_2    odd_parity    fourteen 1     1        
bits_7      stop_2    even_parity   eight    1     1        
bits_7      stop_2    no_parity     fourteen 3     1        
bits_7      stop_2    no_parity     eight    1     1        
bits_7      stop_1    stick0_parity one      7     1        
bits_7      stop_1    stick1_parity one      8     1        
bits_7      stop_1    odd_parity    one      4     1        
bits_7      stop_1    even_parity   eight    1     1        
bits_7      stop_1    no_parity     fourteen 1     1        
bits_7      stop_1    no_parity     eight    1     1        
bits_7      stop_1    no_parity     four     3     1        
bits_6      stop_2    stick0_parity four     1     1        
bits_6      stop_2    stick1_parity four     2     1        
bits_6      stop_2    odd_parity    fourteen 1     1        
bits_6      stop_2    even_parity   fourteen 1     1        
bits_6      stop_2    no_parity     fourteen 1     1        
bits_6      stop_2    no_parity     eight    2     1        
bits_6      stop_2    no_parity     one      8     1        
bits_6      stop_1    stick0_parity fourteen 1     1        
bits_6      stop_1    stick1_parity eight    1     1        
bits_6      stop_1    odd_parity    one      9     1        
bits_6      stop_1    even_parity   four     2     1        
bits_6      stop_1    no_parity     eight    1     1        
bits_6      stop_1    no_parity     four     2     1        
bits_6      stop_1    no_parity     one      2     1        
bits_5      stop_2    stick0_parity one      5     1        
bits_5      stop_2    stick1_parity four     2     1        
bits_5      stop_2    odd_parity    eight    1     1        
bits_5      stop_2    even_parity   eight    1     1        
bits_5      stop_2    no_parity     eight    2     1        
bits_5      stop_2    no_parity     four     1     1        
bits_5      stop_2    no_parity     one      4     1        
bits_5      stop_1    stick0_parity four     2     1        
bits_5      stop_1    stick1_parity eight    1     1        
bits_5      stop_1    odd_parity    fourteen 1     1        
bits_5      stop_1    even_parity   fourteen 1     1        
bits_5      stop_1    no_parity     one      20    1        


-------------------------------------------------------------------------------
===============================================================================
Group Instance : rx_word_format_interrupt
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
 86.50 1      100    1        0            64           64                    


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                                                 
 86.50  86.50    1      100    1        0            64           64                    uart_env_pkg::uart_interrupt_coverage_monitor::rx_word_format_int_cg 



-------------------------------------------------------------------------------

Summary for Group Instance   rx_word_format_interrupt



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 15       0         15      100.00  
Crosses   160      108       52      32.50   


Variables for Group Instance  rx_word_format_interrupt


VARIABLE    EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
WORD_LENGTH 4        0         4       100.00  100  1      1        0                    
STOP_BITS   2        0         2       100.00  100  1      1        0                    
PARITY      5        0         5       100.00  100  1      1        0                    
FCR         4        0         4       100.00  100  1      1        0                    


Crosses for Group Instance  rx_word_format_interrupt


CROSS       EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
WORD_FORMAT 160      108       52      32.50   100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable WORD_LENGTH


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 4        0         4       100.00  


User Defined Bins for WORD_LENGTH


Bins

NAME   COUNT AT LEAST  
bits_8 34    1        
bits_7 33    1        
bits_6 34    1        
bits_5 41    1        


-------------------------------------------------------------------------------

Summary for Variable STOP_BITS


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        0         2       100.00  


User Defined Bins for STOP_BITS


Bins

NAME   COUNT AT LEAST  
stop_2 62    1        
stop_1 80    1        


-------------------------------------------------------------------------------

Summary for Variable PARITY


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 5        0         5       100.00  


User Defined Bins for PARITY


Bins

NAME          COUNT AT LEAST  
stick0_parity 19    1        
stick1_parity 20    1        
odd_parity    19    1        
even_parity   9     1        
no_parity     75    1        


-------------------------------------------------------------------------------

Summary for Variable FCR


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 4        0         4       100.00  


User Defined Bins for FCR


Bins

NAME     COUNT AT LEAST  
fourteen 16    1        
eight    15    1        
four     25    1        
one      86    1        


-------------------------------------------------------------------------------

Summary for Cross WORD_FORMAT


Samples crossed: WORD_LENGTH STOP_BITS PARITY FCR
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
Automatically Generated Cross Bins 160      108       52      32.50   108     


Automatically Generated Cross Bins for WORD_FORMAT


Uncovered bins

WORD_LENGTH STOP_BITS PARITY                                       FCR                       COUNT AT LEAST NUMBER 
[bits_8]    [stop_2]  [stick0_parity]                              [fourteen]                0     1        1      
[bits_8]    [stop_2]  [stick0_parity]                              [four , one]              --    --       2      
[bits_8]    [stop_2]  [stick1_parity]                              [fourteen , eight , four] --    --       3      
[bits_8]    [stop_2]  [odd_parity]                                 [fourteen , eight]        --    --       2      
[bits_8]    [stop_2]  [odd_parity]                                 [one]                     0     1        1      
[bits_8]    [stop_2]  [even_parity]                                [eight , four , one]      --    --       3      
[bits_8]    [stop_2]  [no_parity]                                  [fourteen , eight]        --    --       2      
[bits_8]    [stop_1]  [stick0_parity]                              [fourteen , eight]        --    --       2      
[bits_8]    [stop_1]  [stick0_parity]                              [one]                     0     1        1      
[bits_8]    [stop_1]  [stick1_parity]                              [eight , four , one]      --    --       3      
[bits_8]    [stop_1]  [odd_parity]                                 [fourteen , eight]        --    --       2      
[bits_8]    [stop_1]  [odd_parity]                                 [one]                     0     1        1      
[bits_8]    [stop_1]  [even_parity]                                [eight , four , one]      --    --       3      
[bits_8]    [stop_1]  [no_parity]                                  [eight]                   0     1        1      
[bits_7]    [stop_2]  [stick0_parity]                              [eight , four , one]      --    --       3      
[bits_7]    [stop_2]  [stick1_parity]                              [fourteen]                0     1        1      
[bits_7]    [stop_2]  [stick1_parity]                              [four , one]              --    --       2      
[bits_7]    [stop_2]  [odd_parity]                                 [eight , four , one]      --    --       3      
[bits_7]    [stop_2]  [even_parity]                                [fourteen]                0     1        1      
[bits_7]    [stop_2]  [even_parity]                                [four , one]              --    --       2      
[bits_7]    [stop_2]  [no_parity]                                  [four , one]              --    --       2      
[bits_7]    [stop_1]  [stick0_parity , stick1_parity , odd_parity] [fourteen , eight , four] --    --       9      
[bits_7]    [stop_1]  [even_parity]                                [fourteen]                0     1        1      
[bits_7]    [stop_1]  [even_parity]                                [four , one]              --    --       2      
[bits_7]    [stop_1]  [no_parity]                                  [one]                     0     1        1      
[bits_6]    [stop_2]  [stick0_parity , stick1_parity]              [fourteen , eight]        --    --       4      
[bits_6]    [stop_2]  [stick0_parity , stick1_parity]              [one]                     --    --       2      
[bits_6]    [stop_2]  [odd_parity , even_parity]                   [eight , four , one]      --    --       6      
[bits_6]    [stop_2]  [no_parity]                                  [four]                    0     1        1      
[bits_6]    [stop_1]  [stick0_parity]                              [eight , four , one]      --    --       3      
[bits_6]    [stop_1]  [stick1_parity]                              [fourteen]                0     1        1      
[bits_6]    [stop_1]  [stick1_parity]                              [four , one]              --    --       2      
[bits_6]    [stop_1]  [odd_parity]                                 [fourteen , eight , four] --    --       3      
[bits_6]    [stop_1]  [even_parity]                                [fourteen , eight]        --    --       2      
[bits_6]    [stop_1]  [even_parity]                                [one]                     0     1        1      
[bits_6]    [stop_1]  [no_parity]                                  [fourteen]                0     1        1      
[bits_5]    [stop_2]  [stick0_parity]                              [fourteen , eight , four] --    --       3      
[bits_5]    [stop_2]  [stick1_parity]                              [fourteen , eight]        --    --       2      
[bits_5]    [stop_2]  [stick1_parity]                              [one]                     0     1        1      
[bits_5]    [stop_2]  [odd_parity , even_parity]                   [fourteen]                --    --       2      
[bits_5]    [stop_2]  [odd_parity , even_parity]                   [four , one]              --    --       4      
[bits_5]    [stop_2]  [no_parity]                                  [fourteen]                0     1        1      
[bits_5]    [stop_1]  [stick0_parity]                              [fourteen , eight]        --    --       2      
[bits_5]    [stop_1]  [stick0_parity]                              [one]                     0     1        1      
[bits_5]    [stop_1]  [stick1_parity]                              [fourteen]                0     1        1      
[bits_5]    [stop_1]  [stick1_parity]                              [four , one]              --    --       2      
[bits_5]    [stop_1]  [odd_parity , even_parity]                   [eight , four , one]      --    --       6      
[bits_5]    [stop_1]  [no_parity]                                  [fourteen , eight , four] --    --       3      


Covered bins

WORD_LENGTH STOP_BITS PARITY        FCR      COUNT AT LEAST  
bits_8      stop_2    stick0_parity eight    1     1        
bits_8      stop_2    stick1_parity one      4     1        
bits_8      stop_2    odd_parity    four     1     1        
bits_8      stop_2    even_parity   fourteen 1     1        
bits_8      stop_2    no_parity     four     3     1        
bits_8      stop_2    no_parity     one      12    1        
bits_8      stop_1    stick0_parity four     1     1        
bits_8      stop_1    stick1_parity fourteen 1     1        
bits_8      stop_1    odd_parity    four     1     1        
bits_8      stop_1    even_parity   fourteen 1     1        
bits_8      stop_1    no_parity     fourteen 1     1        
bits_8      stop_1    no_parity     four     4     1        
bits_8      stop_1    no_parity     one      3     1        
bits_7      stop_2    stick0_parity fourteen 1     1        
bits_7      stop_2    stick1_parity eight    1     1        
bits_7      stop_2    odd_parity    fourteen 1     1        
bits_7      stop_2    even_parity   eight    1     1        
bits_7      stop_2    no_parity     fourteen 3     1        
bits_7      stop_2    no_parity     eight    1     1        
bits_7      stop_1    stick0_parity one      7     1        
bits_7      stop_1    stick1_parity one      8     1        
bits_7      stop_1    odd_parity    one      4     1        
bits_7      stop_1    even_parity   eight    1     1        
bits_7      stop_1    no_parity     fourteen 1     1        
bits_7      stop_1    no_parity     eight    1     1        
bits_7      stop_1    no_parity     four     3     1        
bits_6      stop_2    stick0_parity four     1     1        
bits_6      stop_2    stick1_parity four     2     1        
bits_6      stop_2    odd_parity    fourteen 1     1        
bits_6      stop_2    even_parity   fourteen 1     1        
bits_6      stop_2    no_parity     fourteen 1     1        
bits_6      stop_2    no_parity     eight    2     1        
bits_6      stop_2    no_parity     one      8     1        
bits_6      stop_1    stick0_parity fourteen 1     1        
bits_6      stop_1    stick1_parity eight    1     1        
bits_6      stop_1    odd_parity    one      9     1        
bits_6      stop_1    even_parity   four     2     1        
bits_6      stop_1    no_parity     eight    1     1        
bits_6      stop_1    no_parity     four     2     1        
bits_6      stop_1    no_parity     one      2     1        
bits_5      stop_2    stick0_parity one      5     1        
bits_5      stop_2    stick1_parity four     2     1        
bits_5      stop_2    odd_parity    eight    1     1        
bits_5      stop_2    even_parity   eight    1     1        
bits_5      stop_2    no_parity     eight    2     1        
bits_5      stop_2    no_parity     four     1     1        
bits_5      stop_2    no_parity     one      4     1        
bits_5      stop_1    stick0_parity four     2     1        
bits_5      stop_1    stick1_parity eight    1     1        
bits_5      stop_1    odd_parity    fourteen 1     1        
bits_5      stop_1    even_parity   fourteen 1     1        
bits_5      stop_1    no_parity     one      20    1        


Group : uart_env_pkg::uart_modem_coverage_monitor::msr_inputs_cg

===============================================================================
Group : uart_env_pkg::uart_modem_coverage_monitor::msr_inputs_cg
===============================================================================
SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
 96.11  96.11    1      100    1        0            64           64                    


1 Instances:

SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME          
 96.11 1      100    1        0            64           64                    msr_inputs_cg 




-------------------------------------------------------------------------------

Summary for Group   uart_env_pkg::uart_modem_coverage_monitor::msr_inputs_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 18       0         18      100.00  
Crosses   512      199       313     61.13   


Variables for Group  uart_env_pkg::uart_modem_coverage_monitor::msr_inputs_cg


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
DCTS     2        0         2       100.00  100  1      1        2                    
DDSR     2        0         2       100.00  100  1      1        2                    
TERI     2        0         2       100.00  100  1      1        2                    
DDCD     2        0         2       100.00  100  1      1        2                    
CTS      2        0         2       100.00  100  1      1        2                    
DSR      2        0         2       100.00  100  1      1        2                    
RI       2        0         2       100.00  100  1      1        2                    
DCD      2        0         2       100.00  100  1      1        2                    
LOOPBACK 2        0         2       100.00  100  1      1        2                    


Crosses for Group  uart_env_pkg::uart_modem_coverage_monitor::msr_inputs_cg


CROSS      EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
MSR_INPUTS 512      199       313     61.13   100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable DCTS


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for DCTS


Bins

NAME    COUNT AT LEAST  
auto[0] 293   1        
auto[1] 705   1        


-------------------------------------------------------------------------------

Summary for Variable DDSR


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for DDSR


Bins

NAME    COUNT AT LEAST  
auto[0] 283   1        
auto[1] 715   1        


-------------------------------------------------------------------------------

Summary for Variable TERI


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for TERI


Bins

NAME    COUNT AT LEAST  
auto[0] 460   1        
auto[1] 538   1        


-------------------------------------------------------------------------------

Summary for Variable DDCD


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for DDCD


Bins

NAME    COUNT AT LEAST  
auto[0] 287   1        
auto[1] 711   1        


-------------------------------------------------------------------------------

Summary for Variable CTS


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for CTS


Bins

NAME    COUNT AT LEAST  
auto[0] 474   1        
auto[1] 524   1        


-------------------------------------------------------------------------------

Summary for Variable DSR


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for DSR


Bins

NAME    COUNT AT LEAST  
auto[0] 486   1        
auto[1] 512   1        


-------------------------------------------------------------------------------

Summary for Variable RI


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for RI


Bins

NAME    COUNT AT LEAST  
auto[0] 489   1        
auto[1] 509   1        


-------------------------------------------------------------------------------

Summary for Variable DCD


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for DCD


Bins

NAME    COUNT AT LEAST  
auto[0] 512   1        
auto[1] 486   1        


-------------------------------------------------------------------------------

Summary for Variable LOOPBACK


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for LOOPBACK


Bins

NAME    COUNT AT LEAST  
auto[0] 487   1        
auto[1] 511   1        


-------------------------------------------------------------------------------

Summary for Cross MSR_INPUTS


Samples crossed: DCTS DDSR TERI DDCD CTS DSR RI DCD LOOPBACK
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
Automatically Generated Cross Bins 512      199       313     61.13   199     


Automatically Generated Cross Bins for MSR_INPUTS


Element holes

DCTS      DDSR      TERI      DDCD      CTS       DSR       RI        DCD       LOOPBACK  COUNT AT LEAST NUMBER 
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] *         --    --       2      
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] *         --    --       2      
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] *         [auto[1]] [auto[0]] --    --       2      
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] *         --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] *         --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] *         --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] *         --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] *         *         --    --       4      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] *         --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] *         [auto[0]] --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] *         --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] *         --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] *         *         --    --       4      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] *         --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] *         --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] *         [auto[0]] --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] *         --    --       2      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] *         *         --    --       4      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] *         [auto[0]] --    --       2      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] *         --    --       2      
[auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] *         [auto[0]] [auto[0]] --    --       2      
[auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] *         --    --       2      
[auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] *         --    --       2      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] *         --    --       2      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] *         --    --       2      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] *         *         --    --       4      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] *         --    --       2      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] *         [auto[0]] *         --    --       4      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] *         [auto[1]] [auto[0]] --    --       2      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] *         *         --    --       4      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] *         --    --       2      
[auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] *         --    --       2      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] *         [auto[0]] --    --       2      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] *         --    --       2      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] *         --    --       2      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] *         [auto[0]] --    --       2      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] *         --    --       2      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] *         *         --    --       4      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] *         --    --       2      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] *         --    --       2      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] *         --    --       2      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] *         --    --       2      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] *         --    --       2      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] *         --    --       2      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] *         --    --       2      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] *         [auto[0]] --    --       2      
[auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] *         [auto[0]] --    --       2      
[auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] *         [auto[1]] [auto[0]] --    --       2      
[auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] *         [auto[0]] --    --       2      
[auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] *         --    --       2      
[auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] *         --    --       2      
[auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] *         --    --       2      
[auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] *         [auto[0]] --    --       2      
[auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] *         [auto[0]] [auto[0]] --    --       2      


Uncovered bins

DCTS      DDSR      TERI      DDCD      CTS       DSR       RI        DCD       LOOPBACK  COUNT AT LEAST NUMBER 
[auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] 0     1        1      
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] 0     1        1      
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] 0     1        1      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      
[auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] 0     1        1      
[auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      
[auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      
[auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] 0     1        1      
[auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      


Covered bins

DCTS    DDSR    TERI    DDCD    CTS     DSR     RI      DCD     LOOPBACK COUNT AT LEAST  
auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0]  3     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1]  3     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0]  3     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0]  1     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0]  4     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1]  3     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0]  3     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1]  3     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0]  2     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1]  6     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0]  4     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1]  8     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0]  5     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1]  3     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0]  5     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1]  4     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0]  4     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1]  5     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0]  1     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1]  6     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0]  3     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1]  2     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0]  3     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1]  8     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0]  4     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0]  3     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1]  5     1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0]  3     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0]  2     1        
auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1]  2     1        
auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0]  1     1        
auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0]  1     1        
auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0]  2     1        
auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0]  1     1        
auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1]  1     1        
auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0]  1     1        
auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0]  1     1        
auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1]  2     1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1]  3     1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0]  1     1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0]  1     1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1]  1     1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0]  2     1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0]  6     1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1]  2     1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0]  1     1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1]  4     1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0]  1     1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1]  2     1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1]  3     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0]  1     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0]  1     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0]  4     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0]  5     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1]  6     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0]  1     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1]  3     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0]  1     1        
auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0]  1     1        
auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1]  1     1        
auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1]  1     1        
auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0]  1     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0]  1     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1]  3     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0]  3     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0]  1     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1]  3     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0]  1     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1]  4     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0]  1     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1]  3     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0]  5     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1]  1     1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1]  1     1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0]  2     1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1]  1     1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1]  2     1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0]  1     1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0]  1     1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1]  1     1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0]  1     1        
auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1]  1     1        
auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1]  3     1        
auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1]  1     1        
auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0]  2     1        
auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1]  1     1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1]  4     1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0]  2     1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1]  2     1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0]  1     1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1]  3     1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0]  3     1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1]  2     1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0]  3     1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1]  3     1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0]  1     1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0]  3     1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0]  1     1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1]  2     1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1]  1     1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0]  2     1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1]  3     1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0]  3     1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0]  1     1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1]  4     1        
auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1]  1     1        
auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0]  1     1        
auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1]  1     1        
auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0]  1     1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0]  2     1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0]  1     1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1]  1     1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1]  1     1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1]  1     1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1]  2     1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0]  1     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1]  1     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0]  5     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0]  1     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0]  4     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1]  3     1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1]  3     1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0]  4     1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0]  7     1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1]  1     1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1]  2     1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0]  1     1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1]  1     1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0]  1     1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1]  1     1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0]  5     1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1]  2     1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1]  3     1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0]  3     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1]  1     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0]  3     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1]  1     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0]  2     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1]  1     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0]  1     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1]  2     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1]  3     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0]  4     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1]  2     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0]  3     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1]  1     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0]  3     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1]  3     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0]  7     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1]  4     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1]  6     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0]  1     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1]  2     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0]  12    1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1]  3     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0]  4     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1]  4     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0]  1     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1]  7     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0]  2     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1]  2     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0]  10    1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1]  6     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0]  8     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1]  6     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0]  5     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1]  4     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0]  3     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1]  2     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0]  10    1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1]  5     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0]  8     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1]  10    1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0]  2     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1]  4     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0]  2     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1]  7     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0]  2     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1]  3     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0]  1     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1]  1     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0]  1     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1]  1     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0]  5     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1]  3     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1]  2     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1]  2     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0]  3     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1]  6     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0]  1     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1]  1     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1]  1     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0]  1     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1]  2     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1]  3     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0]  1     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1]  2     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0]  3     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1]  3     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0]  2     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0]  4     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0]  2     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1]  4     1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0]  9     1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1]  8     1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0]  12    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1]  7     1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0]  12    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1]  9     1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0]  12    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1]  10    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0]  8     1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1]  10    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0]  5     1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1]  6     1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0]  13    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1]  15    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0]  18    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1]  10    1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0]  9     1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1]  10    1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0]  5     1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1]  7     1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0]  12    1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1]  18    1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0]  13    1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1]  7     1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0]  9     1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1]  8     1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0]  6     1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1]  8     1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0]  8     1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1]  13    1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0]  16    1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1]  10    1        


-------------------------------------------------------------------------------
===============================================================================
Group Instance : msr_inputs_cg
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
 96.11 1      100    1        0            64           64                    


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                                     
 96.11  96.11    1      100    1        0            64           64                    uart_env_pkg::uart_modem_coverage_monitor::msr_inputs_cg 



-------------------------------------------------------------------------------

Summary for Group Instance   msr_inputs_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 18       0         18      100.00  
Crosses   512      199       313     61.13   


Variables for Group Instance  msr_inputs_cg


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
DCTS     2        0         2       100.00  100  1      1        2                    
DDSR     2        0         2       100.00  100  1      1        2                    
TERI     2        0         2       100.00  100  1      1        2                    
DDCD     2        0         2       100.00  100  1      1        2                    
CTS      2        0         2       100.00  100  1      1        2                    
DSR      2        0         2       100.00  100  1      1        2                    
RI       2        0         2       100.00  100  1      1        2                    
DCD      2        0         2       100.00  100  1      1        2                    
LOOPBACK 2        0         2       100.00  100  1      1        2                    


Crosses for Group Instance  msr_inputs_cg


CROSS      EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
MSR_INPUTS 512      199       313     61.13   100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable DCTS


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for DCTS


Bins

NAME    COUNT AT LEAST  
auto[0] 293   1        
auto[1] 705   1        


-------------------------------------------------------------------------------

Summary for Variable DDSR


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for DDSR


Bins

NAME    COUNT AT LEAST  
auto[0] 283   1        
auto[1] 715   1        


-------------------------------------------------------------------------------

Summary for Variable TERI


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for TERI


Bins

NAME    COUNT AT LEAST  
auto[0] 460   1        
auto[1] 538   1        


-------------------------------------------------------------------------------

Summary for Variable DDCD


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for DDCD


Bins

NAME    COUNT AT LEAST  
auto[0] 287   1        
auto[1] 711   1        


-------------------------------------------------------------------------------

Summary for Variable CTS


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for CTS


Bins

NAME    COUNT AT LEAST  
auto[0] 474   1        
auto[1] 524   1        


-------------------------------------------------------------------------------

Summary for Variable DSR


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for DSR


Bins

NAME    COUNT AT LEAST  
auto[0] 486   1        
auto[1] 512   1        


-------------------------------------------------------------------------------

Summary for Variable RI


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for RI


Bins

NAME    COUNT AT LEAST  
auto[0] 489   1        
auto[1] 509   1        


-------------------------------------------------------------------------------

Summary for Variable DCD


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for DCD


Bins

NAME    COUNT AT LEAST  
auto[0] 512   1        
auto[1] 486   1        


-------------------------------------------------------------------------------

Summary for Variable LOOPBACK


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for LOOPBACK


Bins

NAME    COUNT AT LEAST  
auto[0] 487   1        
auto[1] 511   1        


-------------------------------------------------------------------------------

Summary for Cross MSR_INPUTS


Samples crossed: DCTS DDSR TERI DDCD CTS DSR RI DCD LOOPBACK
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
Automatically Generated Cross Bins 512      199       313     61.13   199     


Automatically Generated Cross Bins for MSR_INPUTS


Element holes

DCTS      DDSR      TERI      DDCD      CTS       DSR       RI        DCD       LOOPBACK  COUNT AT LEAST NUMBER 
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] *         --    --       2      
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] *         --    --       2      
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] *         [auto[1]] [auto[0]] --    --       2      
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] *         --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] *         --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] *         --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] *         --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] *         *         --    --       4      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] *         --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] *         [auto[0]] --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] *         --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] *         --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] *         *         --    --       4      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] *         --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] *         --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] *         [auto[0]] --    --       2      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] *         --    --       2      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] *         *         --    --       4      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] *         [auto[0]] --    --       2      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] *         --    --       2      
[auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] *         [auto[0]] [auto[0]] --    --       2      
[auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] *         --    --       2      
[auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] *         --    --       2      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] *         --    --       2      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] *         --    --       2      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] *         *         --    --       4      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] *         --    --       2      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] *         [auto[0]] *         --    --       4      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] *         [auto[1]] [auto[0]] --    --       2      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] *         *         --    --       4      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] *         --    --       2      
[auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] *         --    --       2      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] *         [auto[0]] --    --       2      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] *         --    --       2      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] *         --    --       2      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] *         [auto[0]] --    --       2      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] *         --    --       2      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] *         *         --    --       4      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] *         --    --       2      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] *         --    --       2      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] *         --    --       2      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] *         --    --       2      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] *         --    --       2      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] *         --    --       2      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] *         --    --       2      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] *         [auto[0]] --    --       2      
[auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] *         [auto[0]] --    --       2      
[auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] *         [auto[1]] [auto[0]] --    --       2      
[auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] *         [auto[0]] --    --       2      
[auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] *         --    --       2      
[auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] *         --    --       2      
[auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] *         --    --       2      
[auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] *         [auto[0]] --    --       2      
[auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] *         [auto[0]] [auto[0]] --    --       2      


Uncovered bins

DCTS      DDSR      TERI      DDCD      CTS       DSR       RI        DCD       LOOPBACK  COUNT AT LEAST NUMBER 
[auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] 0     1        1      
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] 0     1        1      
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] 0     1        1      
[auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] 0     1        1      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      
[auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      
[auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] 0     1        1      
[auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] 0     1        1      
[auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      
[auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      
[auto[1]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] 0     1        1      
[auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] [auto[1]] [auto[0]] [auto[0]] 0     1        1      
[auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] 0     1        1      
[auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] [auto[1]] [auto[1]] [auto[0]] [auto[1]] 0     1        1      


Covered bins

DCTS    DDSR    TERI    DDCD    CTS     DSR     RI      DCD     LOOPBACK COUNT AT LEAST  
auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0]  3     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1]  3     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0]  3     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0]  1     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0]  4     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1]  3     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0]  3     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1]  3     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0]  2     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1]  6     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0]  4     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1]  8     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0]  5     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1]  3     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0]  5     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1]  4     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0]  4     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1]  5     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0]  1     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1]  6     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0]  3     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1]  2     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0]  3     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1]  8     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0]  4     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0]  3     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1]  5     1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0]  3     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0]  1     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0]  2     1        
auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1]  2     1        
auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0]  1     1        
auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0]  1     1        
auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0]  2     1        
auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0]  1     1        
auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1]  1     1        
auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0]  1     1        
auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0]  1     1        
auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1]  2     1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1]  3     1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0]  1     1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0]  1     1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1]  1     1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1]  1     1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0]  2     1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0]  6     1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1]  2     1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0]  1     1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1]  4     1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0]  1     1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1]  2     1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1]  3     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0]  1     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0]  1     1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0]  4     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0]  5     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1]  6     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0]  1     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1]  3     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0]  1     1        
auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0]  1     1        
auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1]  1     1        
auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1]  1     1        
auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0]  1     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0]  1     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1]  3     1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0]  3     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0]  1     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1]  3     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0]  1     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1]  4     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0]  1     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1]  3     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0]  5     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1]  1     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0]  2     1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1]  1     1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1]  1     1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0]  2     1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1]  1     1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1]  2     1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0]  1     1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0]  1     1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1]  1     1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0]  1     1        
auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1]  1     1        
auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1]  3     1        
auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1]  1     1        
auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0]  2     1        
auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1]  1     1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1]  4     1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0]  2     1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1]  2     1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0]  1     1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1]  3     1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0]  3     1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1]  2     1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0]  3     1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1]  3     1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0]  1     1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0]  3     1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0]  1     1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1]  2     1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1]  1     1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0]  2     1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1]  3     1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0]  3     1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0]  1     1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1]  4     1        
auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1]  1     1        
auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0]  1     1        
auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1]  1     1        
auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0]  1     1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0]  2     1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0]  1     1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1]  1     1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1]  1     1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1]  1     1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1]  2     1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0]  1     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1]  1     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0]  5     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0]  1     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0]  4     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1]  3     1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1]  3     1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0]  4     1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0]  7     1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1]  1     1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0]  2     1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1]  2     1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0]  1     1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1]  1     1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0]  1     1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1]  1     1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0]  5     1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1]  2     1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1]  3     1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0]  3     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1]  1     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0]  3     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1]  1     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0]  2     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1]  1     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0]  1     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1]  2     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1]  3     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0]  4     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1]  2     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0]  3     1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1]  1     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0]  3     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1]  3     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0]  7     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1]  4     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1]  6     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0]  1     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1]  2     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0]  12    1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1]  3     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0]  4     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1]  4     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0]  1     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1]  7     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0]  2     1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1]  2     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0]  10    1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1]  6     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0]  8     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1]  6     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0]  5     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1]  4     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0]  3     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1]  2     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0]  10    1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1]  5     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0]  8     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1]  10    1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0]  2     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1]  4     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0]  2     1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1]  7     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0]  2     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1]  3     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0]  1     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1]  1     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0]  1     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1]  1     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0]  5     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1]  3     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1]  2     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1]  2     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0]  3     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1]  6     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0]  1     1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1]  1     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1]  1     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0]  1     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1]  2     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1]  3     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0]  1     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1]  2     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0]  3     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1]  3     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0]  2     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0]  4     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0]  2     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1]  4     1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0]  9     1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1]  8     1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0]  12    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1]  7     1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0]  12    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1]  9     1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0]  12    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1]  10    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0]  8     1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1]  10    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0]  5     1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1]  6     1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0]  13    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1]  15    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0]  18    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1]  10    1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0]  9     1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1]  10    1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0]  5     1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1]  7     1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0]  12    1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1]  18    1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0]  13    1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1]  7     1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0]  9     1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1]  8     1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0]  6     1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1]  8     1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0]  8     1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1]  13    1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0]  16    1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1]  10    1        


Group : modem_agent_pkg::modem_coverage_monitor::modem_lines_cg

===============================================================================
Group : modem_agent_pkg::modem_coverage_monitor::modem_lines_cg
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
100.00 1      100    1        0            64           64                    




-------------------------------------------------------------------------------

Summary for Group   modem_agent_pkg::modem_coverage_monitor::modem_lines_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 16       0         16      100.00  
Crosses   256      0         256     100.00  


Variables for Group  modem_agent_pkg::modem_coverage_monitor::modem_lines_cg


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
DCD      2        0         2       100.00  100  1      1        2                    
RI       2        0         2       100.00  100  1      1        2                    
DSR      2        0         2       100.00  100  1      1        2                    
DTR      2        0         2       100.00  100  1      1        2                    
CTS      2        0         2       100.00  100  1      1        2                    
RTS      2        0         2       100.00  100  1      1        2                    
OUT1     2        0         2       100.00  100  1      1        2                    
OUT2     2        0         2       100.00  100  1      1        2                    


Crosses for Group  modem_agent_pkg::modem_coverage_monitor::modem_lines_cg


CROSS             EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
modem_lines_cg_cc 256      0         256     100.00  100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable DCD


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for DCD


Bins

NAME    COUNT AT LEAST  
auto[0] 1801  1        
auto[1] 1796  1        


-------------------------------------------------------------------------------

Summary for Variable RI


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for RI


Bins

NAME    COUNT AT LEAST  
auto[0] 1770  1        
auto[1] 1827  1        


-------------------------------------------------------------------------------

Summary for Variable DSR


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for DSR


Bins

NAME    COUNT AT LEAST  
auto[0] 1822  1        
auto[1] 1775  1        


-------------------------------------------------------------------------------

Summary for Variable DTR


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for DTR


Bins

NAME    COUNT AT LEAST  
auto[0] 1787  1        
auto[1] 1804  1        


-------------------------------------------------------------------------------

Summary for Variable CTS


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for CTS


Bins

NAME    COUNT AT LEAST  
auto[0] 1778  1        
auto[1] 1819  1        


-------------------------------------------------------------------------------

Summary for Variable RTS


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for RTS


Bins

NAME    COUNT AT LEAST  
auto[0] 1787  1        
auto[1] 1804  1        


-------------------------------------------------------------------------------

Summary for Variable OUT1


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for OUT1


Bins

NAME    COUNT AT LEAST  
auto[0] 1829  1        
auto[1] 1762  1        


-------------------------------------------------------------------------------

Summary for Variable OUT2


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for OUT2


Bins

NAME    COUNT AT LEAST  
auto[0] 1878  1        
auto[1] 1713  1        


-------------------------------------------------------------------------------

Summary for Cross modem_lines_cg_cc


Samples crossed: DCD RI DSR DTR CTS RTS OUT1 OUT2
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
Automatically Generated Cross Bins 256      0         256     100.00          


Automatically Generated Cross Bins for modem_lines_cg_cc


Bins

DCD     RI      DSR     DTR     CTS     RTS     OUT1    OUT2    COUNT AT LEAST  
auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] 8     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] 13    1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] 11    1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] 8     1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] 14    1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] 18    1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] 13    1        
auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] 8     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] 12    1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] 15    1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] 19    1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] 10    1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] 15    1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] 7     1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] 19    1        
auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] 15    1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] 11    1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] 14    1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] 19    1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] 10    1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] 18    1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] 10    1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] 9     1        
auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] 9     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] 8     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] 20    1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] 23    1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] 16    1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] 12    1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] 12    1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] 7     1        
auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] 18    1        
auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] 21    1        
auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] 13    1        
auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] 18    1        
auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] 10    1        
auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] 17    1        
auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] 14    1        
auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] 17    1        
auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] 15    1        
auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] 13    1        
auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] 18    1        
auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] 13    1        
auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] 15    1        
auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] 15    1        
auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] 14    1        
auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] 14    1        
auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] 14    1        
auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] 11    1        
auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] 14    1        
auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] 15    1        
auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] 8     1        
auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] 21    1        
auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] 18    1        
auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] 13    1        
auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] 13    1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] 12    1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] 12    1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] 12    1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] 14    1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] 24    1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] 17    1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] 8     1        
auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] 17    1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] 13    1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] 20    1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] 10    1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] 13    1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] 17    1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] 13    1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] 13    1        
auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] 10    1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] 14    1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] 16    1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] 13    1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] 2     1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] 9     1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] 10    1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] 14    1        
auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] 19    1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] 11    1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] 16    1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] 15    1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] 13    1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] 20    1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] 12    1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] 11    1        
auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] 13    1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] 12    1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] 17    1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] 9     1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] 13    1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] 19    1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] 11    1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] 17    1        
auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] 15    1        
auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] 17    1        
auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] 10    1        
auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] 13    1        
auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] 12    1        
auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] 13    1        
auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] 12    1        
auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] 16    1        
auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] 14    1        
auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] 16    1        
auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] 20    1        
auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] 17    1        
auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] 16    1        
auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] 11    1        
auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] 16    1        
auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] 9     1        
auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] 16    1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] 14    1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] 12    1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] 21    1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] 12    1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] 20    1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] 13    1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] 14    1        
auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] 10    1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] 14    1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] 16    1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] 20    1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] 16    1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] 13    1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] 13    1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] 23    1        
auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] 15    1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] 9     1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] 20    1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] 18    1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] 13    1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] 15    1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] 14    1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] 13    1        
auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] 11    1        
auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] 16    1        
auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] 10    1        
auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] 19    1        
auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] 16    1        
auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] 15    1        
auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] 8     1        
auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] 15    1        
auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] 13    1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] 16    1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] 16    1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] 14    1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] 10    1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] 15    1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] 15    1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] 19    1        
auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] 10    1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] 10    1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] 13    1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] 18    1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] 15    1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] 17    1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] 10    1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] 12    1        
auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] 14    1        
auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] 15    1        
auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] 12    1        
auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] 11    1        
auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] 3     1        
auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] 17    1        
auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] 11    1        
auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] 12    1        
auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] 13    1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] 11    1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] 23    1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] 12    1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] 12    1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] 14    1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] 18    1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] 17    1        
auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] 16    1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] 7     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] 17    1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] 15    1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] 5     1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] 16    1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] 14    1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] 16    1        
auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] 7     1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] 12    1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] 9     1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] 21    1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] 12    1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] 16    1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] 15    1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] 13    1        
auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] 12    1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[0] 16    1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] auto[1] 19    1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[0] 17    1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] auto[1] 19    1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[0] 20    1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] auto[1] 21    1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[0] 18    1        
auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] auto[1] 11    1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[0] 18    1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] auto[1] 12    1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[0] 18    1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] auto[1] 10    1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[0] 13    1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] auto[1] 16    1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[0] 18    1        
auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] auto[1] 14    1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[0] 13    1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] auto[1] 15    1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[0] 12    1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] auto[1] 13    1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[0] 14    1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] auto[1] 13    1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[0] 19    1        
auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] auto[1] 17    1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[0] 16    1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] auto[1] 17    1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[0] 19    1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] auto[1] 16    1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[0] 20    1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] auto[1] 16    1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[0] 18    1        
auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] auto[1] 18    1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[0] 16    1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] auto[1] 17    1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[0] 12    1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] auto[1] 13    1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[0] 12    1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] auto[1] 11    1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[0] 15    1        
auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] auto[1] 10    1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[0] 19    1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] auto[1] 8     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[0] 13    1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] auto[1] 12    1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[0] 9     1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] auto[1] 13    1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[0] 15    1        
auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] auto[1] 10    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[0] 12    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] auto[1] 18    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[0] 18    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] auto[1] 15    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[0] 14    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] auto[1] 13    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[0] 16    1        
auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] auto[1] 10    1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[0] 8     1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] auto[1] 10    1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[0] 13    1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] auto[1] 14    1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[0] 11    1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] auto[1] 12    1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[0] 10    1        
auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] auto[1] 8     1        


Group : uart_env_pkg::uart_interrupt_coverage_monitor::tx_word_format_int_cg

===============================================================================
Group : uart_env_pkg::uart_interrupt_coverage_monitor::tx_word_format_int_cg
===============================================================================
SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
100.00 100.00    1      100    1        0            64           64                    


1 Instances:

SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                     
100.00 1      100    1        0            64           64                    tx_word_format_interrupt 




-------------------------------------------------------------------------------

Summary for Group   uart_env_pkg::uart_interrupt_coverage_monitor::tx_word_format_int_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 11       0         11      100.00  
Crosses   40       0         40      100.00  


Variables for Group  uart_env_pkg::uart_interrupt_coverage_monitor::tx_word_format_int_cg


VARIABLE    EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
WORD_LENGTH 4        0         4       100.00  100  1      1        0                    
STOP_BITS   2        0         2       100.00  100  1      1        0                    
PARITY      5        0         5       100.00  100  1      1        0                    


Crosses for Group  uart_env_pkg::uart_interrupt_coverage_monitor::tx_word_format_int_cg


CROSS       EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
WORD_FORMAT 40       0         40      100.00  100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable WORD_LENGTH


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 4        0         4       100.00  


User Defined Bins for WORD_LENGTH


Bins

NAME   COUNT AT LEAST  
bits_8 25    1        
bits_7 25    1        
bits_6 26    1        
bits_5 23    1        


-------------------------------------------------------------------------------

Summary for Variable STOP_BITS


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        0         2       100.00  


User Defined Bins for STOP_BITS


Bins

NAME   COUNT AT LEAST  
stop_2 49    1        
stop_1 50    1        


-------------------------------------------------------------------------------

Summary for Variable PARITY


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 5        0         5       100.00  


User Defined Bins for PARITY


Bins

NAME          COUNT AT LEAST  
stick0_parity 11    1        
stick1_parity 10    1        
odd_parity    13    1        
even_parity   15    1        
no_parity     50    1        


-------------------------------------------------------------------------------

Summary for Cross WORD_FORMAT


Samples crossed: WORD_LENGTH STOP_BITS PARITY
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
Automatically Generated Cross Bins 40       0         40      100.00          


Automatically Generated Cross Bins for WORD_FORMAT


Bins

WORD_LENGTH STOP_BITS PARITY        COUNT AT LEAST  
bits_8      stop_2    stick0_parity 2     1        
bits_8      stop_2    stick1_parity 2     1        
bits_8      stop_2    odd_parity    1     1        
bits_8      stop_2    even_parity   2     1        
bits_8      stop_2    no_parity     7     1        
bits_8      stop_1    stick0_parity 1     1        
bits_8      stop_1    stick1_parity 2     1        
bits_8      stop_1    odd_parity    1     1        
bits_8      stop_1    even_parity   2     1        
bits_8      stop_1    no_parity     5     1        
bits_7      stop_2    stick0_parity 1     1        
bits_7      stop_2    stick1_parity 1     1        
bits_7      stop_2    odd_parity    2     1        
bits_7      stop_2    even_parity   2     1        
bits_7      stop_2    no_parity     6     1        
bits_7      stop_1    stick0_parity 1     1        
bits_7      stop_1    stick1_parity 1     1        
bits_7      stop_1    odd_parity    2     1        
bits_7      stop_1    even_parity   2     1        
bits_7      stop_1    no_parity     7     1        
bits_6      stop_2    stick0_parity 1     1        
bits_6      stop_2    stick1_parity 1     1        
bits_6      stop_2    odd_parity    2     1        
bits_6      stop_2    even_parity   2     1        
bits_6      stop_2    no_parity     7     1        
bits_6      stop_1    stick0_parity 2     1        
bits_6      stop_1    stick1_parity 1     1        
bits_6      stop_1    odd_parity    2     1        
bits_6      stop_1    even_parity   2     1        
bits_6      stop_1    no_parity     6     1        
bits_5      stop_2    stick0_parity 1     1        
bits_5      stop_2    stick1_parity 1     1        
bits_5      stop_2    odd_parity    2     1        
bits_5      stop_2    even_parity   1     1        
bits_5      stop_2    no_parity     5     1        
bits_5      stop_1    stick0_parity 2     1        
bits_5      stop_1    stick1_parity 1     1        
bits_5      stop_1    odd_parity    1     1        
bits_5      stop_1    even_parity   2     1        
bits_5      stop_1    no_parity     7     1        


-------------------------------------------------------------------------------
===============================================================================
Group Instance : tx_word_format_interrupt
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
100.00 1      100    1        0            64           64                    


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                                                 
100.00 100.00    1      100    1        0            64           64                    uart_env_pkg::uart_interrupt_coverage_monitor::tx_word_format_int_cg 



-------------------------------------------------------------------------------

Summary for Group Instance   tx_word_format_interrupt



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 11       0         11      100.00  
Crosses   40       0         40      100.00  


Variables for Group Instance  tx_word_format_interrupt


VARIABLE    EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
WORD_LENGTH 4        0         4       100.00  100  1      1        0                    
STOP_BITS   2        0         2       100.00  100  1      1        0                    
PARITY      5        0         5       100.00  100  1      1        0                    


Crosses for Group Instance  tx_word_format_interrupt


CROSS       EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
WORD_FORMAT 40       0         40      100.00  100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable WORD_LENGTH


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 4        0         4       100.00  


User Defined Bins for WORD_LENGTH


Bins

NAME   COUNT AT LEAST  
bits_8 25    1        
bits_7 25    1        
bits_6 26    1        
bits_5 23    1        


-------------------------------------------------------------------------------

Summary for Variable STOP_BITS


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        0         2       100.00  


User Defined Bins for STOP_BITS


Bins

NAME   COUNT AT LEAST  
stop_2 49    1        
stop_1 50    1        


-------------------------------------------------------------------------------

Summary for Variable PARITY


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 5        0         5       100.00  


User Defined Bins for PARITY


Bins

NAME          COUNT AT LEAST  
stick0_parity 11    1        
stick1_parity 10    1        
odd_parity    13    1        
even_parity   15    1        
no_parity     50    1        


-------------------------------------------------------------------------------

Summary for Cross WORD_FORMAT


Samples crossed: WORD_LENGTH STOP_BITS PARITY
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
Automatically Generated Cross Bins 40       0         40      100.00          


Automatically Generated Cross Bins for WORD_FORMAT


Bins

WORD_LENGTH STOP_BITS PARITY        COUNT AT LEAST  
bits_8      stop_2    stick0_parity 2     1        
bits_8      stop_2    stick1_parity 2     1        
bits_8      stop_2    odd_parity    1     1        
bits_8      stop_2    even_parity   2     1        
bits_8      stop_2    no_parity     7     1        
bits_8      stop_1    stick0_parity 1     1        
bits_8      stop_1    stick1_parity 2     1        
bits_8      stop_1    odd_parity    1     1        
bits_8      stop_1    even_parity   2     1        
bits_8      stop_1    no_parity     5     1        
bits_7      stop_2    stick0_parity 1     1        
bits_7      stop_2    stick1_parity 1     1        
bits_7      stop_2    odd_parity    2     1        
bits_7      stop_2    even_parity   2     1        
bits_7      stop_2    no_parity     6     1        
bits_7      stop_1    stick0_parity 1     1        
bits_7      stop_1    stick1_parity 1     1        
bits_7      stop_1    odd_parity    2     1        
bits_7      stop_1    even_parity   2     1        
bits_7      stop_1    no_parity     7     1        
bits_6      stop_2    stick0_parity 1     1        
bits_6      stop_2    stick1_parity 1     1        
bits_6      stop_2    odd_parity    2     1        
bits_6      stop_2    even_parity   2     1        
bits_6      stop_2    no_parity     7     1        
bits_6      stop_1    stick0_parity 2     1        
bits_6      stop_1    stick1_parity 1     1        
bits_6      stop_1    odd_parity    2     1        
bits_6      stop_1    even_parity   2     1        
bits_6      stop_1    no_parity     6     1        
bits_5      stop_2    stick0_parity 1     1        
bits_5      stop_2    stick1_parity 1     1        
bits_5      stop_2    odd_parity    2     1        
bits_5      stop_2    even_parity   1     1        
bits_5      stop_2    no_parity     5     1        
bits_5      stop_1    stick0_parity 2     1        
bits_5      stop_1    stick1_parity 1     1        
bits_5      stop_1    odd_parity    1     1        
bits_5      stop_1    even_parity   2     1        
bits_5      stop_1    no_parity     7     1        


Group : uart_env_pkg::uart_rx_coverage_monitor::rx_word_format_cg

===============================================================================
Group : uart_env_pkg::uart_rx_coverage_monitor::rx_word_format_cg
===============================================================================
SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
100.00 100.00    1      100    1        0            64           64                    


1 Instances:

SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME           
100.00 1      100    1        0            64           64                    rx_word_format 




-------------------------------------------------------------------------------

Summary for Group   uart_env_pkg::uart_rx_coverage_monitor::rx_word_format_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 11       0         11      100.00  
Crosses   40       0         40      100.00  


Variables for Group  uart_env_pkg::uart_rx_coverage_monitor::rx_word_format_cg


VARIABLE    EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
WORD_LENGTH 4        0         4       100.00  100  1      1        0                    
STOP_BITS   2        0         2       100.00  100  1      1        0                    
PARITY      5        0         5       100.00  100  1      1        0                    


Crosses for Group  uart_env_pkg::uart_rx_coverage_monitor::rx_word_format_cg


CROSS       EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
WORD_FORMAT 40       0         40      100.00  100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable WORD_LENGTH


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 4        0         4       100.00  


User Defined Bins for WORD_LENGTH


Bins

NAME   COUNT AT LEAST  
bits_8 160   1        
bits_7 194   1        
bits_6 187   1        
bits_5 146   1        


-------------------------------------------------------------------------------

Summary for Variable STOP_BITS


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        0         2       100.00  


User Defined Bins for STOP_BITS


Bins

NAME   COUNT AT LEAST  
stop_2 352   1        
stop_1 335   1        


-------------------------------------------------------------------------------

Summary for Variable PARITY


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 5        0         5       100.00  


User Defined Bins for PARITY


Bins

NAME          COUNT AT LEAST  
stick0_parity 83    1        
stick1_parity 87    1        
odd_parity    89    1        
even_parity   107   1        
no_parity     321   1        


-------------------------------------------------------------------------------

Summary for Cross WORD_FORMAT


Samples crossed: WORD_LENGTH STOP_BITS PARITY
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
Automatically Generated Cross Bins 40       0         40      100.00          


Automatically Generated Cross Bins for WORD_FORMAT


Bins

WORD_LENGTH STOP_BITS PARITY        COUNT AT LEAST  
bits_8      stop_2    stick0_parity 15    1        
bits_8      stop_2    stick1_parity 4     1        
bits_8      stop_2    odd_parity    6     1        
bits_8      stop_2    even_parity   16    1        
bits_8      stop_2    no_parity     29    1        
bits_8      stop_1    stick0_parity 6     1        
bits_8      stop_1    stick1_parity 21    1        
bits_8      stop_1    odd_parity    7     1        
bits_8      stop_1    even_parity   16    1        
bits_8      stop_1    no_parity     40    1        
bits_7      stop_2    stick0_parity 16    1        
bits_7      stop_2    stick1_parity 9     1        
bits_7      stop_2    odd_parity    18    1        
bits_7      stop_2    even_parity   13    1        
bits_7      stop_2    no_parity     57    1        
bits_7      stop_1    stick0_parity 8     1        
bits_7      stop_1    stick1_parity 10    1        
bits_7      stop_1    odd_parity    5     1        
bits_7      stop_1    even_parity   9     1        
bits_7      stop_1    no_parity     49    1        
bits_6      stop_2    stick0_parity 7     1        
bits_6      stop_2    stick1_parity 12    1        
bits_6      stop_2    odd_parity    15    1        
bits_6      stop_2    even_parity   17    1        
bits_6      stop_2    no_parity     51    1        
bits_6      stop_1    stick0_parity 17    1        
bits_6      stop_1    stick1_parity 9     1        
bits_6      stop_1    odd_parity    10    1        
bits_6      stop_1    even_parity   10    1        
bits_6      stop_1    no_parity     39    1        
bits_5      stop_2    stick0_parity 6     1        
bits_5      stop_2    stick1_parity 10    1        
bits_5      stop_2    odd_parity    9     1        
bits_5      stop_2    even_parity   10    1        
bits_5      stop_2    no_parity     32    1        
bits_5      stop_1    stick0_parity 8     1        
bits_5      stop_1    stick1_parity 12    1        
bits_5      stop_1    odd_parity    19    1        
bits_5      stop_1    even_parity   16    1        
bits_5      stop_1    no_parity     24    1        


-------------------------------------------------------------------------------
===============================================================================
Group Instance : rx_word_format
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
100.00 1      100    1        0            64           64                    


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                                      
100.00 100.00    1      100    1        0            64           64                    uart_env_pkg::uart_rx_coverage_monitor::rx_word_format_cg 



-------------------------------------------------------------------------------

Summary for Group Instance   rx_word_format



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 11       0         11      100.00  
Crosses   40       0         40      100.00  


Variables for Group Instance  rx_word_format


VARIABLE    EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
WORD_LENGTH 4        0         4       100.00  100  1      1        0                    
STOP_BITS   2        0         2       100.00  100  1      1        0                    
PARITY      5        0         5       100.00  100  1      1        0                    


Crosses for Group Instance  rx_word_format


CROSS       EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
WORD_FORMAT 40       0         40      100.00  100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable WORD_LENGTH


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 4        0         4       100.00  


User Defined Bins for WORD_LENGTH


Bins

NAME   COUNT AT LEAST  
bits_8 160   1        
bits_7 194   1        
bits_6 187   1        
bits_5 146   1        


-------------------------------------------------------------------------------

Summary for Variable STOP_BITS


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        0         2       100.00  


User Defined Bins for STOP_BITS


Bins

NAME   COUNT AT LEAST  
stop_2 352   1        
stop_1 335   1        


-------------------------------------------------------------------------------

Summary for Variable PARITY


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 5        0         5       100.00  


User Defined Bins for PARITY


Bins

NAME          COUNT AT LEAST  
stick0_parity 83    1        
stick1_parity 87    1        
odd_parity    89    1        
even_parity   107   1        
no_parity     321   1        


-------------------------------------------------------------------------------

Summary for Cross WORD_FORMAT


Samples crossed: WORD_LENGTH STOP_BITS PARITY
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
Automatically Generated Cross Bins 40       0         40      100.00          


Automatically Generated Cross Bins for WORD_FORMAT


Bins

WORD_LENGTH STOP_BITS PARITY        COUNT AT LEAST  
bits_8      stop_2    stick0_parity 15    1        
bits_8      stop_2    stick1_parity 4     1        
bits_8      stop_2    odd_parity    6     1        
bits_8      stop_2    even_parity   16    1        
bits_8      stop_2    no_parity     29    1        
bits_8      stop_1    stick0_parity 6     1        
bits_8      stop_1    stick1_parity 21    1        
bits_8      stop_1    odd_parity    7     1        
bits_8      stop_1    even_parity   16    1        
bits_8      stop_1    no_parity     40    1        
bits_7      stop_2    stick0_parity 16    1        
bits_7      stop_2    stick1_parity 9     1        
bits_7      stop_2    odd_parity    18    1        
bits_7      stop_2    even_parity   13    1        
bits_7      stop_2    no_parity     57    1        
bits_7      stop_1    stick0_parity 8     1        
bits_7      stop_1    stick1_parity 10    1        
bits_7      stop_1    odd_parity    5     1        
bits_7      stop_1    even_parity   9     1        
bits_7      stop_1    no_parity     49    1        
bits_6      stop_2    stick0_parity 7     1        
bits_6      stop_2    stick1_parity 12    1        
bits_6      stop_2    odd_parity    15    1        
bits_6      stop_2    even_parity   17    1        
bits_6      stop_2    no_parity     51    1        
bits_6      stop_1    stick0_parity 17    1        
bits_6      stop_1    stick1_parity 9     1        
bits_6      stop_1    odd_parity    10    1        
bits_6      stop_1    even_parity   10    1        
bits_6      stop_1    no_parity     39    1        
bits_5      stop_2    stick0_parity 6     1        
bits_5      stop_2    stick1_parity 10    1        
bits_5      stop_2    odd_parity    9     1        
bits_5      stop_2    even_parity   10    1        
bits_5      stop_2    no_parity     32    1        
bits_5      stop_1    stick0_parity 8     1        
bits_5      stop_1    stick1_parity 12    1        
bits_5      stop_1    odd_parity    19    1        
bits_5      stop_1    even_parity   16    1        
bits_5      stop_1    no_parity     24    1        


Group : uart_env_pkg::uart_reg_access_coverage_monitor::reg_access_cg

===============================================================================
Group : uart_env_pkg::uart_reg_access_coverage_monitor::reg_access_cg
===============================================================================
SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
100.00 100.00    1      100    1        0            64           64                    


1 Instances:

SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME          
100.00 1      100    1        0            64           64                    reg_access_cg 




-------------------------------------------------------------------------------

Summary for Group   uart_env_pkg::uart_reg_access_coverage_monitor::reg_access_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 11       0         11      100.00  
Crosses   16       0         16      100.00  


Variables for Group  uart_env_pkg::uart_reg_access_coverage_monitor::reg_access_cg


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
RW       2        0         2       100.00  100  1      1        0                    
ADDR     9        0         9       100.00  100  1      1        0                    


Crosses for Group  uart_env_pkg::uart_reg_access_coverage_monitor::reg_access_cg


CROSS      EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
REG_ACCESS 16       0         16      100.00  100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable RW


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        0         2       100.00  


User Defined Bins for RW


Bins

NAME  COUNT AT LEAST  
write 2890  1        
read  13449 1        


-------------------------------------------------------------------------------

Summary for Variable ADDR


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 9        0         9       100.00  


User Defined Bins for ADDR


Bins

NAME    COUNT AT LEAST  
div2    219   1        
div1    219   1        
msr     999   1        
lsr     10853 1        
mcr     1506  1        
lcr     135   1        
iir_fcr 903   1        
ier     68    1        
data    1437  1        


-------------------------------------------------------------------------------

Summary for Cross REG_ACCESS


Samples crossed: RW ADDR
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              16       0         16      100.00          
Automatically Generated Cross Bins 16       0         16      100.00          
User Defined Cross Bins            0        0         0                       


Automatically Generated Cross Bins for REG_ACCESS


Bins

RW    ADDR    COUNT AT LEAST  
write div2    217   1        
write div1    217   1        
write mcr     1504  1        
write lcr     67    1        
write iir_fcr 67    1        
write ier     66    1        
write data    750   1        
read  div2    2     1        
read  div1    2     1        
read  msr     998   1        
read  lsr     10852 1        
read  mcr     2     1        
read  lcr     68    1        
read  iir_fcr 836   1        
read  ier     2     1        
read  data    687   1        


User Defined Cross Bins for REG_ACCESS


Excluded/Illegal bins

NAME      COUNT           
read_only 0     Excluded 


-------------------------------------------------------------------------------
===============================================================================
Group Instance : reg_access_cg
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
100.00 1      100    1        0            64           64                    


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                                          
100.00 100.00    1      100    1        0            64           64                    uart_env_pkg::uart_reg_access_coverage_monitor::reg_access_cg 



-------------------------------------------------------------------------------

Summary for Group Instance   reg_access_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 11       0         11      100.00  
Crosses   16       0         16      100.00  


Variables for Group Instance  reg_access_cg


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
RW       2        0         2       100.00  100  1      1        0                    
ADDR     9        0         9       100.00  100  1      1        0                    


Crosses for Group Instance  reg_access_cg


CROSS      EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
REG_ACCESS 16       0         16      100.00  100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable RW


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        0         2       100.00  


User Defined Bins for RW


Bins

NAME  COUNT AT LEAST  
write 2890  1        
read  13449 1        


-------------------------------------------------------------------------------

Summary for Variable ADDR


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 9        0         9       100.00  


User Defined Bins for ADDR


Bins

NAME    COUNT AT LEAST  
div2    219   1        
div1    219   1        
msr     999   1        
lsr     10853 1        
mcr     1506  1        
lcr     135   1        
iir_fcr 903   1        
ier     68    1        
data    1437  1        


-------------------------------------------------------------------------------

Summary for Cross REG_ACCESS


Samples crossed: RW ADDR
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
TOTAL                              16       0         16      100.00          
Automatically Generated Cross Bins 16       0         16      100.00          
User Defined Cross Bins            0        0         0                       


Automatically Generated Cross Bins for REG_ACCESS


Bins

RW    ADDR    COUNT AT LEAST  
write div2    217   1        
write div1    217   1        
write mcr     1504  1        
write lcr     67    1        
write iir_fcr 67    1        
write ier     66    1        
write data    750   1        
read  div2    2     1        
read  div1    2     1        
read  msr     998   1        
read  lsr     10852 1        
read  mcr     2     1        
read  lcr     68    1        
read  iir_fcr 836   1        
read  ier     2     1        
read  data    687   1        


User Defined Cross Bins for REG_ACCESS


Excluded/Illegal bins

NAME      COUNT           
read_only 0     Excluded 


Group : uart_env_pkg::uart_tx_coverage_monitor::tx_word_format_cg

===============================================================================
Group : uart_env_pkg::uart_tx_coverage_monitor::tx_word_format_cg
===============================================================================
SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
100.00 100.00    1      100    1        0            64           64                    


1 Instances:

SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME           
100.00 1      100    1        0            64           64                    tx_word_format 




-------------------------------------------------------------------------------

Summary for Group   uart_env_pkg::uart_tx_coverage_monitor::tx_word_format_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 11       0         11      100.00  
Crosses   40       0         40      100.00  


Variables for Group  uart_env_pkg::uart_tx_coverage_monitor::tx_word_format_cg


VARIABLE    EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
WORD_LENGTH 4        0         4       100.00  100  1      1        0                    
STOP_BITS   2        0         2       100.00  100  1      1        0                    
PARITY      5        0         5       100.00  100  1      1        0                    


Crosses for Group  uart_env_pkg::uart_tx_coverage_monitor::tx_word_format_cg


CROSS       EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
WORD_FORMAT 40       0         40      100.00  100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable WORD_LENGTH


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 4        0         4       100.00  


User Defined Bins for WORD_LENGTH


Bins

NAME   COUNT AT LEAST  
bits_8 172   1        
bits_7 200   1        
bits_6 186   1        
bits_5 191   1        


-------------------------------------------------------------------------------

Summary for Variable STOP_BITS


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        0         2       100.00  


User Defined Bins for STOP_BITS


Bins

NAME   COUNT AT LEAST  
stop_2 399   1        
stop_1 350   1        


-------------------------------------------------------------------------------

Summary for Variable PARITY


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 5        0         5       100.00  


User Defined Bins for PARITY


Bins

NAME          COUNT AT LEAST  
stick0_parity 104   1        
stick1_parity 100   1        
odd_parity    68    1        
even_parity   97    1        
no_parity     380   1        


-------------------------------------------------------------------------------

Summary for Cross WORD_FORMAT


Samples crossed: WORD_LENGTH STOP_BITS PARITY
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
Automatically Generated Cross Bins 40       0         40      100.00          


Automatically Generated Cross Bins for WORD_FORMAT


Bins

WORD_LENGTH STOP_BITS PARITY        COUNT AT LEAST  
bits_8      stop_2    stick0_parity 8     1        
bits_8      stop_2    stick1_parity 19    1        
bits_8      stop_2    odd_parity    17    1        
bits_8      stop_2    even_parity   12    1        
bits_8      stop_2    no_parity     24    1        
bits_8      stop_1    stick0_parity 10    1        
bits_8      stop_1    stick1_parity 3     1        
bits_8      stop_1    odd_parity    10    1        
bits_8      stop_1    even_parity   12    1        
bits_8      stop_1    no_parity     57    1        
bits_7      stop_2    stick0_parity 17    1        
bits_7      stop_2    stick1_parity 15    1        
bits_7      stop_2    odd_parity    6     1        
bits_7      stop_2    even_parity   19    1        
bits_7      stop_2    no_parity     59    1        
bits_7      stop_1    stick0_parity 15    1        
bits_7      stop_1    stick1_parity 10    1        
bits_7      stop_1    odd_parity    2     1        
bits_7      stop_1    even_parity   6     1        
bits_7      stop_1    no_parity     51    1        
bits_6      stop_2    stick0_parity 13    1        
bits_6      stop_2    stick1_parity 17    1        
bits_6      stop_2    odd_parity    5     1        
bits_6      stop_2    even_parity   20    1        
bits_6      stop_2    no_parity     55    1        
bits_6      stop_1    stick0_parity 13    1        
bits_6      stop_1    stick1_parity 10    1        
bits_6      stop_1    odd_parity    6     1        
bits_6      stop_1    even_parity   2     1        
bits_6      stop_1    no_parity     45    1        
bits_5      stop_2    stick0_parity 10    1        
bits_5      stop_2    stick1_parity 11    1        
bits_5      stop_2    odd_parity    6     1        
bits_5      stop_2    even_parity   15    1        
bits_5      stop_2    no_parity     51    1        
bits_5      stop_1    stick0_parity 18    1        
bits_5      stop_1    stick1_parity 15    1        
bits_5      stop_1    odd_parity    16    1        
bits_5      stop_1    even_parity   11    1        
bits_5      stop_1    no_parity     38    1        


-------------------------------------------------------------------------------
===============================================================================
Group Instance : tx_word_format
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
100.00 1      100    1        0            64           64                    


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                                      
100.00 100.00    1      100    1        0            64           64                    uart_env_pkg::uart_tx_coverage_monitor::tx_word_format_cg 



-------------------------------------------------------------------------------

Summary for Group Instance   tx_word_format



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 11       0         11      100.00  
Crosses   40       0         40      100.00  


Variables for Group Instance  tx_word_format


VARIABLE    EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
WORD_LENGTH 4        0         4       100.00  100  1      1        0                    
STOP_BITS   2        0         2       100.00  100  1      1        0                    
PARITY      5        0         5       100.00  100  1      1        0                    


Crosses for Group Instance  tx_word_format


CROSS       EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
WORD_FORMAT 40       0         40      100.00  100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable WORD_LENGTH


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 4        0         4       100.00  


User Defined Bins for WORD_LENGTH


Bins

NAME   COUNT AT LEAST  
bits_8 172   1        
bits_7 200   1        
bits_6 186   1        
bits_5 191   1        


-------------------------------------------------------------------------------

Summary for Variable STOP_BITS


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 2        0         2       100.00  


User Defined Bins for STOP_BITS


Bins

NAME   COUNT AT LEAST  
stop_2 399   1        
stop_1 350   1        


-------------------------------------------------------------------------------

Summary for Variable PARITY


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 5        0         5       100.00  


User Defined Bins for PARITY


Bins

NAME          COUNT AT LEAST  
stick0_parity 104   1        
stick1_parity 100   1        
odd_parity    68    1        
even_parity   97    1        
no_parity     380   1        


-------------------------------------------------------------------------------

Summary for Cross WORD_FORMAT


Samples crossed: WORD_LENGTH STOP_BITS PARITY
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
Automatically Generated Cross Bins 40       0         40      100.00          


Automatically Generated Cross Bins for WORD_FORMAT


Bins

WORD_LENGTH STOP_BITS PARITY        COUNT AT LEAST  
bits_8      stop_2    stick0_parity 8     1        
bits_8      stop_2    stick1_parity 19    1        
bits_8      stop_2    odd_parity    17    1        
bits_8      stop_2    even_parity   12    1        
bits_8      stop_2    no_parity     24    1        
bits_8      stop_1    stick0_parity 10    1        
bits_8      stop_1    stick1_parity 3     1        
bits_8      stop_1    odd_parity    10    1        
bits_8      stop_1    even_parity   12    1        
bits_8      stop_1    no_parity     57    1        
bits_7      stop_2    stick0_parity 17    1        
bits_7      stop_2    stick1_parity 15    1        
bits_7      stop_2    odd_parity    6     1        
bits_7      stop_2    even_parity   19    1        
bits_7      stop_2    no_parity     59    1        
bits_7      stop_1    stick0_parity 15    1        
bits_7      stop_1    stick1_parity 10    1        
bits_7      stop_1    odd_parity    2     1        
bits_7      stop_1    even_parity   6     1        
bits_7      stop_1    no_parity     51    1        
bits_6      stop_2    stick0_parity 13    1        
bits_6      stop_2    stick1_parity 17    1        
bits_6      stop_2    odd_parity    5     1        
bits_6      stop_2    even_parity   20    1        
bits_6      stop_2    no_parity     55    1        
bits_6      stop_1    stick0_parity 13    1        
bits_6      stop_1    stick1_parity 10    1        
bits_6      stop_1    odd_parity    6     1        
bits_6      stop_1    even_parity   2     1        
bits_6      stop_1    no_parity     45    1        
bits_5      stop_2    stick0_parity 10    1        
bits_5      stop_2    stick1_parity 11    1        
bits_5      stop_2    odd_parity    6     1        
bits_5      stop_2    even_parity   15    1        
bits_5      stop_2    no_parity     51    1        
bits_5      stop_1    stick0_parity 18    1        
bits_5      stop_1    stick1_parity 15    1        
bits_5      stop_1    odd_parity    16    1        
bits_5      stop_1    even_parity   11    1        
bits_5      stop_1    no_parity     38    1        


Group : uart_env_pkg::baud_rate_checker::baud_rate_cg

===============================================================================
Group : uart_env_pkg::baud_rate_checker::baud_rate_cg
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
100.00 1      100    1        0            64           64                    




-------------------------------------------------------------------------------

Summary for Group   uart_env_pkg::baud_rate_checker::baud_rate_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 35       0         35      100.00  


Variables for Group  uart_env_pkg::baud_rate_checker::baud_rate_cg


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
div      35       0         35      100.00  100  1      1        0                    


-------------------------------------------------------------------------------

Summary for Variable div


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 35       0         35      100.00  


User Defined Bins for div


Bins

NAME           COUNT AT LEAST  
div_ratio_0001 70    1        
div_ratio_0002 114   1        
div_ratio_0004 24    1        
div_ratio_0008 8     1        
div_ratio_0010 5     1        
div_ratio_0020 4     1        
div_ratio_0040 2     1        
div_ratio_0080 5     1        
div_ratio_0100 5     1        
div_ratio_0200 5     1        
div_ratio_0400 4     1        
div_ratio_0800 4     1        
div_ratio_1000 3     1        
div_ratio_2000 4     1        
div_ratio_4000 5     1        
div_ratio_8000 4     1        
div_ratio_fffe 3     1        
div_ratio_fffd 7     1        
div_ratio_fffb 5     1        
div_ratio_fff7 5     1        
div_ratio_ffef 5     1        
div_ratio_ffdf 3     1        
div_ratio_ffbf 3     1        
div_ratio_ff7f 4     1        
div_ratio_feff 5     1        
div_ratio_fdff 2     1        
div_ratio_fbff 8     1        
div_ratio_f7ff 5     1        
div_ratio_efff 4     1        
div_ratio_dfff 6     1        
div_ratio_bfff 7     1        
div_ratio_7fff 2     1        
div_ratio_00ff 2     1        
div_ratio_ff00 3     1        
div_ratio_ffff 5     1        


Group : uart_env_pkg::uart_modem_coverage_monitor::mcr_settings_cg

===============================================================================
Group : uart_env_pkg::uart_modem_coverage_monitor::mcr_settings_cg
===============================================================================
SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
100.00 100.00    1      100    1        0            64           64                    


1 Instances:

SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME            
100.00 1      100    1        0            64           64                    mcr_settings_cg 




-------------------------------------------------------------------------------

Summary for Group   uart_env_pkg::uart_modem_coverage_monitor::mcr_settings_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 10       0         10      100.00  
Crosses   32       0         32      100.00  


Variables for Group  uart_env_pkg::uart_modem_coverage_monitor::mcr_settings_cg


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
DTR      2        0         2       100.00  100  1      1        2                    
RTS      2        0         2       100.00  100  1      1        2                    
OUT1     2        0         2       100.00  100  1      1        2                    
OUT2     2        0         2       100.00  100  1      1        2                    
LOOPBACK 2        0         2       100.00  100  1      1        2                    


Crosses for Group  uart_env_pkg::uart_modem_coverage_monitor::mcr_settings_cg


CROSS        EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
MCR_SETTINGS 32       0         32      100.00  100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable DTR


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for DTR


Bins

NAME    COUNT AT LEAST  
auto[0] 751   1        
auto[1] 753   1        


-------------------------------------------------------------------------------

Summary for Variable RTS


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for RTS


Bins

NAME    COUNT AT LEAST  
auto[0] 749   1        
auto[1] 755   1        


-------------------------------------------------------------------------------

Summary for Variable OUT1


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for OUT1


Bins

NAME    COUNT AT LEAST  
auto[0] 758   1        
auto[1] 746   1        


-------------------------------------------------------------------------------

Summary for Variable OUT2


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for OUT2


Bins

NAME    COUNT AT LEAST  
auto[0] 773   1        
auto[1] 731   1        


-------------------------------------------------------------------------------

Summary for Variable LOOPBACK


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for LOOPBACK


Bins

NAME    COUNT AT LEAST  
auto[0] 765   1        
auto[1] 739   1        


-------------------------------------------------------------------------------

Summary for Cross MCR_SETTINGS


Samples crossed: DTR RTS OUT1 OUT2 LOOPBACK
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
Automatically Generated Cross Bins 32       0         32      100.00          


Automatically Generated Cross Bins for MCR_SETTINGS


Bins

DTR     RTS     OUT1    OUT2    LOOPBACK COUNT AT LEAST  
auto[0] auto[0] auto[0] auto[0] auto[0]  57    1        
auto[0] auto[0] auto[0] auto[0] auto[1]  45    1        
auto[0] auto[0] auto[0] auto[1] auto[0]  43    1        
auto[0] auto[0] auto[0] auto[1] auto[1]  51    1        
auto[0] auto[0] auto[1] auto[0] auto[0]  50    1        
auto[0] auto[0] auto[1] auto[0] auto[1]  44    1        
auto[0] auto[0] auto[1] auto[1] auto[0]  45    1        
auto[0] auto[0] auto[1] auto[1] auto[1]  44    1        
auto[0] auto[1] auto[0] auto[0] auto[0]  31    1        
auto[0] auto[1] auto[0] auto[0] auto[1]  49    1        
auto[0] auto[1] auto[0] auto[1] auto[0]  56    1        
auto[0] auto[1] auto[0] auto[1] auto[1]  44    1        
auto[0] auto[1] auto[1] auto[0] auto[0]  59    1        
auto[0] auto[1] auto[1] auto[0] auto[1]  50    1        
auto[0] auto[1] auto[1] auto[1] auto[0]  34    1        
auto[0] auto[1] auto[1] auto[1] auto[1]  49    1        
auto[1] auto[0] auto[0] auto[0] auto[0]  50    1        
auto[1] auto[0] auto[0] auto[0] auto[1]  47    1        
auto[1] auto[0] auto[0] auto[1] auto[0]  51    1        
auto[1] auto[0] auto[0] auto[1] auto[1]  41    1        
auto[1] auto[0] auto[1] auto[0] auto[0]  40    1        
auto[1] auto[0] auto[1] auto[0] auto[1]  54    1        
auto[1] auto[0] auto[1] auto[1] auto[0]  53    1        
auto[1] auto[0] auto[1] auto[1] auto[1]  34    1        
auto[1] auto[1] auto[0] auto[0] auto[0]  41    1        
auto[1] auto[1] auto[0] auto[0] auto[1]  48    1        
auto[1] auto[1] auto[0] auto[1] auto[0]  58    1        
auto[1] auto[1] auto[0] auto[1] auto[1]  46    1        
auto[1] auto[1] auto[1] auto[0] auto[0]  61    1        
auto[1] auto[1] auto[1] auto[0] auto[1]  47    1        
auto[1] auto[1] auto[1] auto[1] auto[0]  36    1        
auto[1] auto[1] auto[1] auto[1] auto[1]  46    1        


-------------------------------------------------------------------------------
===============================================================================
Group Instance : mcr_settings_cg
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT 
100.00 1      100    1        0            64           64                    


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                                       
100.00 100.00    1      100    1        0            64           64                    uart_env_pkg::uart_modem_coverage_monitor::mcr_settings_cg 



-------------------------------------------------------------------------------

Summary for Group Instance   mcr_settings_cg



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 10       0         10      100.00  
Crosses   32       0         32      100.00  


Variables for Group Instance  mcr_settings_cg


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
DTR      2        0         2       100.00  100  1      1        2                    
RTS      2        0         2       100.00  100  1      1        2                    
OUT1     2        0         2       100.00  100  1      1        2                    
OUT2     2        0         2       100.00  100  1      1        2                    
LOOPBACK 2        0         2       100.00  100  1      1        2                    


Crosses for Group Instance  mcr_settings_cg


CROSS        EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST PRINT MISSING COMMENT 
MCR_SETTINGS 32       0         32      100.00  100  1      1        0                     


-------------------------------------------------------------------------------

Summary for Variable DTR


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for DTR


Bins

NAME    COUNT AT LEAST  
auto[0] 751   1        
auto[1] 753   1        


-------------------------------------------------------------------------------

Summary for Variable RTS


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for RTS


Bins

NAME    COUNT AT LEAST  
auto[0] 749   1        
auto[1] 755   1        


-------------------------------------------------------------------------------

Summary for Variable OUT1


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for OUT1


Bins

NAME    COUNT AT LEAST  
auto[0] 758   1        
auto[1] 746   1        


-------------------------------------------------------------------------------

Summary for Variable OUT2


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for OUT2


Bins

NAME    COUNT AT LEAST  
auto[0] 773   1        
auto[1] 731   1        


-------------------------------------------------------------------------------

Summary for Variable LOOPBACK


CATEGORY                     EXPECTED UNCOVERED COVERED PERCENT 
Automatically Generated Bins 2        0         2       100.00  


Automatically Generated Bins for LOOPBACK


Bins

NAME    COUNT AT LEAST  
auto[0] 765   1        
auto[1] 739   1        


-------------------------------------------------------------------------------

Summary for Cross MCR_SETTINGS


Samples crossed: DTR RTS OUT1 OUT2 LOOPBACK
CATEGORY                           EXPECTED UNCOVERED COVERED PERCENT MISSING 
Automatically Generated Cross Bins 32       0         32      100.00          


Automatically Generated Cross Bins for MCR_SETTINGS


Bins

DTR     RTS     OUT1    OUT2    LOOPBACK COUNT AT LEAST  
auto[0] auto[0] auto[0] auto[0] auto[0]  57    1        
auto[0] auto[0] auto[0] auto[0] auto[1]  45    1        
auto[0] auto[0] auto[0] auto[1] auto[0]  43    1        
auto[0] auto[0] auto[0] auto[1] auto[1]  51    1        
auto[0] auto[0] auto[1] auto[0] auto[0]  50    1        
auto[0] auto[0] auto[1] auto[0] auto[1]  44    1        
auto[0] auto[0] auto[1] auto[1] auto[0]  45    1        
auto[0] auto[0] auto[1] auto[1] auto[1]  44    1        
auto[0] auto[1] auto[0] auto[0] auto[0]  31    1        
auto[0] auto[1] auto[0] auto[0] auto[1]  49    1        
auto[0] auto[1] auto[0] auto[1] auto[0]  56    1        
auto[0] auto[1] auto[0] auto[1] auto[1]  44    1        
auto[0] auto[1] auto[1] auto[0] auto[0]  59    1        
auto[0] auto[1] auto[1] auto[0] auto[1]  50    1        
auto[0] auto[1] auto[1] auto[1] auto[0]  34    1        
auto[0] auto[1] auto[1] auto[1] auto[1]  49    1        
auto[1] auto[0] auto[0] auto[0] auto[0]  50    1        
auto[1] auto[0] auto[0] auto[0] auto[1]  47    1        
auto[1] auto[0] auto[0] auto[1] auto[0]  51    1        
auto[1] auto[0] auto[0] auto[1] auto[1]  41    1        
auto[1] auto[0] auto[1] auto[0] auto[0]  40    1        
auto[1] auto[0] auto[1] auto[0] auto[1]  54    1        
auto[1] auto[0] auto[1] auto[1] auto[0]  53    1        
auto[1] auto[0] auto[1] auto[1] auto[1]  34    1        
auto[1] auto[1] auto[0] auto[0] auto[0]  41    1        
auto[1] auto[1] auto[0] auto[0] auto[1]  48    1        
auto[1] auto[1] auto[0] auto[1] auto[0]  58    1        
auto[1] auto[1] auto[0] auto[1] auto[1]  46    1        
auto[1] auto[1] auto[1] auto[0] auto[0]  61    1        
auto[1] auto[1] auto[1] auto[0] auto[1]  47    1        
auto[1] auto[1] auto[1] auto[1] auto[0]  36    1        
auto[1] auto[1] auto[1] auto[1] auto[1]  46    1        


