// Seed: 1222535594
module module_0;
  logic id_1;
  assign module_1.id_2 = 0;
  assign id_1 = id_1;
  assign id_1 = id_1;
  logic id_2;
  logic id_3;
  logic [7:0][1 'b0] id_4;
  assign module_2.id_3 = 0;
  tri   id_5 = -1 << -1;
  logic id_6;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri   id_1,
    input  uwire id_2,
    output logic id_3,
    input  tri1  id_4
);
  tri1 id_6;
  assign id_6 = -1;
  module_0 modCall_1 ();
  always id_3 = -1'h0 - 1;
endmodule
module module_2 #(
    parameter id_0 = 32'd96
) (
    input uwire _id_0,
    input tri   id_1
);
  generate
    wire [-1 : -1] id_3[id_0 : id_0];
  endgenerate
  assign id_3 = 1;
  module_0 modCall_1 ();
endmodule
