{"sha": "629f660bc362df58433e9ad613dfdff0b3b88d7e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NjI5ZjY2MGJjMzYyZGY1ODQzM2U5YWQ2MTNkZmRmZjBiM2I4OGQ3ZQ==", "commit": {"author": {"name": "James Greenhalgh", "email": "james.greenhalgh@arm.com", "date": "2013-11-14T10:02:10Z"}, "committer": {"name": "James Greenhalgh", "email": "jgreenhalgh@gcc.gnu.org", "date": "2013-11-14T10:02:10Z"}, "message": "[AArch64] [-mtune cleanup 5/5] Update invoke.texi\n\ngcc/\n\t* doc/invoke.texi: Update documentation for AArch64's -mcpu\n\tand -mtune options.\n\nFrom-SVN: r204785", "tree": {"sha": "6c2aa1181340b99068a13e11614f3859a8dcf577", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/6c2aa1181340b99068a13e11614f3859a8dcf577"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/629f660bc362df58433e9ad613dfdff0b3b88d7e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/629f660bc362df58433e9ad613dfdff0b3b88d7e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/629f660bc362df58433e9ad613dfdff0b3b88d7e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/629f660bc362df58433e9ad613dfdff0b3b88d7e/comments", "author": {"login": "jgreenhalgh-arm", "id": 6104025, "node_id": "MDQ6VXNlcjYxMDQwMjU=", "avatar_url": "https://avatars.githubusercontent.com/u/6104025?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jgreenhalgh-arm", "html_url": "https://github.com/jgreenhalgh-arm", "followers_url": "https://api.github.com/users/jgreenhalgh-arm/followers", "following_url": "https://api.github.com/users/jgreenhalgh-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jgreenhalgh-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jgreenhalgh-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jgreenhalgh-arm/subscriptions", "organizations_url": "https://api.github.com/users/jgreenhalgh-arm/orgs", "repos_url": "https://api.github.com/users/jgreenhalgh-arm/repos", "events_url": "https://api.github.com/users/jgreenhalgh-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jgreenhalgh-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "99d85f91de244b0bbdae850b244f718733fc915c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/99d85f91de244b0bbdae850b244f718733fc915c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/99d85f91de244b0bbdae850b244f718733fc915c"}], "stats": {"total": 19, "additions": 14, "deletions": 5}, "files": [{"sha": "51bef23162631793577b74a8da4500190ce51dbc", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/629f660bc362df58433e9ad613dfdff0b3b88d7e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/629f660bc362df58433e9ad613dfdff0b3b88d7e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=629f660bc362df58433e9ad613dfdff0b3b88d7e", "patch": "@@ -1,3 +1,8 @@\n+2013-11-14  James Greenhalgh  <james.greenhalgh@arm.com>\n+\n+\t* doc/invoke.texi: Update documentation for AArch64's -mcpu\n+\tand -mtune options.\n+\n 2013-11-14  James Greenhalgh  <james.greenhalgh@arm.com>\n \n \t* config/aarch64/aarch64-cores.def (example-1): Remove."}, {"sha": "25f4983e1513fe0cce817bda717aabfeb22078cd", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 9, "deletions": 5, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/629f660bc362df58433e9ad613dfdff0b3b88d7e/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/629f660bc362df58433e9ad613dfdff0b3b88d7e/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=629f660bc362df58433e9ad613dfdff0b3b88d7e", "patch": "@@ -11169,9 +11169,9 @@ instead of the @option{-mcpu=} option.\n Specify the name of the target processor, optionally suffixed by one or more\n feature modifiers.  This option has the form\n @option{-mcpu=@var{cpu}@r{@{}+@r{[}no@r{]}@var{feature}@r{@}*}}, where the\n-possible values for @var{cpu} are @samp{generic}, @samp{large}.  The\n-possible values for @var{feature} are documented in the sub-section\n-below.\n+possible values for @var{cpu} are @samp{generic}, @samp{cortex-a53},\n+@samp{cortex-a57}.  The possible values for @var{feature} are documented\n+in the sub-section below.\n \n Where conflicting feature modifiers are specified, the right-most feature is\n used.\n@@ -11184,8 +11184,12 @@ generating assembly code.\n Specify the name of the processor to tune the performance for.  The code will\n be tuned as if the target processor were of the type specified in this option,\n but still using instructions compatible with the target processor specified\n-by a @option{-mcpu=} option.  This option cannot be suffixed by feature\n-modifiers.\n+by a @option{-mcpu=} option.  Where no @option{-mtune=} option is\n+specified, the code will be tuned to perform well on the target processor\n+given by @option{-mcpu=} or @option{-march=}.  Where none of\n+@option{-mtune=}, @option{-mcpu=} or @option{-march=} are specified,\n+the code will be tuned to perform well across a range of target\n+processors.  This option cannot be suffixed by feature modifiers.\n \n @end table\n "}]}