# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../pingpong2.srcs/sources_1/ip/clk_wiz_0" \
"memorycontrol_t_func_synth.v" \
"../../../../../pingpong2.srcs/mySim/new/memorycontrol_t.v" \

# Do not sort compile order
nosort
