

================================================================
== Vitis HLS Report for 'krnl_bp_Pipeline_VITIS_LOOP_526_2'
================================================================
* Date:           Tue Apr 15 09:07:44 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       22|       22|  73.326 ns|  73.326 ns|   22|   22|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_526_2  |       20|       20|        14|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       45|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       77|    -|
|Register             |        -|     -|      321|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      321|      186|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |ii_13_fu_124_p2                    |         +|   0|  0|  12|           4|           1|
    |ap_ext_blocking_n                  |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n                  |       and|   0|  0|   2|           2|           2|
    |ap_predicate_op38_read_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_write_state3     |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_n                  |       and|   0|  0|   2|           2|           2|
    |tmp_1_nbreadreq_fu_62_p3           |       and|   0|  0|   2|           1|           0|
    |tmp_2_nbreadreq_fu_70_p3           |       and|   0|  0|   2|           1|           0|
    |icmp_ln526_fu_118_p2               |      icmp|   0|  0|   9|           4|           5|
    |ap_block_pp0_stage0_00001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter13  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op40_write_state3     |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  45|          23|          20|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_ii_12   |   9|          2|    4|          8|
    |ii_fu_46                 |   9|          2|    4|          8|
    |x_hat_stream_blk_n       |   9|          2|    1|          2|
    |x_hat_stream_din         |  14|          3|   32|         96|
    |x_stream_blk_n           |   9|          2|    1|          2|
    |z_old_stream_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  77|         17|   45|        122|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ii_fu_46                           |   4|   0|    4|          0|
    |mul26_i_reg_201                    |  32|   0|   32|          0|
    |mul_i_reg_196                      |  32|   0|   32|          0|
    |result_reg_206                     |  32|   0|   32|          0|
    |tmp_1_reg_168                      |   1|   0|    1|          0|
    |tmp_2_reg_172                      |   1|   0|    1|          0|
    |x_stream_read_reg_176              |  32|   0|   32|          0|
    |z_old_stream_read_reg_181          |  32|   0|   32|          0|
    |tmp_1_reg_168                      |  64|  32|    1|          0|
    |tmp_2_reg_172                      |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 321|  64|  195|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|ap_ext_blocking_n     |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|ap_str_blocking_n     |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|ap_int_blocking_n     |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|grp_fu_631_p_din0     |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|grp_fu_631_p_din1     |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|grp_fu_631_p_dout0    |   in|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|grp_fu_631_p_ce       |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|grp_fu_636_p_din0     |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|grp_fu_636_p_din1     |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|grp_fu_636_p_dout0    |   in|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|grp_fu_636_p_ce       |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|grp_fu_626_p_din0     |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|grp_fu_626_p_din1     |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|grp_fu_626_p_opcode   |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|grp_fu_626_p_dout0    |   in|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|grp_fu_626_p_ce       |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_526_2|  return value|
|x_stream_dout         |   in|   32|     ap_fifo|                           x_stream|       pointer|
|x_stream_empty_n      |   in|    1|     ap_fifo|                           x_stream|       pointer|
|x_stream_read         |  out|    1|     ap_fifo|                           x_stream|       pointer|
|z_old_stream_dout     |   in|   32|     ap_fifo|                       z_old_stream|       pointer|
|z_old_stream_empty_n  |   in|    1|     ap_fifo|                       z_old_stream|       pointer|
|z_old_stream_read     |  out|    1|     ap_fifo|                       z_old_stream|       pointer|
|x_hat_stream_din      |  out|   32|     ap_fifo|                       x_hat_stream|       pointer|
|x_hat_stream_full_n   |   in|    1|     ap_fifo|                       x_hat_stream|       pointer|
|x_hat_stream_write    |  out|    1|     ap_fifo|                       x_hat_stream|       pointer|
|alpha                 |   in|   32|     ap_none|                              alpha|        scalar|
|reg_alpha             |   in|   32|     ap_none|                          reg_alpha|        scalar|
+----------------------+-----+-----+------------+-----------------------------------+--------------+

