strict digraph "compose( ,  )" {
	node [label="\N"];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcc083a3890>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcc083a3110>",
		fillcolor=turquoise,
		label="22:BL
q <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcc083a3210>]",
		style=filled,
		typ=Block];
	"22:IF" -> "22:BL"	[cond="['load']",
		label=load,
		lineno=22];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcc0834ee90>",
		fillcolor=turquoise,
		label="23:BL
q <= q >> amount;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcc083b1150>]",
		style=filled,
		typ=Block];
	"22:IF" -> "23:BL"	[cond="['load']",
		label="!(load)",
		lineno=22];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcc086750d0>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:BL" -> "22:IF"	[cond="[]",
		lineno=None];
	"Leaf_18:AL"	[def_var="['q']",
		label="Leaf_18:AL"];
	"22:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fcc083b71d0>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'q', 'amount', 'data']"];
	"Leaf_18:AL" -> "18:AL";
	"18:AL" -> "20:BL"	[cond="[]",
		lineno=None];
	"23:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
}
