[connectivity]
sp=icsc_500MHz_32_opt_accel_1.icsc_500MHz_32_update_0_write_pipe0:DDR[0]
sp=icsc_500MHz_32_opt_accel_1.in_update_0_read_pipe0:DDR[1]
