{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1452756854168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452756854183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 13 23:34:13 2016 " "Processing started: Wed Jan 13 23:34:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452756854183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1452756854183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off phase3 -c phase3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off phase3 -c phase3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1452756854183 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1452756854996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maxim/documents/github/vhdl/lab1/task3.1/led_blanker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maxim/documents/github/vhdl/lab1/task3.1/led_blanker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_blanker-behavioural " "Found design unit 1: LED_blanker-behavioural" {  } { { "../Task3.1/LED_blanker.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/LED_blanker.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452756856152 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_blanker " "Found entity 1: LED_blanker" {  } { { "../Task3.1/LED_blanker.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/LED_blanker.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452756856152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452756856152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase3-structural " "Found design unit 1: phase3-structural" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452756856152 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase3 " "Found entity 1: phase3" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452756856152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452756856152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maxim/documents/github/vhdl/lab1/task3.1/state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maxim/documents/github/vhdl/lab1/task3.1/state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine-behavioural " "Found design unit 1: state_machine-behavioural" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452756856152 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "../Task3.1/state_machine.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.1/state_machine.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452756856152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452756856152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maxim/documents/github/vhdl/lab1/task4.1/counter_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maxim/documents/github/vhdl/lab1/task4.1/counter_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_8bit-behavioural " "Found design unit 1: counter_8bit-behavioural" {  } { { "../Task4.1/counter_8bit.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task4.1/counter_8bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452756856167 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_8bit " "Found entity 1: counter_8bit" {  } { { "../Task4.1/counter_8bit.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task4.1/counter_8bit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452756856167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452756856167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "phase3 " "Elaborating entity \"phase3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1452756856261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_8bit counter_8bit:u8 " "Elaborating entity \"counter_8bit\" for hierarchy \"counter_8bit:u8\"" {  } { { "phase3.vhd" "u8" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452756856323 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_internal counter_8bit.vhd(44) " "VHDL Process Statement warning at counter_8bit.vhd(44): signal \"q_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Task4.1/counter_8bit.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task4.1/counter_8bit.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1452756856323 "|phase3|counter_8bit:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:u0 " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:u0\"" {  } { { "phase3.vhd" "u0" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452756856339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_blanker LED_blanker:u2 " "Elaborating entity \"LED_blanker\" for hierarchy \"LED_blanker:u2\"" {  } { { "phase3.vhd" "u2" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452756856339 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452756857448 "|phase3|HEX2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1452756857448 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1452756858026 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452756858026 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452756858119 "|phase3|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452756858119 "|phase3|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "phase3.vhd" "" { Text "C:/Users/Maxim/Documents/GitHub/VHDL/Lab1/Task3.3/phase3.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452756858119 "|phase3|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1452756858119 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1452756858119 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1452756858119 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1452756858119 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1452756858119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452756858182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 13 23:34:18 2016 " "Processing ended: Wed Jan 13 23:34:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452756858182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452756858182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452756858182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452756858182 ""}
