============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Fri Jul  5 19:23:01 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : undeclared symbol 'out_de', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(110)
HDL-1007 : undeclared symbol 'out_href', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(111)
HDL-1007 : undeclared symbol 'out_vsync', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(112)
HDL-1007 : undeclared symbol 'bayer_data', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(245)
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(201)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_dpc.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/bayer_rgb888.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_h.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_m.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_l.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_awb_top.v
HDL-1007 : undeclared symbol 'video_de', assumed default net type 'wire' in ../../import/hdmi_top/ISP_awb_top.v(93)
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_cal_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_static_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_wb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_interconnect.v
RUN-1001 : Project manager successfully analyzed 41 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db" in  1.353356s wall, 1.109375s user + 0.093750s system = 1.203125s CPU (88.9%)

RUN-1004 : used memory is 252 MB, reserved memory is 225 MB, peak memory is 255 MB
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9672266350592"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 71489730641920"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17523466567680"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9672266350592"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 8 trigger nets, 8 data nets.
KIT-1004 : Chipwatcher code = 0101000110101001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD-SDRAM-ISP-HDMI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD-SDRAM-ISP-HDMI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD-SDRAM-ISP-HDMI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=58) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=58) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 10952/19 useful/useless nets, 8926/14 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 10773/8 useful/useless nets, 9195/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 10757/16 useful/useless nets, 9183/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 252 better
SYN-1014 : Optimize round 2
SYN-1032 : 10609/15 useful/useless nets, 9035/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  5.105742s wall, 4.359375s user + 0.078125s system = 4.437500s CPU (86.9%)

RUN-1004 : used memory is 263 MB, reserved memory is 236 MB, peak memory is 266 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 14 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 10 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 10919/2 useful/useless nets, 9346/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 41754, tnet num: 10919, tinst num: 9345, tnode num: 57656, tedge num: 67852.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10919 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 129 (4.02), #lev = 6 (2.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 125 (4.13), #lev = 6 (2.31)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 370 instances into 125 LUTs, name keeping = 79%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 81 adder to BLE ...
SYN-4008 : Packed 81 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  7.280705s wall, 6.218750s user + 0.046875s system = 6.265625s CPU (86.1%)

RUN-1004 : used memory is 275 MB, reserved memory is 249 MB, peak memory is 342 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  12.545447s wall, 10.703125s user + 0.125000s system = 10.828125s CPU (86.3%)

RUN-1004 : used memory is 276 MB, reserved memory is 249 MB, peak memory is 342 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (254 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (133 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_hdmi_top/debayer_h/pclk is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel5_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel2_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel3_syn_2" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/debayer_h/pclk as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel2_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel3_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel5_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel5_syn_2 to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel2_syn_2 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel3_syn_2 to drive 8 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 8833 instances
RUN-0007 : 2509 luts, 5048 seqs, 750 mslices, 420 lslices, 73 pads, 19 brams, 2 dsps
RUN-1001 : There are total 10406 nets
RUN-1001 : 7618 nets have 2 pins
RUN-1001 : 2100 nets have [3 - 5] pins
RUN-1001 : 489 nets have [6 - 10] pins
RUN-1001 : 117 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     123     
RUN-1001 :   No   |  No   |  Yes  |    4099     
RUN-1001 :   No   |  Yes  |  No   |     104     
RUN-1001 :   Yes  |  No   |  No   |     123     
RUN-1001 :   Yes  |  No   |  Yes  |     599     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    12   |  26   |     17     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 51
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8831 instances, 2509 luts, 5048 seqs, 1170 slices, 226 macros(1170 instances: 750 mslices 420 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 3999 pins
PHY-0007 : Cell area utilization is 25%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 40638, tnet num: 10404, tinst num: 8831, tnode num: 56441, tedge num: 66744.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.073557s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (87.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.05217e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8831.
PHY-3001 : Level 1 #clusters 1942.
PHY-3001 : End clustering;  0.053587s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (58.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 710784, overlap = 117.406
PHY-3002 : Step(2): len = 674314, overlap = 139.969
PHY-3002 : Step(3): len = 438899, overlap = 200.375
PHY-3002 : Step(4): len = 388747, overlap = 235.875
PHY-3002 : Step(5): len = 295540, overlap = 330.031
PHY-3002 : Step(6): len = 263079, overlap = 343.75
PHY-3002 : Step(7): len = 211918, overlap = 383.375
PHY-3002 : Step(8): len = 191050, overlap = 404.656
PHY-3002 : Step(9): len = 153316, overlap = 453.094
PHY-3002 : Step(10): len = 139032, overlap = 478.188
PHY-3002 : Step(11): len = 119032, overlap = 510.656
PHY-3002 : Step(12): len = 111364, overlap = 534.844
PHY-3002 : Step(13): len = 94133.5, overlap = 566.625
PHY-3002 : Step(14): len = 88095.5, overlap = 572.219
PHY-3002 : Step(15): len = 75494.1, overlap = 615.531
PHY-3002 : Step(16): len = 71945.5, overlap = 601.75
PHY-3002 : Step(17): len = 62871.4, overlap = 639.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.01594e-07
PHY-3002 : Step(18): len = 65622.1, overlap = 626.625
PHY-3002 : Step(19): len = 77196, overlap = 622.406
PHY-3002 : Step(20): len = 72818.1, overlap = 623.469
PHY-3002 : Step(21): len = 75887.6, overlap = 614.406
PHY-3002 : Step(22): len = 72991.2, overlap = 577.406
PHY-3002 : Step(23): len = 72414.3, overlap = 536.188
PHY-3002 : Step(24): len = 70906.7, overlap = 515.156
PHY-3002 : Step(25): len = 71897.3, overlap = 486.219
PHY-3002 : Step(26): len = 68871.7, overlap = 496.5
PHY-3002 : Step(27): len = 68274.4, overlap = 514.25
PHY-3002 : Step(28): len = 66064.2, overlap = 537.219
PHY-3002 : Step(29): len = 66276.8, overlap = 559.906
PHY-3002 : Step(30): len = 65761.8, overlap = 551.906
PHY-3002 : Step(31): len = 66277.5, overlap = 551.375
PHY-3002 : Step(32): len = 65169.8, overlap = 542.719
PHY-3002 : Step(33): len = 65220.8, overlap = 548.938
PHY-3002 : Step(34): len = 64146.1, overlap = 557.25
PHY-3002 : Step(35): len = 63849.4, overlap = 563.688
PHY-3002 : Step(36): len = 61720.5, overlap = 570.375
PHY-3002 : Step(37): len = 61636, overlap = 567.938
PHY-3002 : Step(38): len = 59943, overlap = 592.094
PHY-3002 : Step(39): len = 59699.7, overlap = 600.188
PHY-3002 : Step(40): len = 57875.7, overlap = 604.031
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.40319e-06
PHY-3002 : Step(41): len = 59679.2, overlap = 586.688
PHY-3002 : Step(42): len = 64946.2, overlap = 577.25
PHY-3002 : Step(43): len = 64924.5, overlap = 558.406
PHY-3002 : Step(44): len = 67661, overlap = 540.688
PHY-3002 : Step(45): len = 68310.2, overlap = 529.812
PHY-3002 : Step(46): len = 69208.3, overlap = 512.562
PHY-3002 : Step(47): len = 69449.1, overlap = 505.844
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.80638e-06
PHY-3002 : Step(48): len = 76422, overlap = 484.625
PHY-3002 : Step(49): len = 87066.8, overlap = 467.719
PHY-3002 : Step(50): len = 85980.9, overlap = 445.031
PHY-3002 : Step(51): len = 88532, overlap = 432.688
PHY-3002 : Step(52): len = 88914.5, overlap = 404.062
PHY-3002 : Step(53): len = 90391.4, overlap = 376.594
PHY-3002 : Step(54): len = 90185.6, overlap = 371.188
PHY-3002 : Step(55): len = 90418.3, overlap = 350.188
PHY-3002 : Step(56): len = 89124.3, overlap = 350.656
PHY-3002 : Step(57): len = 89430.9, overlap = 342.531
PHY-3002 : Step(58): len = 88841, overlap = 345.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.61275e-06
PHY-3002 : Step(59): len = 98077.3, overlap = 300.281
PHY-3002 : Step(60): len = 107410, overlap = 278.75
PHY-3002 : Step(61): len = 104626, overlap = 238.75
PHY-3002 : Step(62): len = 107465, overlap = 233.656
PHY-3002 : Step(63): len = 109618, overlap = 203.688
PHY-3002 : Step(64): len = 110556, overlap = 198.125
PHY-3002 : Step(65): len = 110115, overlap = 222.812
PHY-3002 : Step(66): len = 109533, overlap = 230.625
PHY-3002 : Step(67): len = 109328, overlap = 241.469
PHY-3002 : Step(68): len = 108307, overlap = 245.625
PHY-3002 : Step(69): len = 107157, overlap = 250
PHY-3002 : Step(70): len = 106451, overlap = 251.969
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.12255e-05
PHY-3002 : Step(71): len = 116982, overlap = 230.562
PHY-3002 : Step(72): len = 122249, overlap = 209.281
PHY-3002 : Step(73): len = 121283, overlap = 195.062
PHY-3002 : Step(74): len = 122575, overlap = 190.062
PHY-3002 : Step(75): len = 121975, overlap = 188.281
PHY-3002 : Step(76): len = 122311, overlap = 189.438
PHY-3002 : Step(77): len = 122046, overlap = 179.719
PHY-3002 : Step(78): len = 122969, overlap = 177.125
PHY-3002 : Step(79): len = 122604, overlap = 162.969
PHY-3002 : Step(80): len = 123265, overlap = 161.781
PHY-3002 : Step(81): len = 123592, overlap = 178.906
PHY-3002 : Step(82): len = 124744, overlap = 141.406
PHY-3002 : Step(83): len = 124424, overlap = 134.969
PHY-3002 : Step(84): len = 124826, overlap = 140.656
PHY-3002 : Step(85): len = 124637, overlap = 144.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.2451e-05
PHY-3002 : Step(86): len = 133635, overlap = 136.312
PHY-3002 : Step(87): len = 139145, overlap = 126.281
PHY-3002 : Step(88): len = 137399, overlap = 138.688
PHY-3002 : Step(89): len = 137910, overlap = 144.219
PHY-3002 : Step(90): len = 137815, overlap = 134.531
PHY-3002 : Step(91): len = 138162, overlap = 135.688
PHY-3002 : Step(92): len = 137587, overlap = 132.562
PHY-3002 : Step(93): len = 137634, overlap = 129.688
PHY-3002 : Step(94): len = 138076, overlap = 136.219
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.4902e-05
PHY-3002 : Step(95): len = 146018, overlap = 116.781
PHY-3002 : Step(96): len = 151592, overlap = 109.406
PHY-3002 : Step(97): len = 152079, overlap = 110.5
PHY-3002 : Step(98): len = 153599, overlap = 114.469
PHY-3002 : Step(99): len = 154046, overlap = 105.531
PHY-3002 : Step(100): len = 156152, overlap = 103.969
PHY-3002 : Step(101): len = 156332, overlap = 105.844
PHY-3002 : Step(102): len = 157425, overlap = 98.1562
PHY-3002 : Step(103): len = 156831, overlap = 94
PHY-3002 : Step(104): len = 157246, overlap = 98.5
PHY-3002 : Step(105): len = 156565, overlap = 97.5625
PHY-3002 : Step(106): len = 156232, overlap = 96.6875
PHY-3002 : Step(107): len = 155875, overlap = 97.9062
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 8.9804e-05
PHY-3002 : Step(108): len = 162837, overlap = 97.5312
PHY-3002 : Step(109): len = 166467, overlap = 97.1562
PHY-3002 : Step(110): len = 166466, overlap = 92.1875
PHY-3002 : Step(111): len = 167936, overlap = 86.25
PHY-3002 : Step(112): len = 169111, overlap = 85.9375
PHY-3002 : Step(113): len = 170019, overlap = 86.75
PHY-3002 : Step(114): len = 170001, overlap = 86.9375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000175566
PHY-3002 : Step(115): len = 174772, overlap = 84.875
PHY-3002 : Step(116): len = 179449, overlap = 82.625
PHY-3002 : Step(117): len = 180484, overlap = 70.5625
PHY-3002 : Step(118): len = 181593, overlap = 71.4375
PHY-3002 : Step(119): len = 183499, overlap = 73.3438
PHY-3002 : Step(120): len = 184555, overlap = 64.875
PHY-3002 : Step(121): len = 184077, overlap = 64
PHY-3002 : Step(122): len = 184184, overlap = 64.3125
PHY-3002 : Step(123): len = 185188, overlap = 57.9375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00034052
PHY-3002 : Step(124): len = 189359, overlap = 56.75
PHY-3002 : Step(125): len = 194001, overlap = 56.75
PHY-3002 : Step(126): len = 195469, overlap = 57.375
PHY-3002 : Step(127): len = 196739, overlap = 54.8125
PHY-3002 : Step(128): len = 197567, overlap = 57.8438
PHY-3002 : Step(129): len = 197962, overlap = 56.4062
PHY-3002 : Step(130): len = 197704, overlap = 49.9375
PHY-3002 : Step(131): len = 198027, overlap = 49.3125
PHY-3002 : Step(132): len = 198802, overlap = 50.8125
PHY-3002 : Step(133): len = 199297, overlap = 50.1875
PHY-3002 : Step(134): len = 198601, overlap = 46.3125
PHY-3002 : Step(135): len = 198510, overlap = 46.0625
PHY-3002 : Step(136): len = 198868, overlap = 46.0625
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000657888
PHY-3002 : Step(137): len = 201828, overlap = 46.0625
PHY-3002 : Step(138): len = 204882, overlap = 40.8125
PHY-3002 : Step(139): len = 205418, overlap = 45.3125
PHY-3002 : Step(140): len = 205898, overlap = 45.3125
PHY-3002 : Step(141): len = 206297, overlap = 45.3125
PHY-3002 : Step(142): len = 206528, overlap = 45.3125
PHY-3002 : Step(143): len = 206293, overlap = 45.3125
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00107197
PHY-3002 : Step(144): len = 207743, overlap = 40.8125
PHY-3002 : Step(145): len = 209626, overlap = 43.3438
PHY-3002 : Step(146): len = 209976, overlap = 42.5938
PHY-3002 : Step(147): len = 210554, overlap = 42.5938
PHY-3002 : Step(148): len = 211437, overlap = 42.5938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027926s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/10406.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 279256, over cnt = 713(2%), over = 3223, worst = 41
PHY-1001 : End global iterations;  0.468814s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (83.3%)

PHY-1001 : Congestion index: top1 = 60.17, top5 = 40.98, top10 = 32.87, top15 = 28.13.
PHY-3001 : End congestion estimation;  0.617675s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (73.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.284996s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.3736e-05
PHY-3002 : Step(149): len = 244625, overlap = 10.3125
PHY-3002 : Step(150): len = 248509, overlap = 14.875
PHY-3002 : Step(151): len = 240573, overlap = 8.65625
PHY-3002 : Step(152): len = 238366, overlap = 4.78125
PHY-3002 : Step(153): len = 236099, overlap = 1
PHY-3002 : Step(154): len = 235214, overlap = 3
PHY-3002 : Step(155): len = 227192, overlap = 3.6875
PHY-3002 : Step(156): len = 227365, overlap = 4.0625
PHY-3002 : Step(157): len = 222314, overlap = 5.46875
PHY-3002 : Step(158): len = 222234, overlap = 3.40625
PHY-3002 : Step(159): len = 221532, overlap = 4.21875
PHY-3002 : Step(160): len = 221116, overlap = 4.46875
PHY-3002 : Step(161): len = 220263, overlap = 4.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 157/10406.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 257552, over cnt = 1005(2%), over = 3928, worst = 28
PHY-1001 : End global iterations;  0.733464s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (78.8%)

PHY-1001 : Congestion index: top1 = 50.78, top5 = 39.34, top10 = 33.15, top15 = 29.18.
PHY-3001 : End congestion estimation;  0.860608s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (83.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.281928s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (94.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.1402e-05
PHY-3002 : Step(162): len = 220325, overlap = 87.7188
PHY-3002 : Step(163): len = 221197, overlap = 86.125
PHY-3002 : Step(164): len = 223182, overlap = 73.3438
PHY-3002 : Step(165): len = 224056, overlap = 68.8125
PHY-3002 : Step(166): len = 223123, overlap = 54.5938
PHY-3002 : Step(167): len = 222340, overlap = 44.375
PHY-3002 : Step(168): len = 220321, overlap = 48
PHY-3002 : Step(169): len = 217515, overlap = 47.375
PHY-3002 : Step(170): len = 216303, overlap = 46.5938
PHY-3002 : Step(171): len = 212228, overlap = 43.1562
PHY-3002 : Step(172): len = 211180, overlap = 42.7188
PHY-3002 : Step(173): len = 210169, overlap = 46.3438
PHY-3002 : Step(174): len = 208043, overlap = 48.9375
PHY-3002 : Step(175): len = 207297, overlap = 50.6562
PHY-3002 : Step(176): len = 205633, overlap = 52.3125
PHY-3002 : Step(177): len = 203355, overlap = 56.625
PHY-3002 : Step(178): len = 203355, overlap = 56.625
PHY-3002 : Step(179): len = 202639, overlap = 55.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000102804
PHY-3002 : Step(180): len = 210623, overlap = 53.625
PHY-3002 : Step(181): len = 212675, overlap = 52.5
PHY-3002 : Step(182): len = 218790, overlap = 44.6875
PHY-3002 : Step(183): len = 219664, overlap = 44.8125
PHY-3002 : Step(184): len = 219738, overlap = 43.75
PHY-3002 : Step(185): len = 217951, overlap = 42.0938
PHY-3002 : Step(186): len = 217859, overlap = 41.6562
PHY-3002 : Step(187): len = 216333, overlap = 38.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000205608
PHY-3002 : Step(188): len = 222623, overlap = 36.2812
PHY-3002 : Step(189): len = 224608, overlap = 35.0625
PHY-3002 : Step(190): len = 229462, overlap = 36.8438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 40638, tnet num: 10404, tinst num: 8831, tnode num: 56441, tedge num: 66744.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 222.81 peak overflow 2.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 272/10406.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 280376, over cnt = 1087(3%), over = 3356, worst = 18
PHY-1001 : End global iterations;  1.038521s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (76.7%)

PHY-1001 : Congestion index: top1 = 44.81, top5 = 35.22, top10 = 30.63, top15 = 27.75.
PHY-1001 : End incremental global routing;  1.171437s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (77.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.295672s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (84.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.616261s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (81.2%)

OPT-1001 : Current memory(MB): used = 418, reserve = 392, peak = 425.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7524/10406.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 280376, over cnt = 1087(3%), over = 3356, worst = 18
PHY-1002 : len = 293464, over cnt = 745(2%), over = 1843, worst = 15
PHY-1002 : len = 305920, over cnt = 242(0%), over = 563, worst = 10
PHY-1002 : len = 310808, over cnt = 44(0%), over = 90, worst = 8
PHY-1002 : len = 311408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.522390s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (71.8%)

PHY-1001 : Congestion index: top1 = 39.03, top5 = 32.45, top10 = 29.10, top15 = 26.91.
OPT-1001 : End congestion update;  0.665291s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (75.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.226354s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (89.7%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.891848s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (78.8%)

OPT-1001 : Current memory(MB): used = 422, reserve = 397, peak = 425.
OPT-1001 : End physical optimization;  3.538534s wall, 2.812500s user + 0.062500s system = 2.875000s CPU (81.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2509 LUT to BLE ...
SYN-4008 : Packed 2509 LUT and 1627 SEQ to BLE.
SYN-4003 : Packing 3421 remaining SEQ's ...
SYN-4005 : Packed 1054 SEQ with LUT/SLICE
SYN-4006 : 156 single LUT's are left
SYN-4006 : 2367 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 4876/6312 primitive instances ...
PHY-3001 : End packing;  0.555806s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (92.8%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 3859 instances
RUN-1001 : 1876 mslices, 1877 lslices, 73 pads, 19 brams, 2 dsps
RUN-1001 : There are total 8927 nets
RUN-1001 : 6214 nets have 2 pins
RUN-1001 : 2021 nets have [3 - 5] pins
RUN-1001 : 499 nets have [6 - 10] pins
RUN-1001 : 113 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 3857 instances, 3753 slices, 226 macros(1170 instances: 750 mslices 420 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 2107 pins
PHY-3001 : Cell area utilization is 45%
PHY-3001 : After packing: Len = 234765, Over = 72.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3645/8927.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 303536, over cnt = 453(1%), over = 687, worst = 6
PHY-1002 : len = 305360, over cnt = 282(0%), over = 384, worst = 5
PHY-1002 : len = 307640, over cnt = 114(0%), over = 151, worst = 5
PHY-1002 : len = 309288, over cnt = 15(0%), over = 18, worst = 2
PHY-1002 : len = 309560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.651097s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (64.8%)

PHY-1001 : Congestion index: top1 = 38.49, top5 = 31.28, top10 = 28.02, top15 = 25.79.
PHY-3001 : End congestion estimation;  0.856332s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (67.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 32871, tnet num: 8925, tinst num: 3857, tnode num: 43772, tedge num: 56949.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8925 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.125441s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (86.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.57879e-05
PHY-3002 : Step(191): len = 227456, overlap = 71.5
PHY-3002 : Step(192): len = 224943, overlap = 74.5
PHY-3002 : Step(193): len = 217707, overlap = 81.5
PHY-3002 : Step(194): len = 213454, overlap = 85
PHY-3002 : Step(195): len = 211119, overlap = 89.5
PHY-3002 : Step(196): len = 208086, overlap = 91.25
PHY-3002 : Step(197): len = 206508, overlap = 84
PHY-3002 : Step(198): len = 205426, overlap = 87
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.15758e-05
PHY-3002 : Step(199): len = 209500, overlap = 74.5
PHY-3002 : Step(200): len = 211287, overlap = 74
PHY-3002 : Step(201): len = 213572, overlap = 68.75
PHY-3002 : Step(202): len = 214702, overlap = 66.75
PHY-3002 : Step(203): len = 215689, overlap = 63.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000103152
PHY-3002 : Step(204): len = 222831, overlap = 58.75
PHY-3002 : Step(205): len = 225250, overlap = 56.25
PHY-3002 : Step(206): len = 228942, overlap = 53.75
PHY-3002 : Step(207): len = 230439, overlap = 48.5
PHY-3002 : Step(208): len = 231826, overlap = 44.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.348043s wall, 0.109375s user + 0.453125s system = 0.562500s CPU (24.0%)

PHY-3001 : Trial Legalized: Len = 266357
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 427/8927.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 316720, over cnt = 752(2%), over = 1213, worst = 8
PHY-1002 : len = 319952, over cnt = 510(1%), over = 766, worst = 6
PHY-1002 : len = 324432, over cnt = 226(0%), over = 323, worst = 6
PHY-1002 : len = 327488, over cnt = 64(0%), over = 77, worst = 4
PHY-1002 : len = 328488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.497547s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (72.0%)

PHY-1001 : Congestion index: top1 = 38.10, top5 = 31.67, top10 = 28.42, top15 = 26.34.
PHY-3001 : End congestion estimation;  1.665849s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (71.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8925 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.227533s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (96.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.76802e-05
PHY-3002 : Step(209): len = 248243, overlap = 4.25
PHY-3002 : Step(210): len = 239547, overlap = 16.5
PHY-3002 : Step(211): len = 236155, overlap = 21
PHY-3002 : Step(212): len = 235149, overlap = 21.5
PHY-3002 : Step(213): len = 233917, overlap = 23.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00013536
PHY-3002 : Step(214): len = 236570, overlap = 21
PHY-3002 : Step(215): len = 237472, overlap = 19.75
PHY-3002 : Step(216): len = 240828, overlap = 17
PHY-3002 : Step(217): len = 241843, overlap = 17.25
PHY-3002 : Step(218): len = 242593, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000270721
PHY-3002 : Step(219): len = 246931, overlap = 15
PHY-3002 : Step(220): len = 248050, overlap = 14.25
PHY-3002 : Step(221): len = 251485, overlap = 14
PHY-3002 : Step(222): len = 252608, overlap = 13.5
PHY-3002 : Step(223): len = 253881, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012572s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 263147, Over = 0
PHY-3001 : Spreading special nets. 51 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.038661s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (40.4%)

PHY-3001 : 67 instances has been re-located, deltaX = 8, deltaY = 41, maxDist = 1.
PHY-3001 : Final: Len = 264622, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 32871, tnet num: 8925, tinst num: 3858, tnode num: 43772, tedge num: 56949.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.019461s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (82.8%)

RUN-1004 : used memory is 422 MB, reserved memory is 398 MB, peak memory is 435 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2446/8927.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 324600, over cnt = 620(1%), over = 870, worst = 6
PHY-1002 : len = 326712, over cnt = 337(0%), over = 463, worst = 4
PHY-1002 : len = 330216, over cnt = 106(0%), over = 133, worst = 4
PHY-1002 : len = 331104, over cnt = 34(0%), over = 37, worst = 2
PHY-1002 : len = 331544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.566009s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (75.8%)

PHY-1001 : Congestion index: top1 = 36.92, top5 = 30.92, top10 = 27.56, top15 = 25.51.
PHY-1001 : End incremental global routing;  1.737055s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (75.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8925 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.252777s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (92.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.140975s wall, 1.687500s user + 0.015625s system = 1.703125s CPU (79.5%)

OPT-1001 : Current memory(MB): used = 429, reserve = 405, peak = 435.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7259/8927.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 331544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.054733s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (114.2%)

PHY-1001 : Congestion index: top1 = 36.92, top5 = 30.92, top10 = 27.56, top15 = 25.51.
OPT-1001 : End congestion update;  0.214019s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (94.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8925 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.185195s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.2%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.399418s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (97.8%)

OPT-1001 : Current memory(MB): used = 431, reserve = 406, peak = 435.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8925 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.185256s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (92.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7259/8927.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 331544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.058066s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (80.7%)

PHY-1001 : Congestion index: top1 = 36.92, top5 = 30.92, top10 = 27.56, top15 = 25.51.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8925 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.180989s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 36.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.217313s wall, 3.515625s user + 0.031250s system = 3.546875s CPU (84.1%)

RUN-1003 : finish command "place" in  27.296688s wall, 17.593750s user + 3.234375s system = 20.828125s CPU (76.3%)

RUN-1004 : used memory is 406 MB, reserved memory is 381 MB, peak memory is 435 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db SD-SDRAM-ISP-HDMI_place.db" in  1.288254s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (151.6%)

RUN-1004 : used memory is 411 MB, reserved memory is 387 MB, peak memory is 464 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3860 instances
RUN-1001 : 1876 mslices, 1877 lslices, 73 pads, 19 brams, 2 dsps
RUN-1001 : There are total 8927 nets
RUN-1001 : 6214 nets have 2 pins
RUN-1001 : 2021 nets have [3 - 5] pins
RUN-1001 : 499 nets have [6 - 10] pins
RUN-1001 : 113 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 32871, tnet num: 8925, tinst num: 3858, tnode num: 43772, tedge num: 56949.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1876 mslices, 1877 lslices, 73 pads, 19 brams, 2 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8925 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 316720, over cnt = 703(1%), over = 1115, worst = 8
PHY-1002 : len = 320568, over cnt = 373(1%), over = 535, worst = 6
PHY-1002 : len = 323616, over cnt = 175(0%), over = 262, worst = 6
PHY-1002 : len = 326760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.476817s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (79.4%)

PHY-1001 : Congestion index: top1 = 36.96, top5 = 30.51, top10 = 27.22, top15 = 25.13.
PHY-1001 : End global routing;  1.641637s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (80.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 449, reserve = 425, peak = 464.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel2_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel2_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel3_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel3_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel5_syn_10 will be merged with clock u_hdmi_top/isp_interconnect/sel5_syn_2
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : Current memory(MB): used = 701, reserve = 678, peak = 701.
PHY-1001 : End build detailed router design. 3.829626s wall, 3.562500s user + 0.015625s system = 3.578125s CPU (93.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 158256, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.803994s wall, 4.343750s user + 0.015625s system = 4.359375s CPU (90.7%)

PHY-1001 : Current memory(MB): used = 734, reserve = 713, peak = 734.
PHY-1001 : End phase 1; 4.809560s wall, 4.343750s user + 0.015625s system = 4.359375s CPU (90.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 1.06246e+06, over cnt = 103(0%), over = 103, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 737, reserve = 716, peak = 737.
PHY-1001 : End initial routed; 10.339077s wall, 9.296875s user + 0.046875s system = 9.343750s CPU (90.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7967(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.478387s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (87.7%)

PHY-1001 : Current memory(MB): used = 746, reserve = 724, peak = 746.
PHY-1001 : End phase 2; 11.817615s wall, 10.593750s user + 0.046875s system = 10.640625s CPU (90.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.06246e+06, over cnt = 103(0%), over = 103, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.040368s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.06189e+06, over cnt = 25(0%), over = 25, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.144975s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (64.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.06171e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.076373s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (40.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.06175e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.078088s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (60.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7967(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.485836s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (82.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 25 feed throughs used by 20 nets
PHY-1001 : End commit to database; 0.874570s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (94.7%)

PHY-1001 : Current memory(MB): used = 790, reserve = 770, peak = 790.
PHY-1001 : End phase 3; 2.907677s wall, 2.453125s user + 0.000000s system = 2.453125s CPU (84.4%)

PHY-1003 : Routed, final wirelength = 1.06175e+06
PHY-1001 : Current memory(MB): used = 791, reserve = 772, peak = 791.
PHY-1001 : End export database. 0.027903s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.0%)

PHY-1001 : End detail routing;  23.697103s wall, 21.234375s user + 0.078125s system = 21.312500s CPU (89.9%)

RUN-1003 : finish command "route" in  26.557176s wall, 23.625000s user + 0.109375s system = 23.734375s CPU (89.4%)

RUN-1004 : used memory is 746 MB, reserved memory is 728 MB, peak memory is 792 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        14
  #input                    7
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     4909   out of  19600   25.05%
#reg                     5063   out of  19600   25.83%
#le                      7274
  #lut only              2211   out of   7274   30.40%
  #reg only              2365   out of   7274   32.51%
  #lut&reg               2698   out of   7274   37.09%
#dsp                        2   out of     29    6.90%
#bram                      14   out of     64   21.88%
  #bram9k                  14
  #fifo9k                   0
#bram32k                    5   out of     16   31.25%
#pad                       18   out of    188    9.57%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       7   out of     16   43.75%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                                                                 Fanout
#1        u_hdmi_top/debayer_h/pclk                   GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                                                             2208
#2        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                                                             161
#3        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                                                             152
#4        config_inst_syn_9                           GCLK               config             config_inst.jtck                                                                       86
#5        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               lslice             u_sd_ctrl_top/u_sd_init/reg2_syn_49.q0                                                 58
#6        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                                                                       53
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                                                             36
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                                                             22
#9        u_hdmi_top/isp_interconnect/sel5_syn_2      GCLK               mslice             u_hdmi_top/debayer_m/reg3_syn_8590.f1                                                  14
#10       u_hdmi_top/isp_interconnect/sel2_syn_2      GCLK               lslice             u_hdmi_top/debayer_m/reg3_syn_8586.f1                                                  4
#11       u_hdmi_top/isp_interconnect/sel3_syn_2      GCLK               lslice             u_hdmi_top/u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_b[2]_syn_122.f0    4
#12       u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                                                             0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     ISP_mode[3]         INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
     ISP_mode[2]         INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     ISP_mode[1]         INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     ISP_mode[0]         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      OREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      OREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      OREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      OREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      OREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      OREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      OREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      OREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      OREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      OREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      OREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      OREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      OREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      OREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      OREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      OREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |7274   |3739    |1170    |5067    |19      |2       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |519    |307     |100     |345     |1       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |154    |110     |40      |78      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |15     |15      |0       |14      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |139    |95      |40      |64      |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |365    |197     |60      |267     |1       |0       |
|      rdfifo                        |SOFTFIFO                                   |128    |67      |18      |103     |0       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |37     |22      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |37     |27      |0       |37      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |145    |65      |18      |120     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |15     |4       |0       |15      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |36     |20      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |38     |23      |0       |38      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |5748   |2798    |857     |4117    |16      |2       |
|    awb                             |ISP_awb_top                                |526    |412     |52      |394     |0       |2       |
|      cal_awb                       |alg_awb                                    |321    |287     |34      |221     |0       |0       |
|        div_bgain                   |shift_div                                  |287    |266     |21      |212     |0       |0       |
|      stat                          |isp_stat_awb                               |177    |97      |18      |145     |0       |0       |
|      wb                            |isp_wb                                     |28     |28      |0       |28      |0       |2       |
|    debayer_l                       |isp_debayer_l                              |185    |93      |34      |126     |4       |0       |
|      linebuffer                    |shift_register                             |53     |31      |16      |21      |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |5      |5       |0       |1       |2       |0       |
|    debayer_m                       |isp_debayer_m                              |2889   |1036    |297     |2402    |8       |0       |
|      linebuffer                    |shift_register                             |6      |1       |0       |6       |8       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|    dpc                             |isp_dpc                                    |1593   |845     |359     |910     |4       |0       |
|      linebuffer                    |shift_register                             |0      |0       |0       |0       |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|    isp_interconnect                |ISP_interconnect                           |40     |32      |0       |40      |0       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |365    |291     |54      |220     |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |365    |291     |54      |220     |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |106    |86      |18      |54      |0       |0       |
|        Inst_TMDSEncoder_green      |TMDSEncoder                                |113    |95      |18      |56      |0       |0       |
|        Inst_TMDSEncoder_red        |TMDSEncoder                                |95     |77      |18      |59      |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |20     |11      |0       |20      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |8      |3       |0       |8       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |9      |9       |0       |9       |0       |0       |
|        Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                        |14     |10      |0       |14      |0       |0       |
|    u_video_driver                  |video_driver                               |150    |89      |61      |25      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |310    |216     |49      |226     |0       |0       |
|    u_sd_init                       |sd_init                                    |177    |122     |32      |120     |0       |0       |
|    u_sd_read                       |sd_read                                    |133    |94      |17      |106     |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |332    |213     |93      |156     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |365    |205     |71      |219     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |365    |205     |71      |219     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |136    |67      |0       |122     |0       |0       |
|        reg_inst                    |register                                   |134    |65      |0       |120     |0       |0       |
|        tap_inst                    |tap                                        |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                    |229    |138     |71      |97      |0       |0       |
|        bus_inst                    |bus_top                                    |21     |10      |6       |12      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                    |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |16     |6       |6       |7       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |118    |85      |33      |54      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6199  
    #2          2       1288  
    #3          3       489   
    #4          4       242   
    #5        5-10      511   
    #6        11-50     154   
    #7       51-100      13   
    #8       101-500     2    
    #9        >500       1    
  Average     2.37            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db SD-SDRAM-ISP-HDMI_pr.db" in  1.602850s wall, 2.406250s user + 0.000000s system = 2.406250s CPU (150.1%)

RUN-1004 : used memory is 746 MB, reserved memory is 731 MB, peak memory is 800 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 32871, tnet num: 8925, tinst num: 3858, tnode num: 43772, tedge num: 56949.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 8925 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 12 (12 unconstrainted).
TMR-5009 WARNING: No clock constraint on 12 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_hdmi_top/debayer_h/pclk
		u_hdmi_top/isp_interconnect/sel2_syn_11
		u_hdmi_top/isp_interconnect/sel3_syn_11
		u_hdmi_top/isp_interconnect/sel5_syn_10
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: 6677a7c20706aa637c675bcadbe704ddf45e0f0fb5a778c0b5760adc70173f8b -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3858
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 8927, pip num: 73330
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 25
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3111 valid insts, and 213880 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100010010101000110101001
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  6.417148s wall, 41.750000s user + 0.718750s system = 42.468750s CPU (661.8%)

RUN-1004 : used memory is 786 MB, reserved memory is 772 MB, peak memory is 943 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240705_192301.log"
