
---------- Begin Simulation Statistics ----------
final_tick                               2542010551500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 218063                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   218061                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.26                       # Real time elapsed on the host
host_tick_rate                              623038156                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200201                       # Number of instructions simulated
sim_ops                                       4200201                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012001                       # Number of seconds simulated
sim_ticks                                 12000706500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.777305                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  418060                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               893724                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2363                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             93747                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            817580                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52918                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279725                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226807                       # Number of indirect misses.
system.cpu.branchPred.lookups                  995767                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66101                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26982                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200201                       # Number of instructions committed
system.cpu.committedOps                       4200201                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.711147                       # CPI: cycles per instruction
system.cpu.discardedOps                        200851                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   610049                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1457838                       # DTB hits
system.cpu.dtb.data_misses                       7346                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   408040                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       854515                       # DTB read hits
system.cpu.dtb.read_misses                       6547                       # DTB read misses
system.cpu.dtb.write_accesses                  202009                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      603323                       # DTB write hits
system.cpu.dtb.write_misses                       799                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18029                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3435933                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1055717                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           665737                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16800983                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.175096                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1027717                       # ITB accesses
system.cpu.itb.fetch_acv                          788                       # ITB acv
system.cpu.itb.fetch_hits                     1021003                       # ITB hits
system.cpu.itb.fetch_misses                      6714                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.84% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4222     69.35%     79.19% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.73%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6088                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14432                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2432     47.34%     47.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.69% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2687     52.31%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5137                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2419     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2419     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4856                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11074514000     92.23%     92.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8810000      0.07%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                18701500      0.16%     92.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               905700500      7.54%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12007726000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994655                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.900261                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945299                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 868                      
system.cpu.kern.mode_good::user                   868                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 868                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.590075                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.742198                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8081282000     67.30%     67.30% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3926393000     32.70%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23987966                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85463      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543916     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840373     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593238     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104872      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200201                       # Class of committed instruction
system.cpu.quiesceCycles                        13447                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7186983                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156904                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        315416                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22945460                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22945460                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22945460                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22945460                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117669.025641                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117669.025641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117669.025641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117669.025641                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13185484                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13185484                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13185484                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13185484                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67617.866667                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67617.866667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67617.866667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67617.866667                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22595963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22595963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117687.307292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117687.307292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12985987                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12985987                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67635.348958                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67635.348958                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.292347                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539540068000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.292347                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205772                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205772                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             129470                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34923                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87765                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34195                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28960                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28960                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          88356                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41009                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       264415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       264415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 474092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11267776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11267776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6701440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6701881                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17980921                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158741                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002766                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052516                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  158302     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158741                       # Request fanout histogram
system.membus.reqLayer0.occupancy              345000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           828820526                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376362500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          468405000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5650816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4477632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10128448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5650816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5650816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2235072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2235072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           88294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              158257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34923                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34923                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470873611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         373114033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             843987644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470873611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470873611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186245035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186245035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186245035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470873611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        373114033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1030232678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    120297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     78192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000159786750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7398                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7398                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              409976                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112963                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      158257                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     122470                       # Number of write requests accepted
system.mem_ctrls.readBursts                    158257                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   122470                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10622                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2173                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5706                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2024730750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  738175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4792887000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13714.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32464.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104509                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81073                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                158257                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               122470                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.273268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.937587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.062730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35021     42.54%     42.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24406     29.65%     72.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9983     12.13%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4629      5.62%     89.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2509      3.05%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1426      1.73%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          939      1.14%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          614      0.75%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2795      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82322                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.955664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.343650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.691424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1356     18.33%     18.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5558     75.13%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           285      3.85%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            97      1.31%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            45      0.61%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           10      0.14%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7398                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.258043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.241196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.774090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6575     88.88%     88.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               80      1.08%     89.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              472      6.38%     96.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              206      2.78%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.78%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7398                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9448640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  679808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7697728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10128448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7838080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       787.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    843.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12000701500                       # Total gap between requests
system.mem_ctrls.avgGap                      42748.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5004288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7697728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416999449.157430887222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370340862.848366498947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641439568.578733325005                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        88294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69963                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       122470                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2544933000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2247954000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 295014646750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28823.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32130.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2408872.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315495180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167674485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           561289680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309968820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     947160240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5232104100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        202289280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7735981785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.627196                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    474869500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    400660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11125177000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272341020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144737505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           492824220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          317877120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     947160240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5197363170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        231544800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7603848075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.616702                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    548228750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    400660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11051817750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              993460                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              129000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11993506500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1735866                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1735866                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1735866                       # number of overall hits
system.cpu.icache.overall_hits::total         1735866                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        88357                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88357                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        88357                       # number of overall misses
system.cpu.icache.overall_misses::total         88357                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5432024000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5432024000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5432024000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5432024000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1824223                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1824223                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1824223                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1824223                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.048435                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.048435                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.048435                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.048435                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61478.139819                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61478.139819                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61478.139819                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61478.139819                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87765                       # number of writebacks
system.cpu.icache.writebacks::total             87765                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        88357                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88357                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        88357                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88357                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5343668000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5343668000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5343668000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5343668000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048435                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048435                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048435                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048435                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60478.151137                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60478.151137                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60478.151137                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60478.151137                       # average overall mshr miss latency
system.cpu.icache.replacements                  87765                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1735866                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1735866                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        88357                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88357                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5432024000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5432024000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1824223                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1824223                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.048435                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.048435                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61478.139819                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61478.139819                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        88357                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88357                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5343668000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5343668000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60478.151137                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60478.151137                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.835007                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1794938                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87844                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.433245                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.835007                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995771                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995771                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3736802                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3736802                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1318423                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1318423                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1318423                       # number of overall hits
system.cpu.dcache.overall_hits::total         1318423                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105728                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105728                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105728                       # number of overall misses
system.cpu.dcache.overall_misses::total        105728                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6775961000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6775961000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6775961000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6775961000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1424151                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1424151                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1424151                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1424151                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074239                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074239                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074239                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074239                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64088.614180                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64088.614180                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64088.614180                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64088.614180                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34747                       # number of writebacks
system.cpu.dcache.writebacks::total             34747                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36651                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36651                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36651                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36651                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69077                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69077                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69077                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69077                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4398707499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4398707499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4398707499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4398707499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21577500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21577500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048504                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048504                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048504                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048504                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63678.322727                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63678.322727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63678.322727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63678.322727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103737.980769                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103737.980769                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68939                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       786846                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          786846                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49308                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49308                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3308014500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3308014500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       836154                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       836154                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058970                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058970                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67088.798978                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67088.798978                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2682376500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2682376500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21577500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21577500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66887.178017                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66887.178017                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199791.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199791.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531577                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531577                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56420                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56420                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3467946500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3467946500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61466.616448                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61466.616448                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28974                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28974                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1716330999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1716330999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049276                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049276                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59236.936529                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59236.936529                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10288                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10288                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          905                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          905                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63681000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63681000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080854                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080854                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70365.745856                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70365.745856                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          905                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          905                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62776000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62776000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080854                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080854                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69365.745856                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69365.745856                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11125                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11125                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11125                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11125                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.598236                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1386259                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68939                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.108487                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.598236                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979100                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979100                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          713                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          267                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2962901                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2962901                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2626530711500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 297816                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   297816                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   198.07                       # Real time elapsed on the host
host_tick_rate                              415263453                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58988265                       # Number of instructions simulated
sim_ops                                      58988265                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082251                       # Number of seconds simulated
sim_ticks                                 82251004000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.638079                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5870658                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9225071                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1121                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            661556                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7954760                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             192833                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          630973                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           438140                       # Number of indirect misses.
system.cpu.branchPred.lookups                10181418                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  392559                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35460                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54048529                       # Number of instructions committed
system.cpu.committedOps                      54048529                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.041538                       # CPI: cycles per instruction
system.cpu.discardedOps                       1015517                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15134867                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15662850                       # DTB hits
system.cpu.dtb.data_misses                       1375                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10658115                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     10974941                       # DTB read hits
system.cpu.dtb.read_misses                       1126                       # DTB read misses
system.cpu.dtb.write_accesses                 4476752                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4687909                       # DTB write hits
system.cpu.dtb.write_misses                       249                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123489                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           38344047                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11532933                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4951654                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        89794067                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.328781                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18626421                       # ITB accesses
system.cpu.itb.fetch_acv                          125                       # ITB acv
system.cpu.itb.fetch_hits                    18625136                       # ITB hits
system.cpu.itb.fetch_misses                      1285                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4946      9.70%      9.97% # number of callpals executed
system.cpu.kern.callpal::rdps                     300      0.59%     10.56% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.56% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.56% # number of callpals executed
system.cpu.kern.callpal::rti                      393      0.77%     11.33% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.56% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.56% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.44%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50998                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52643                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1919     35.15%     35.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.68%     35.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      84      1.54%     37.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3420     62.64%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5460                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1917     48.47%     48.47% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.94%     49.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       84      2.12%     51.53% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1917     48.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3955                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              79536618500     96.70%     96.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                62462500      0.08%     96.77% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                92508000      0.11%     96.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2561973500      3.11%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          82253562500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998958                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.560526                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.724359                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 349                      
system.cpu.kern.mode_good::user                   349                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               524                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 349                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.666031                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.799542                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6554608000      7.97%      7.97% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          75698954500     92.03%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        164390651                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897367      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37602433     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28374      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10605789     19.62%     91.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549507      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84812      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54048529                       # Class of committed instruction
system.cpu.quiesceCycles                       111357                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        74596584                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          119                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1301655                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2603228                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1837691605                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1837691605                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1837691605                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1837691605                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117846.069322                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117846.069322                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117846.069322                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117846.069322                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1057114744                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1057114744                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1057114744                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1057114744                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67789.838656                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67789.838656                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67789.838656                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67789.838656                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4888475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4888475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116392.261905                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116392.261905                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2788475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2788475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66392.261905                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66392.261905                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1832803130                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1832803130                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117849.995499                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117849.995499                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1054326269                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1054326269                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67793.612976                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67793.612976                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1274687                       # Transaction distribution
system.membus.trans_dist::WriteReq                736                       # Transaction distribution
system.membus.trans_dist::WriteResp               736                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31526                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1254995                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15050                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12127                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12127                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1254996                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18930                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3764987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3764987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3892193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    160639424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    160639424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3035                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3007296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3010331                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164645083                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1303114                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000114                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010692                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1302965     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     149      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1303114                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2574500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7876457162                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy             269973                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          169121250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6414354750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       80319744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1984960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82304704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     80319744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      80319744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2017664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2017664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1254996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1286011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31526                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31526                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         976519922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24132958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1000652880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    976519922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        976519922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24530570                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24530570                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24530570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        976519922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24132958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1025183449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    980560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    470604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000089376500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2224921                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             927968                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1286011                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1286486                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1286011                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1286486                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 785040                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                305926                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            140831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            156606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            278850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            391468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            143897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4926                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6107758000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2504855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15500964250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12191.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30941.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        40                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   397367                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  877195                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1286011                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1286486                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  491868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  57134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  55907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  56001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  56504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  56211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  56182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    102                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       206973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    458.126616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   319.327546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.089280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32348     15.63%     15.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38184     18.45%     34.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25986     12.56%     46.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22703     10.97%     57.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20602      9.95%     67.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18622      9.00%     76.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11257      5.44%     81.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5630      2.72%     84.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31641     15.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       206973                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.915114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.291592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          50628     90.10%     90.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5399      9.61%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           113      0.20%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            29      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             9      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56193                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.449843                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.379888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.591006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27226     48.45%     48.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1642      2.92%     51.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10370     18.45%     69.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10259     18.26%     88.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6030     10.73%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              314      0.56%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              135      0.24%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               89      0.16%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               57      0.10%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               28      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               17      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               15      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56193                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32062144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50242560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62755776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82304704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82335104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       389.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       762.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1000.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1001.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82251004000                       # Total gap between requests
system.mem_ctrls.avgGap                      31973.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     30118656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1943488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     62755776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 366179797.635053753853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23628745.005957618356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 762978844.610820770264                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1254996                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31015                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1286486                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14477765250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1023199000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2000674296000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11536.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32990.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1555146.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            246715560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            131105865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           396198600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          278852400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6493056960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6582169620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      26043411360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40171510365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.401459                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  67643410750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2746640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11865915250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1231364400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            654474315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3181234140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4840020540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6493056960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36782058960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        611997120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53794206435                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        654.024922                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1286846000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2746640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  78222665750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16288                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16288                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          342                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2994                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34182                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3035                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998699                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               356000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2258000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81272605                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1169000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              909000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               95000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     84460160000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17934452                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17934452                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17934452                       # number of overall hits
system.cpu.icache.overall_hits::total        17934452                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1254996                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1254996                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1254996                       # number of overall misses
system.cpu.icache.overall_misses::total       1254996                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  48753927500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48753927500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  48753927500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48753927500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19189448                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19189448                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19189448                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19189448                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.065400                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.065400                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.065400                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.065400                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38847.874814                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38847.874814                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38847.874814                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38847.874814                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1254995                       # number of writebacks
system.cpu.icache.writebacks::total           1254995                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1254996                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1254996                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1254996                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1254996                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47498931500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47498931500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47498931500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47498931500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.065400                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.065400                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.065400                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.065400                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37847.874814                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37847.874814                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37847.874814                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37847.874814                       # average overall mshr miss latency
system.cpu.icache.replacements                1254995                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17934452                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17934452                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1254996                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1254996                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  48753927500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48753927500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19189448                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19189448                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.065400                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.065400                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38847.874814                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38847.874814                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1254996                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1254996                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47498931500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47498931500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.065400                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.065400                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37847.874814                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37847.874814                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999855                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19192648                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1254995                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.293008                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999855                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          289                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39633892                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39633892                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15522666                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15522666                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15522666                       # number of overall hits
system.cpu.dcache.overall_hits::total        15522666                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41843                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41843                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41843                       # number of overall misses
system.cpu.dcache.overall_misses::total         41843                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2708761500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2708761500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2708761500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2708761500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15564509                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15564509                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15564509                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15564509                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002688                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002688                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002688                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002688                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64736.311928                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64736.311928                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64736.311928                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64736.311928                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15974                       # number of writebacks
system.cpu.dcache.writebacks::total             15974                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11211                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11211                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11211                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11211                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30632                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30632                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30632                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30632                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1497                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1497                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1973567500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1973567500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1973567500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1973567500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149777000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149777000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001968                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001968                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64428.293941                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64428.293941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64428.293941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64428.293941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 100051.436206                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 100051.436206                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  30982                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10907957                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10907957                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1393346500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1393346500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10928199                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10928199                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68834.428416                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68834.428416                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1748                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1748                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1256422500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1256422500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149777000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149777000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67936.763275                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67936.763275                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196816.031537                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196816.031537                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4614709                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4614709                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1315415000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1315415000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636310                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636310                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004659                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004659                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60896.023332                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60896.023332                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          736                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          736                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    717145000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    717145000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59082.633053                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59082.633053                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13856                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13856                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          397                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          397                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     29735000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29735000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027854                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027854                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74899.244332                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74899.244332                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          395                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          395                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     29216500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     29216500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.027713                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027713                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73965.822785                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73965.822785                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84520160000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.936511                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15563914                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31015                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            501.818926                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.936511                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          959                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31216739                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31216739                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2981529333500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 262275                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   262275                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1577.06                       # Real time elapsed on the host
host_tick_rate                              225101209                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   413624195                       # Number of instructions simulated
sim_ops                                     413624195                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.354999                       # Number of seconds simulated
sim_ticks                                354998622000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             19.161990                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                18258745                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             95286267                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            2963412                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5923580                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          87904680                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8381375                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        59359866                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         50978491                       # Number of indirect misses.
system.cpu.branchPred.lookups               108681085                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7750603                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1328584                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   354635930                       # Number of instructions committed
system.cpu.committedOps                     354635930                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.002045                       # CPI: cycles per instruction
system.cpu.discardedOps                      32243218                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 35873904                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    117328895                       # DTB hits
system.cpu.dtb.data_misses                     165473                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 25739527                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     70711585                       # DTB read hits
system.cpu.dtb.read_misses                     165461                       # DTB read misses
system.cpu.dtb.write_accesses                10134377                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    46617310                       # DTB write hits
system.cpu.dtb.write_misses                        12                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            57906948                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          298522786                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          83274657                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         70443436                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        48549577                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.499489                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               125841454                       # ITB accesses
system.cpu.itb.fetch_acv                       802399                       # ITB acv
system.cpu.itb.fetch_hits                   125835527                       # ITB hits
system.cpu.itb.fetch_misses                      5927                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                998147     32.48%     32.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     732      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                   992757     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys               992387     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               88622      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                3072653                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    3073109                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                   993871     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     364      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  997033     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              1991268                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    993871     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      364      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   993871     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               1988106                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             287355110500     80.95%     80.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               231979000      0.07%     81.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             67411387500     18.99%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         354998477000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996829                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998412                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel              992637                      
system.cpu.kern.mode_good::user                992637                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel            992765                       # number of protection mode switches
system.cpu.kern.mode_switch::user              992637                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999871                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999936                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       164083532500     46.22%     46.22% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         190914944500     53.78%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        709997244                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            15994100      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               155516471     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3337      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              29865726      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               3825949      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4268232      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11474186      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                781200      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               167354      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               49046998     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              39935228     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          18099305      5.10%     92.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          6682717      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             18975127      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                354635930                       # Class of committed instruction
system.cpu.tickCycles                       661447667                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       645120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1290242                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             629505                       # Transaction distribution
system.membus.trans_dist::WriteReq                364                       # Transaction distribution
system.membus.trans_dist::WriteResp               364                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18085                       # Transaction distribution
system.membus.trans_dist::WritebackClean       528800                       # Transaction distribution
system.membus.trans_dist::CleanEvict            98236                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15616                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15616                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         528800                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        100705                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1586400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1586400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       348963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       349691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1936091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     67686400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     67686400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8601984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8604896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                76291296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            645485                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001760                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  645483    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              645485                       # Request fanout histogram
system.membus.reqLayer0.occupancy              910000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3597269500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          628904250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2653170750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       33843200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7444544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           41287744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     33843200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      33843200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1157440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1157440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          528800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          116321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              645121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        18085                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18085                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          95333328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20970628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116303956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     95333328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95333328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3260407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3260407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3260407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         95333328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20970628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119564363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     50408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     24900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    111880.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002104376500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3024                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3024                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              907620                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              47423                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      645121                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     546884                       # Number of write requests accepted
system.mem_ctrls.readBursts                    645121                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   546884                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 508341                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                496476                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1532                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2248468000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  683900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4813093000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16438.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35188.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    41228                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35582                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                645121                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               546884                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  107026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   29697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       110390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.535048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.089077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   102.984436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        81993     74.28%     74.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17165     15.55%     89.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7707      6.98%     96.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1887      1.71%     98.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          836      0.76%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          312      0.28%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          208      0.19%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          108      0.10%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          174      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       110390                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.230159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.203335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.940281                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            813     26.88%     26.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1084     35.85%     62.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           160      5.29%     68.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           211      6.98%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           174      5.75%     80.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           161      5.32%     86.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           88      2.91%     88.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           85      2.81%     91.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           60      1.98%     93.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           41      1.36%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           56      1.85%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           39      1.29%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           14      0.46%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           16      0.53%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           17      0.56%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            3      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3024                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.669974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.637475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.066842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2104     69.58%     69.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      1.36%     70.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              701     23.18%     94.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              132      4.37%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               44      1.46%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3024                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8753920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                32533824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3226240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                41287744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             35000576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  354998509000                       # Total gap between requests
system.mem_ctrls.avgGap                     297816.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1593600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7160320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3226240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4489031.509536394849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20169993.786623768508                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9088035.276936935261                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       528800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       116321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       546884                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    843591250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3969501750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8811905244500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1595.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34125.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16112932.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            499321620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            265422300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560304360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          169869240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     28023281520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      54469453650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      90450456960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       174438109650                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.376864                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 234555612250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11854180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 108588829750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            288791580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            153507750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           416304840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           93270960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     28023281520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      39202139310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     103307142720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       171484438680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.056632                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 268180719000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11854180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  74963723000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 364                       # Transaction distribution
system.iobus.trans_dist::WriteResp                364                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          728                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          728                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     728                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               910000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              364000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    354998622000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    160137971                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        160137971                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    160137971                       # number of overall hits
system.cpu.icache.overall_hits::total       160137971                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       528799                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         528799                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       528799                       # number of overall misses
system.cpu.icache.overall_misses::total        528799                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12893529500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12893529500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12893529500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12893529500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    160666770                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    160666770                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    160666770                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    160666770                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003291                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003291                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003291                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003291                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24382.666193                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24382.666193                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24382.666193                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24382.666193                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       528800                       # number of writebacks
system.cpu.icache.writebacks::total            528800                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       528799                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       528799                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       528799                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       528799                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12364729500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12364729500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12364729500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12364729500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003291                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003291                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003291                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003291                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23382.664302                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23382.664302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23382.664302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23382.664302                       # average overall mshr miss latency
system.cpu.icache.replacements                 528800                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    160137971                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       160137971                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       528799                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        528799                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12893529500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12893529500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    160666770                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    160666770                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003291                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003291                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24382.666193                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24382.666193                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       528799                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       528799                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12364729500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12364729500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003291                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003291                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23382.664302                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23382.664302                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           160698758                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            529312                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            303.599310                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         321862340                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        321862340                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    114968391                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        114968391                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    114968391                       # number of overall hits
system.cpu.dcache.overall_hits::total       114968391                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       120434                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         120434                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       120434                       # number of overall misses
system.cpu.dcache.overall_misses::total        120434                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7882549500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7882549500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7882549500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7882549500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    115088825                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    115088825                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    115088825                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    115088825                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001046                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001046                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001046                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001046                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65451.197336                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65451.197336                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65451.197336                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65451.197336                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18085                       # number of writebacks
system.cpu.dcache.writebacks::total             18085                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4330                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4330                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4330                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4330                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       116104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       116104                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       116104                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          364                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          364                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7631327500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7631327500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7631327500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7631327500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001009                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001009                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001009                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001009                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65728.377145                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65728.377145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65728.377145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65728.377145                       # average overall mshr miss latency
system.cpu.dcache.replacements                 116321                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     69366545                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        69366545                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       100536                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        100536                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6865234000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6865234000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     69467081                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     69467081                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68286.325296                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68286.325296                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           48                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       100488                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       100488                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6760914000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6760914000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001447                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001447                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67280.809649                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67280.809649                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     45601846                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       45601846                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19898                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19898                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1017315500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1017315500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     45621744                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     45621744                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000436                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000436                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51126.520253                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51126.520253                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4282                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4282                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15616                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15616                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          364                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          364                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    870413500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    870413500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55738.569416                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55738.569416                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2118                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2118                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          217                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          217                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     17774500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     17774500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2335                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2335                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.092934                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.092934                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 81910.138249                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 81910.138249                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          217                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          217                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     17557500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     17557500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.092934                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.092934                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 80910.138249                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80910.138249                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2335                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2335                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2335                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2335                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 354998622000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           115130297                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117345                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            981.126567                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          659                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         230303311                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        230303311                       # Number of data accesses

---------- End Simulation Statistics   ----------
