<html>
<head>
<meta charset="UTF-8">
<title>*esim-ceq*</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=ACL2_____A2ESIM-CEQ_A2">Click for *esim-ceq* in the Full Manual</a></h3>

<p>Primitive E module for a Verilog <span class="v">===</span> operator.</p><p>We use this to implement <a href="VL2014_____A2VL-1-BIT-CEQ_A2.html">vl2014::*vl-1-bit-ceq*</a>.</p> 
 
<p>However, the <span class="v">===</span> operator is inherently unsound and cannot be modeled 
in esim because it is violates <a href="ACL2____4V-MONOTONICITY.html">4v-monotonicity</a>.  We just conservatively 
approximate <span class="v">===</span> with an xnor gate.  That is, this module is nothing more 
than a <a href="ACL2_____A2ESIM-XNOR_A2.html">*esim-xnor*</a>.</p><h3>Definition:</h3> <p><b>Definition: </b>*esim-ceq*</p><pre class="code">(<a href="ACL2____DEFCONST.html">defconst</a> *esim-ceq*
          '(:n *esim-ceq*
               :x (:out ((|out| iff |a| |b|)))
               :i ((|a|) (|b|))
               :o ((|out|))))</pre> 
 

</body>
</html>
