INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_2_0/verimoog_2_0.srcs/sim_1/imports/verimoog_1_9.srcs/sim_3/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
