-- generated by newgenasym Wed Jun 06 10:28:39 2018

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \din-96_vme\ is
    port (    
	\+5v_stanby\: INOUT  STD_LOGIC;    
	\a01*\:    INOUT  STD_LOGIC;    
	\a02*\:    INOUT  STD_LOGIC;    
	\a03*\:    INOUT  STD_LOGIC;    
	\a04*\:    INOUT  STD_LOGIC;    
	\a05*\:    INOUT  STD_LOGIC;    
	\a06*\:    INOUT  STD_LOGIC;    
	\a07*\:    INOUT  STD_LOGIC;    
	A08:       INOUT  STD_LOGIC;    
	A09:       INOUT  STD_LOGIC;    
	A10:       INOUT  STD_LOGIC;    
	A11:       INOUT  STD_LOGIC;    
	A12:       INOUT  STD_LOGIC;    
	A13:       INOUT  STD_LOGIC;    
	A14:       INOUT  STD_LOGIC;    
	A15:       INOUT  STD_LOGIC;    
	A16:       INOUT  STD_LOGIC;    
	A17:       INOUT  STD_LOGIC;    
	A18:       INOUT  STD_LOGIC;    
	A19:       INOUT  STD_LOGIC;    
	A20:       INOUT  STD_LOGIC;    
	A21:       INOUT  STD_LOGIC;    
	A22:       INOUT  STD_LOGIC;    
	A23:       INOUT  STD_LOGIC;    
	\acfail*\: INOUT  STD_LOGIC;    
	AM0:       INOUT  STD_LOGIC;    
	AM0AM1:    INOUT  STD_LOGIC;    
	AM0AM1AM2: INOUT  STD_LOGIC;    
	AM0AM1AM2AM3: INOUT  STD_LOGIC;    
	\am4*\:    INOUT  STD_LOGIC;    
	AM5:       INOUT  STD_LOGIC;    
	\as*\:     INOUT  STD_LOGIC;    
	\bbsy*\:   INOUT  STD_LOGIC;    
	\bclr*\:   INOUT  STD_LOGIC;    
	\berr*\:   INOUT  STD_LOGIC;    
	\bg0in*\:  INOUT  STD_LOGIC;    
	\bg0out*\: INOUT  STD_LOGIC;    
	\bg1in*\:  INOUT  STD_LOGIC;    
	\bg1out*\: INOUT  STD_LOGIC;    
	\bg2in*\:  INOUT  STD_LOGIC;    
	\bg2out*\: INOUT  STD_LOGIC;    
	\bg3in*\:  INOUT  STD_LOGIC;    
	\bg3out*\: INOUT  STD_LOGIC;    
	\br0*\:    INOUT  STD_LOGIC;    
	\br1*\:    INOUT  STD_LOGIC;    
	\br2*\:    INOUT  STD_LOGIC;    
	\br3*\:    INOUT  STD_LOGIC;    
	D00:       INOUT  STD_LOGIC;    
	D01:       INOUT  STD_LOGIC;    
	D02:       INOUT  STD_LOGIC;    
	D03:       INOUT  STD_LOGIC;    
	D04:       INOUT  STD_LOGIC;    
	D05:       INOUT  STD_LOGIC;    
	D06:       INOUT  STD_LOGIC;    
	D07:       INOUT  STD_LOGIC;    
	D08:       INOUT  STD_LOGIC;    
	D09:       INOUT  STD_LOGIC;    
	D10:       INOUT  STD_LOGIC;    
	D11:       INOUT  STD_LOGIC;    
	D12:       INOUT  STD_LOGIC;    
	D13:       INOUT  STD_LOGIC;    
	D14:       INOUT  STD_LOGIC;    
	D15:       INOUT  STD_LOGIC;    
	\ds0*\:    INOUT  STD_LOGIC;    
	\ds1*\:    INOUT  STD_LOGIC;    
	\dtack*\:  INOUT  STD_LOGIC;    
	\iack*\:   INOUT  STD_LOGIC;    
	\iackin*\: INOUT  STD_LOGIC;    
	\iackout*\: INOUT  STD_LOGIC;    
	\irq1*\:   INOUT  STD_LOGIC;    
	\irq2*\:   INOUT  STD_LOGIC;    
	\irq3*\:   INOUT  STD_LOGIC;    
	\irq4*\:   INOUT  STD_LOGIC;    
	\irq5*\:   INOUT  STD_LOGIC;    
	\irq6*\:   INOUT  STD_LOGIC;    
	\irq7*\:   INOUT  STD_LOGIC;    
	\lword*\:  INOUT  STD_LOGIC;    
	SERCLK:    INOUT  STD_LOGIC;    
	\serdat*\: INOUT  STD_LOGIC;    
	SYSCLK:    INOUT  STD_LOGIC;    
	\sysfail*\: INOUT  STD_LOGIC;    
	\sysreset*\: INOUT  STD_LOGIC;    
	\write*\:  INOUT  STD_LOGIC);
end \din-96_vme\;
