<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>iverilog(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">iverilog(1)</td>
    <td class="head-vol">Version 10.1 (stable)</td>
    <td class="head-rtitle">iverilog(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
iverilog - Icarus Verilog compiler
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<b>iverilog</b> [-ESVv] [-Bpath] [-ccmdfile|-fcmdfile] [-Dmacro[=defn]]
  [-Pparameter=value] [-pflag=value] [-dname]
  [-g1995|-g2001|-g2005|-g2005-sv|-g2009|-g2012|-g&lt;feature&gt;]
  [-Iincludedir] [-mmodule] [-M[mode=]file] [-Nfile] [-ooutputfilename]
  [-stopmodule] [-ttype] [-Tmin/typ/max] [-Wclass] [-ypath] sourcefile
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
<i>iverilog</i> is a compiler that translates Verilog source code into
  executable programs for simulation, or other netlist formats for further
  processing. The currently supported targets are <i>vvp</i> for simulation, and
  <i>fpga</i> for synthesis. Other target types are added as code generators are
  implemented.
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="OPTIONS"><a class="selflink" href="#OPTIONS">OPTIONS</a></h1>
<i>iverilog</i> accepts the following options:
<dl class="Bl-tag">
  <dt class="It-tag"><b>-B<i>base</i></b></dt>
  <dd class="It-tag">The <i>iverilog</i> program uses external programs and
      configuration files to preprocess and compile the Verilog source.
      Normally, the path used to locate these tools is built into the
      <i>iverilog</i> program. However, the <b>-B</b> switch allows the user to
      select a different set of programs. The path given is used to locate
      <i>ivlpp</i>, <i>ivl</i>, code generators and the VPI modules.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-c<i>file</i> -f<i>file</i></b></dt>
  <dd class="It-tag">These flags specify an input file that contains a list of
      Verilog source files. This is similar to the <i>command file</i> of other
      Verilog simulators, in that it is a file that contains the file names
      instead of taking them on the command line. See <b>Command Files</b>
      below.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-D<i>macro</i></b></dt>
  <dd class="It-tag">Defines macro <i>macro</i> with the string `1' as its
      definition. This form is normally only used to trigger ifdef conditionals
      in the Verilog source.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-D<i>macro=defn</i></b></dt>
  <dd class="It-tag">Defines macro <i>macro</i> as <i>defn</i>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-P<i>parameter=value</i></b></dt>
  <dd class="It-tag">Override (i.e. defparam) a parameter in a root module. This
      allows the user to override at compile time (defparam) a parameter in a
      root module instance. For example, <b>-Pmain.foo=2</b> overrides the
      parameter foo in the root instance main with the value 2.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-d<i>name</i></b></dt>
  <dd class="It-tag">Activate a class of compiler debugging messages. The
      <b>-d</b> switch may be used as often as necessary to activate all the
      desired messages. Supported names are scopes, eval_tree, elaborate, and
      synth2; any other names are ignored.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-E</b></dt>
  <dd class="It-tag">Preprocess the Verilog source, but do not compile it. The
      output file is the Verilog input, but with file inclusions and macro
      references expanded and removed. This is useful, for example, to
      preprocess Verilog source for use by other compilers.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-g1995<i>|</i>-g2001<i>|</i>-g2001-noconfig<i>|</i>-g2005<i>|</i>-g2005-sv<i>|</i>-g2009<i>|</i>-g2012</b></dt>
  <dd class="It-tag">Select the Verilog language <i>generation</i> to support in
      the compiler. This selects between <i>IEEE1364-1995</i>,
      <i>IEEE1364-2001</i>, <i>IEEE1364-2005</i>, <i>IEEE1800-2005</i>,
      <i>IEEE1800-2009</i>, or <i>IEEE1800-2012</i>. Icarus Verilog currently
      defaults to the <i>IEEE1364-2005</i> generation of the language. This flag
      is used to restrict the language to a set of keywords/features, this
      allows simulation of older Verilog code that may use newer keywords and
      for compatibility with other tools. Much of the <i>IEEE1800</i>
      generations functionality is not currently supported. The <i>IEEE1800</i>
      generations do parse all the keywords, so they can be used to verify that
      <i>IEEE1364</i> compliant Verilog code does not use any of the new
      <i>IEEE1800</i> keywords.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-gverilog-ams<i>|</i>-gno-verilog-ams</b></dt>
  <dd class="It-tag">Enable or disable (default) support for Verilog-AMS. Very
      little Verilog-AMS specific functionality is currently supported.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-gspecify<i>|</i>-gno-specify</b></dt>
  <dd class="It-tag">Enable or disable (default) specify block support. When
      enabled, specify block code is elaborated. When disabled, specify blocks
      are parsed but ignored. Specify blocks are commonly not needed for RTL
      simulation, and in fact can hurt performance of the simulation. However,
      disabling specify blocks reduces accuracy of full-timing simulations.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-gstd-include<i>|</i>-gno-std-include</b></dt>
  <dd class="It-tag">Enable (default) or disable the search of a standard
      installation include directory after all other explicit include
      directories. This standard include directory is a convenient place to
      install standard header files that a Verilog program may include.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-grelative-include<i>|</i>-gno-relative-include</b></dt>
  <dd class="It-tag">Enable or disable (default) adding the local files
      directory to the beginning of the include file search path. This allows
      files to be included relative to the current file not the more common
      files are only found in the working directory or in the specified include
      file search path.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-gxtypes<i>|</i>-gno-xtypes</b></dt>
  <dd class="It-tag">Enable (default) or disable support for extended types.
      Enabling extended types allows for new types that are supported by Icarus
      Verilog as extensions beyond the baseline Verilog. It may be necessary to
      disable extended types if compiling code that clashes with the few new
      keywords used to implement the type system.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-gio-range-error<i>|</i>-gno-io-range-error</b></dt>
  <dd class="It-tag">The standards requires that a vectored port have matching
      ranges for its port declaration as well as any net/register declaration.
      It was common practice in the past to only specify the range for the
      net/register declaration and some tools still allow this. By default any
      mismatch is reported as a error. Using <b>-gno-io-range-error</b> will
      produce a warning instead of a fatal error for the case of a vectored
      net/register and a scalar port declaration.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-gstrict-ca-eval<i>|</i>-gno-strict-ca-eval</b></dt>
  <dd class="It-tag">The standard requires that if any input to a continuous
      assignment expression changes value, the entire expression is
      re-evaluated. By default, parts of the expression that do not depend on
      the changed input value(s) are not re-evaluated. If an expression contains
      a call to a function that doesn't depend solely on its input values or
      that has side effects, the resulting behavior will differ from that
      required by the standard. Using <i>-gstrict-ca-eval</i> will force
      standard compliant behavior (with some loss in performance).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-gstrict-expr-width<i>|</i>-gno-strict-expr-width</b></dt>
  <dd class="It-tag">Enable or disable (default) strict compliance with the
      standard rules for determining expression bit lengths. When disabled, the
      RHS of a parameter assignment is evaluated as a lossless expression, as is
      any expression containing an unsized constant number, and unsized constant
      numbers are not truncated to integer width.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-I<i>includedir</i></b></dt>
  <dd class="It-tag">Append directory <i>includedir</i> to list of directories
      searched for Verilog include files. The <b>-I</b> switch may be used many
      times to specify several directories to search, the directories are
      searched in the order they appear on the command line.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-M<i>path</i></b></dt>
  <dd class="It-tag">This is equivalent to <b>-Mall=path</b>. Preserved for
      backwards compatibility.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-M<i>mode=path</i></b></dt>
  <dd class="It-tag">Write into the file specified by path a list of files that
      contribute to the compilation of the design. If <b>mode</b> is <b>all</b>
      or <b>prefix</b>, this includes files that are included by include
      directives and files that are automatically loaded by library support as
      well as the files explicitly specified by the user. If <b>mode</b> is
      <b>include</b>, only files that are included by include directives are
      listed. If <b>mode</b> is <b>module</b>, only files that are specified by
      the user or that are automatically loaded by library support are listed.
      The output is one file name per line, with no leading or trailing space.
      If <b>mode</b> is <b>prefix</b>, files that are included by include
      directives are prefixed by &quot;I &quot; and other files are prefixed by
      &quot;M &quot;.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m<i>module</i></b></dt>
  <dd class="It-tag">Add this module to the list of VPI modules to be loaded by
      the simulation. Many modules can be specified, and all will be loaded, in
      the order specified. The system module is implicit and always included. If
      a System Function Table file (&lt;module&gt;.sft) exists for the module it
      will be loaded automatically.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-N<i>path</i></b></dt>
  <dd class="It-tag">This is used for debugging the compiler proper. Dump the
      final netlist form of the design to the specified file. It otherwise does
      not affect operation of the compiler. The dump happens after the design is
      elaborated and optimized.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-o <i>filename</i></b></dt>
  <dd class="It-tag">Place output in the file <i>filename</i>. If no output file
      name is specified, <i>iverilog</i> uses the default name
    <b>a.out</b>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-p<i>flag=value</i></b></dt>
  <dd class="It-tag">Assign a value to a target specific flag. The <b>-p</b>
      switch may be used as often as necessary to specify all the desired flags.
      The flags that are used depend on the target that is selected, and are
      described in target specific documentation. Flags that are not used are
      ignored.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-S</b></dt>
  <dd class="It-tag">Synthesize. Normally, if the target can accept behavioral
      descriptions the compiler will leave processes in behavioral form. The
      <b>-S</b> switch causes the compiler to perform synthesis even if it is
      not necessary for the target. If the target type is a netlist format, the
      <b>-S</b> switch is unnecessary and has no effect.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-s <i>topmodule</i></b></dt>
  <dd class="It-tag">Specify the top level module to elaborate. Icarus Verilog
      will by default choose modules that are not instantiated in any other
      modules, but sometimes that is not sufficient, or instantiates too many
      modules. If the user specifies one or more root modules with <b>-s</b>
      flags, then they will be used as root modules instead.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-T<i>min|typ|max</i></b></dt>
  <dd class="It-tag">Use this switch to select min, typ or max times from
      min:typ:max expressions. Normally, the compiler will simply use the typ
      value from these expressions (printing a warning for the first ten it
      finds) but this switch will tell the compiler explicitly which value to
      use. This will suppress the warning that the compiler is making a
    choice.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-t<i>target</i></b></dt>
  <dd class="It-tag">Use this switch to specify the target output format. See
      the <b>TARGETS</b> section below for a list of valid output formats.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-v</b></dt>
  <dd class="It-tag">Turn on verbose messages. This will print the command lines
      that are executed to perform the actual compilation, along with version
      information from the various components, as well as the version of the
      product as a whole. You will notice that the command lines include a
      reference to a key temporary file that passes information to the compiler
      proper. To keep that file from being deleted at the end of the process,
      provide a file name of your own in the environment variable
      <b>IVERILOG_ICONFIG</b>.
    <div style="height: 1.00em;">&#x00A0;</div>
    If the selected target is <i>vvp</i>, the <b>-v</b> switch is appended to
      the shebang line in the compiler output file, so directly executing the
      compiler output file will turn on verbose messages in <i>vvp</i>. This
      extra verbosity can be avoided by using the <i>vvp</i> command to
      indirectly execute the compiler output file.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-V</b></dt>
  <dd class="It-tag">Print the version of the compiler, and exit.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-W<i>class</i></b></dt>
  <dd class="It-tag">Turn on different classes of warnings. See the <b>WARNING
      TYPES</b> section below for descriptions of the different warning groups.
      If multiple <b>-W</b> switches are used, the warning set is the union of
      all the requested classes.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-y<i>libdir</i></b></dt>
  <dd class="It-tag">Append the directory to the library module search path.
      When the compiler finds an undefined module, it looks in these directories
      for files with the right name.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-Y<i>suffix</i></b></dt>
  <dd class="It-tag">Add suffix to the list of accepted file name suffixes used
      when searching a library for cells. The list defaults to the single entry
      <i>.v</i>.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<h1 class="Sh" title="Sh" id="MODULE_LIBRARIES"><a class="selflink" href="#MODULE_LIBRARIES">MODULE
  LIBRARIES</a></h1>
The Icarus Verilog compiler supports module libraries as directories that
  contain Verilog source files. During elaboration, the compiler notices the
  instantiation of undefined module types. If the user specifies library search
  directories, the compiler will search the directory for files with the name of
  the missing module type. If it finds such a file, it loads it as a Verilog
  source file, they tries again to elaborate the module.
<div style="height: 1.00em;">&#x00A0;</div>
Library module files should contain only a single module, but this is not a
  requirement. Library modules may reference other modules in the library or in
  the main design.
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="TARGETS"><a class="selflink" href="#TARGETS">TARGETS</a></h1>
The Icarus Verilog compiler supports a variety of targets, for different
  purposes, and the <b>-t</b> switch is used to select the desired target.
<div style="height: 1.00em;">&#x00A0;</div>
<dl class="Bl-tag">
  <dt class="It-tag"><b>null</b></dt>
  <dd class="It-tag">The null target causes no code to be generated. It is
      useful for checking the syntax of the Verilog source.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>vvp</b></dt>
  <dd class="It-tag">This is the default. The vvp target generates code for the
      vvp runtime. The output is a complete program that simulates the design
      but must be run by the <b>vvp</b> command. The -pfileline=1 option can be
      used to add procedural statement debugging opcodes to the generated
    code.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>fpga</b></dt>
  <dd class="It-tag">This is a synthesis target that supports a variety of fpga
      devices, mostly by EDIF format output. The Icarus Verilog fpga code
      generator can generate complete designs or EDIF macros that can in turn be
      imported into larger designs by other tools. The <b>fpga</b> target
      implies the synthesis <b>-S</b> flag.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>vhdl</b></dt>
  <dd class="It-tag">This target produces a VHDL translation of the Verilog
      netlist. The output is a single file containing VHDL entities
      corresponding to the modules in the Verilog source code. Note that only a
      subset of the Verilog language is supported. See the wiki for more
      information.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<h1 class="Sh" title="Sh" id="WARNING_TYPES"><a class="selflink" href="#WARNING_TYPES">WARNING
  TYPES</a></h1>
These are the types of warnings that can be selected by the <b>-W</b> switch.
  All the warning types (other than <b>all</b>) can also be prefixed with
  <b>no-</b> to turn off that warning. This is most useful after a <b>-Wall</b>
  argument to suppress isolated warning types.
<div style="height: 1.00em;">&#x00A0;</div>
<dl class="Bl-tag">
  <dt class="It-tag"><b>all</b></dt>
  <dd class="It-tag">This enables the anachronisms, implicit, portbind,
      select-range, timescale, and sensitivity-entire-array warning categories.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>anachronisms</b></dt>
  <dd class="It-tag">This enables warnings for use of features that have been
      deprecated or removed in the selected generation of the Verilog language.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>implicit</b></dt>
  <dd class="It-tag">This enables warnings for creation of implicit
      declarations. For example, if a scalar wire X is used but not declared in
      the Verilog source, this will print a warning at its first use.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>portbind</b></dt>
  <dd class="It-tag">This enables warnings for ports of module instantiations
      that are not connected but probably should be. Dangling input ports, for
      example, will generate a warning.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>select-range</b></dt>
  <dd class="It-tag">This enables warnings for constant out of bound selects.
      This includes partial or fully out of bound selects as well as a select
      containing a 'bx or 'bz in the index.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>timescale</b></dt>
  <dd class="It-tag">This enables warnings for inconsistent use of the timescale
      directive. It detects if some modules have no timescale, or if modules
      inherit timescale from another file. Both probably mean that timescales
      are inconsistent, and simulation timing can be confusing and dependent on
      compilation order.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>infloop</b></dt>
  <dd class="It-tag">This enables warnings for always statements that may have
      runtime infinite loops (has paths with no or zero delay). This class of
      warnings is not included in <b>-Wall</b> and hence does not have a
      <b>no-</b> variant. A fatal error message will always be printed when the
      compiler can determine that there will definitely be an infinite loop (all
      paths have no or zero delay).
    <div style="height: 1.00em;">&#x00A0;</div>
    When you suspect an always statement is producing a runtime infinite loop
      use this flag to find the always statements that need to have their logic
      verified. It is expected that many of the warnings will be false
      positives, since the code treats the value of all variables and signals as
      indeterminate.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>sensitivity-entire-vector</b></dt>
  <dd class="It-tag">This enables warnings for when a part select within an
      &quot;always @*&quot; statement results in the entire vector being added
      to the implicit sensitivity list. Although this behaviour is prescribed by
      the IEEE standard, it is not what might be expected and can have
      performance implications if the vector is large.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>sensitivity-entire-array</b></dt>
  <dd class="It-tag">This enables warnings for when a word select within an
      &quot;always @*&quot; statement results in the entire array being added to
      the implicit sensitivity list. Although this behaviour is prescribed by
      the IEEE standard, it is not what might be expected and can have
      performance implications if the array is large.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<h1 class="Sh" title="Sh" id="SYSTEM_FUNCTION_TABLE_FILES"><a class="selflink" href="#SYSTEM_FUNCTION_TABLE_FILES">SYSTEM
  FUNCTION TABLE FILES</a></h1>
If the source file name as a <b>.sft</b> suffix, then it is taken to be a system
  function table file. A System function table file is used to describe to the
  compiler the return types for system functions. This is necessary because the
  compiler needs this information to elaborate expressions that contain these
  system functions, but cannot run the sizetf functions since it has no
  run-time.
<div style="height: 1.00em;">&#x00A0;</div>
The format of the table is ASCII, one function per line. Empty lines are
  ignored, and lines that start with the ' <i>#</i>' character are comment
  lines. Each non-comment line starts with the function name, then the vpi type
  (i.e. vpiSysFuncReal). The following types are supported:
<div style="height: 1.00em;">&#x00A0;</div>
<dl class="Bl-tag">
  <dt class="It-tag"><b>vpiSysFuncReal</b></dt>
  <dd class="It-tag">The function returns a real/realtime value.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>vpiSysFuncInt</b></dt>
  <dd class="It-tag">The function returns an integer.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>vpiSysFuncSized &lt;wid&gt;
    &lt;signed|unsigned&gt;</b></dt>
  <dd class="It-tag">The function returns a vector with the given width, and is
      signed or unsigned according to the flag.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<h1 class="Sh" title="Sh" id="COMMAND_FILES"><a class="selflink" href="#COMMAND_FILES">COMMAND
  FILES</a></h1>
The command file allows the user to place source file names and certain command
  line switches into a text file instead of on a long command line. Command
  files can include C or C++ style comments, as well as # comments, if the #
  starts the line.
<div style="height: 1.00em;">&#x00A0;</div>
<dl class="Bl-tag">
  <dt class="It-tag"><i>file name</i></dt>
  <dd class="It-tag">A simple file name or file path is taken to be the name of
      a Verilog source file. The path starts with the first non-white-space
      character. Variables are substituted in file names.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-c&#x00A0;<i>cmdfile</i>
    -f&#x00A0;<i>cmdfile</i></b></dt>
  <dd class="It-tag">A <b>-c</b> or <b>-f</b> token prefixes a command file,
      exactly like it does on the command line. The cmdfile may be on the same
      line or the next non-comment line.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-y&#x00A0;<i>libdir</i></b></dt>
  <dd class="It-tag">A <b>-y</b> token prefixes a library directory in the
      command file, exactly like it does on the command line. The parameter to
      the <b>-y</b> flag may be on the same line or the next non-comment line.
    <div style="height: 1.00em;">&#x00A0;</div>
    Variables in the <i>libdir</i> are substituted.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>+incdir+<i>includedir</i></b></dt>
  <dd class="It-tag">The <b>+incdir+</b> token in command files gives
      directories to search for include files in much the same way that
      <b>-I</b> flags work on the command line. The difference is that multiple
      <i>+includedir</i> directories are valid parameters to a single
      <b>+incdir+</b> token, although you may also have multiple <b>+incdir+</b>
      lines.
    <div style="height: 1.00em;">&#x00A0;</div>
    Variables in the <i>includedir</i> are substituted.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>+libext+<i>ext</i></b></dt>
  <dd class="It-tag">The <b>+libext</b> token in command files fives file
      extensions to try when looking for a library file. This is useful in
      conjunction with <b>-y</b> flags to list suffixes to try in each directory
      before moving on to the next library directory.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>+libdir+<i>dir</i></b></dt>
  <dd class="It-tag">This is another way to specify library directories. See the
      -y flag.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>+libdir-nocase+<i>dir</i></b></dt>
  <dd class="It-tag">This is like the <b>+libdir</b> statement, but file names
      inside the directories declared here are case insensitive. The missing
      module name in a lookup need not match the file name case, as long as the
      letters are correct. For example, &quot;foo&quot; matches
      &quot;Foo.v&quot; but not &quot;bar.v&quot;.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>+define+<i>NAME</i>=<i>value</i></b></dt>
  <dd class="It-tag">The <b>+define+</b> token is the same as the <b>-D</b>
      option on the command line. The value part of the token is optional.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>+parameter+<i>NAME</i>=<i>value</i></b></dt>
  <dd class="It-tag">The <b>+parameter+</b> token is the same as the <b>-P</b>
      option on the command line.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>+timescale+<i>value</i></b></dt>
  <dd class="It-tag">The <b>+timescale+</b> token is used to set the default
      timescale for the simulation. This is the time units and precision before
      any `timescale directive or after a `resetall directive. The default is
      1s/1s.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>+toupper-filename</b></dt>
  <dd class="It-tag">This token causes file names after this in the command file
      to be translated to uppercase. This helps with situations where a
      directory has passed through a DOS machine, and in the process the file
      names become munged.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>+tolower-filename</b></dt>
  <dd class="It-tag">This is similar to the <b>+toupper-filename</b> hack
      described above.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>+integer-width+<i>value</i></b></dt>
  <dd class="It-tag">This allows the programmer to select the width for integer
      variables in the Verilog source. The default is 32, the value can be any
      desired integer value.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>+width-cap+<i>value</i></b></dt>
  <dd class="It-tag">This allows the programmer to select the width cap for
      unsized expressions. If the calculated width for an unsized expression
      exceeds this value, the compiler will issue a warning and limit the
      expression width to this value.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<h1 class="Sh" title="Sh" id="VARIABLES_IN_COMMAND_FILES"><a class="selflink" href="#VARIABLES_IN_COMMAND_FILES">VARIABLES
  IN COMMAND FILES</a></h1>
In certain cases, iverilog supports variables in command files. These are
  strings of the form &quot;$( <i>varname</i>)&quot; or
  &quot;${<i>varname</i>}&quot;, where <i>varname</i> is the name of the
  environment variable to read. The entire string is replaced with the contents
  of that variable. Variables are only substituted in contexts that explicitly
  support them, including file and directory strings.
<div style="height: 1.00em;">&#x00A0;</div>
Variable values come from the operating system environment, and not from
  preprocessor defines elsewhere in the file or the command line.
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="PREDEFINED_MACROS"><a class="selflink" href="#PREDEFINED_MACROS">PREDEFINED
  MACROS</a></h1>
The following macros are predefined by the compiler:
<dl class="Bl-tag">
  <dt class="It-tag"><b>__ICARUS__ = 1</b></dt>
  <dd class="It-tag">This is always defined when compiling with Icarus Verilog.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>__VAMS_ENABLE__ = 1</b></dt>
  <dd class="It-tag">This is defined if Verilog-AMS is enabled.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<h1 class="Sh" title="Sh" id="EXAMPLES"><a class="selflink" href="#EXAMPLES">EXAMPLES</a></h1>
These examples assume that you have a Verilog source file called hello.v in the
  current directory
<div style="height: 1.00em;">&#x00A0;</div>
To compile hello.v to an executable file called a.out:
<div style="height: 1.00em;">&#x00A0;</div>
	iverilog hello.v
<div style="height: 1.00em;">&#x00A0;</div>
To compile hello.v to an executable file called hello:
<div style="height: 1.00em;">&#x00A0;</div>
	iverilog -o hello hello.v
<div style="height: 1.00em;">&#x00A0;</div>
To compile and run explicitly using the vvp runtime:
<div style="height: 1.00em;">&#x00A0;</div>
	iverilog -ohello.vvp -tvvp hello.v
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="AUTHOR"><a class="selflink" href="#AUTHOR">AUTHOR</a></h1>
<pre>
Steve Williams (steve@icarus.com)
<div class="Pp"></div>
</pre>
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
vvp(1), <b>&lt;http://iverilog.icarus.com/&gt;</b>
<div style="height: 1.00em;">&#x00A0;</div>
Tips on using, debugging, and developing the compiler can be found at
  <b>&lt;http://iverilog.wikia.com/&gt;</b>
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="COPYRIGHT"><a class="selflink" href="#COPYRIGHT">COPYRIGHT</a></h1>
<pre>
Copyright &#x00A9;  2002-2015 Stephen Williams
<div class="Pp"></div>
This document can be freely redistributed according to the terms of the
GNU General Public License version 2.0
</pre>
</div>
<table class="foot">
  <tr>
    <td class="foot-date">Aug 7th, 2015</td>
    <td class="foot-os"></td>
  </tr>
</table>
</body>
</html>
