# Curriculum Tracker

Status of every lesson and a roadmap of what still needs to be written.
Lessons are keyed by slug (matches `tutorial-data.js`). Reference material
from https://github.com/karimmahmoud22/SystemVerilog-For-Verification is
noted where it is directly usable as a basis for a lesson.

Legend: âœ… exists Â· ðŸ“ planned (prioritised) Â· ðŸ’¡ optional/stretch

---

## Part 1 â€” SystemVerilog Basics

### Chapter: Introduction
| Slug | Title | Status |
|---|---|---|
| `sv/welcome` | Welcome | âœ… |
| `sv/modules-and-ports` | Modules and Ports | âœ… |

### Chapter: Combinational Logic
| Slug | Title | Status |
|---|---|---|
| `sv/always-comb` | always_comb and case | âœ… |
| `sv/priority-enc` | Priority Encoder (casez) | âœ… |
| `sv/assign-operators` | Operators & Arithmetic | ðŸ“ |

> Cover reduction operators (`|req`), ternary, signed arithmetic,
> overflow â€” sets up concepts used in SVA and UVM lessons.
> Ref: `TipsAndTricks/ExpressionWidth.sv`, `TipsAndTricks/Casting.sv`

### Chapter: Sequential Logic
| Slug | Title | Status |
|---|---|---|
| `sv/always-ff` | Flip-Flops with always_ff | âœ… |
| `sv/counter` | Up-Counter | âœ… |
| `sv/shift-reg` | Shift Register | ðŸ“ |

> Introduces `[*]` bus shift and multi-bit `always_ff`; prerequisite
> for pipeline assertions in Part 2.

### Chapter: Parameterized Modules
| Slug | Title | Status |
|---|---|---|
| `sv/parameters` | Parameters and localparam | âœ… |
| `sv/generate` | generate for / if | ðŸ“ |

> `for generate` to replicate instances; used in every real chip.
> A parameterised N-bit adder array is a natural exercise.

### Chapter: Data Types
| Slug | Title | Status |
|---|---|---|
| `sv/packed-structs` | Packed Structs and Unions | ðŸ“ |
| `sv/typedef` | typedef and type aliases | ðŸ“ |
| `sv/arrays-static` | Static Arrays (packed & unpacked) | ðŸ“ |

> Structs are pervasive in RTL (AXI, APB). Packed arrays underpin
> multi-bit signals. Ref: `DataTypes/DataTypes.sv`,
> `Arrays/PackedArrays.sv`, `Arrays/Packed_UnpackedArrays.sv`

### Chapter: Interfaces
| Slug | Title | Status |
|---|---|---|
| `sv/interfaces` | Interfaces and modport | ðŸ“ |
| `sv/clocking-blocks` | Clocking Blocks | ðŸ’¡ |

> **Critical gap.** `adder_if` is used fully-formed in all UVM lessons
> without ever being taught. Must come before Part 3.
> Ref: `ConnectingTBAndDesign/AdderWithModPort.sv`,
> `ConnectingTBAndDesign/ArbiterAndTBUsingInterface/`,
> `AdvancedInterfaces/TBWithVirtualInterface.sv`

### Chapter: Procedures
| Slug | Title | Status |
|---|---|---|
| `sv/tasks-functions` | Tasks and Functions | ðŸ“ |

> The `task automatic send(...)` pattern already appears in the
> FSM testbench without explanation. `automatic` keyword, input/output
> arguments, return values.
> Ref: `TasksAndFunctions/` (9 files covering argument directions,
> default values, named arguments, returning arrays)

### Chapter: State Machines
| Slug | Title | Status |
|---|---|---|
| `sv/enums` | typedef enum | âœ… |
| `sv/fsm` | Two-Always Moore FSM | âœ… |
| `sv/mealy-fsm` | Mealy FSM | ðŸ“ |

> Moore-only leaves students unable to recognise the more common Mealy
> pattern in real codebases.

---

## Part 2 â€” SystemVerilog Assertions

### Chapter: Your First Assertion
| Slug | Title | Status |
|---|---|---|
| `sva/immediate-assert` | Immediate Assertions | âœ… |
| `sva/sequence-basics` | Sequences and Properties | âœ… |

### Chapter: Clock Delay & Sequences
| Slug | Title | Status |
|---|---|---|
| `sva/clock-delay` | Clock Delay ##m and ##[m:n] | âœ… |
| `sva/consecutive-rep` | Consecutive Repetition [*m] | âœ… |
| `sva/nonconsec-rep` | Goto Repetition [->m] | âœ… |
| `sva/sequence-ops` | Sequence Composition (and/or/intersect) | ðŸ“ |

> Without `and`/`or` you cannot write multi-condition concurrent specs.
> `first_match` is also useful when combined with `[m:n]` ranges.

### Chapter: Properties & Implication
| Slug | Title | Status |
|---|---|---|
| `sva/implication` | Implication: \|->, \|=> | âœ… |
| `sva/req-ack` | Request / Acknowledge | âœ… |
| `sva/disable-iff` | disable iff â€” Reset Handling | âœ… |

### Chapter: Sampled Value Functions
| Slug | Title | Status |
|---|---|---|
| `sva/rose-fell` | $rose and $fell | âœ… |
| `sva/stable-past` | $stable and $past | âœ… |
| `sva/isunknown` | $isunknown â€” X/Z Detection | ðŸ“ |

> Detecting X-propagation is an important simulation-correctness check.
> Ref: `TipsAndTricks/IsUnknownFunction.sv`

### Chapter: Coverage
| Slug | Title | Status |
|---|---|---|
| `sva/cover-property` | cover property | âœ… |
| `sva/assume-property` | assume property â€” Formal Verification | ðŸ“ |

> **Critical gap.** `assume` is the third member of the assert/cover/assume
> triad and is the gateway to formal verification (Jasper, VC Formal,
> Symbiyosys). At minimum: what it means, how it constrains the environment
> during model checking, and how the same property file is reused for both
> simulation and formal runs.

### Chapter: Advanced Properties
| Slug | Title | Status |
|---|---|---|
| `sva/local-vars` | Local Variables in Sequences | âœ… |
| `sva/onehot` | $onehot, $onehot0, $countones | âœ… |
| `sva/bind` | bind â€” Non-Invasive Assertion Attachment | ðŸ“ |

> `bind` lets you attach a checker module to any module without modifying
> it â€” essential for asserting third-party or locked IP.

---

## Part 3 â€” Universal Verification Methodology

### Chapter: UVM Foundations
| Slug | Title | Status |
|---|---|---|
| `uvm/reporting` | The First UVM Test | âœ… |
| `uvm/seq-item` | Sequence Items | âœ… |

### Chapter: Stimulus
| Slug | Title | Status |
|---|---|---|
| `uvm/sequence` | Sequences | âœ… |
| `uvm/driver` | The Driver | âœ… |
| `uvm/constrained-random` | Constrained-Random Scenarios | ðŸ“ |

> Build on the existing seq_item lesson: `randomize() with {}` inline
> overrides, weighted distributions (`dist`), `solveâ€¦before`, turning
> constraints on/off with `constraint_mode()`.
> Ref: `Randomization/RandomizeWith.sv`, `Randomization/SolveBefore1.sv`,
> `Randomization/TurnConstarintsOnOff.sv`,
> `Randomization/Distributions/`

### Chapter: Checking
| Slug | Title | Status |
|---|---|---|
| `uvm/monitor` | Monitor and Scoreboard | âœ… |
| `uvm/env` | Environment and Test | âœ… |

### Chapter: Functional Coverage *(entirely missing)*
| Slug | Title | Status |
|---|---|---|
| `uvm/covergroup` | covergroup and coverpoint | ðŸ“ |
| `uvm/cross-coverage` | Cross Coverage | ðŸ“ |
| `uvm/coverage-driven` | Coverage-Driven Verification | ðŸ“ |

> **The single biggest gap in the tutorial.** Functional coverage is *why*
> UVM exists â€” random stimulus is useless without a measure of what has
> been exercised. Three lessons minimum:
>
> 1. `covergroup` / `coverpoint` / bins â€” write a covergroup for the
>    adder (cover `a` in ranges 0â€“63, 64â€“127, 128â€“255; same for `b`).
> 2. `cross` â€” cross `a_cp` Ã— `b_cp`; understand the coverage hole.
> 3. Coverage-driven loop â€” run sequences until coverage hits 100 %.
>
> Ref: `Coverage/CrossCoverage.sv`, `Coverage/CrossCoverageTechniques.sv`,
> `Coverage/ConditionalCoverage.sv`, `Coverage/WeightedCoverage.sv`,
> `Coverage/CoverGroupInClass/`, `Coverage/FunctionalCoverageExample/`

### Chapter: Advanced UVM
| Slug | Title | Status |
|---|---|---|
| `uvm/factory-override` | Factory Overrides | ðŸ“ |
| `uvm/virtual-seq` | Virtual Sequences | ðŸ’¡ |
| `uvm/ral` | Register Abstraction Layer (RAL) | ðŸ’¡ |

> **Factory overrides** are the most important "advanced" topic here â€”
> factory registration is already taught but the payoff (swap a class at
> test level without touching the sequence) is never shown.
> Ref: `AdvancedOOP/GeneratorFactoryPattern.sv`,
> `AdvancedOOP/InjectingExtendedTransaction.sv`

---

## Part 4 â€” SystemVerilog for Verification (TB-focused SV) *(not yet started)*

This material lives between Part 1 (RTL SV) and Part 3 (UVM) and is
largely what the reference repo covers. It could be a new Part 2, pushing
the current SVA content to Part 3 and UVM to Part 4.

### Chapter: OOP Fundamentals
| Slug | Title | Status |
|---|---|---|
| `tb/classes` | Classes and Objects | ðŸ“ |
| `tb/inheritance` | Inheritance and Polymorphism | ðŸ“ |
| `tb/callbacks` | Callbacks | ðŸ’¡ |

> Ref: `OOP/FirstClass.sv`, `OOP/GoodGenerator.sv`,
> `AdvancedOOP/Inheritance.sv`, `AdvancedOOP/CallBacks.sv`

### Chapter: Randomization
| Slug | Title | Status |
|---|---|---|
| `tb/rand-basics` | rand, randc, and constraints | ðŸ“ |
| `tb/rand-advanced` | Constraint Techniques | ðŸ’¡ |

> Ref: `Randomization/SimpleRandomClass.sv`,
> `Randomization/ImplicationAndBidirectional.sv`

### Chapter: Dynamic Data Structures
| Slug | Title | Status |
|---|---|---|
| `tb/dyn-arrays` | Dynamic Arrays and Queues | ðŸ“ |
| `tb/assoc-arrays` | Associative Arrays | ðŸ“ |

> Ref: `Arrays/DynamicArrays.sv`, `Arrays/AssociativeArrays.sv`,
> `Queues/Queue1.sv`â€“`Queue3.sv`

### Chapter: Concurrency
| Slug | Title | Status |
|---|---|---|
| `tb/fork-join` | fork/join and fork/join_any | ðŸ“ |
| `tb/events` | Events and Semaphores | ðŸ“ |
| `tb/mailbox` | Mailboxes | ðŸ“ |

> Ref: `ThreadsAndInterProcessCommunication/Threads/`,
> `ThreadsAndInterProcessCommunication/Events/`,
> `ThreadsAndInterProcessCommunication/Semaphores/`,
> `ThreadsAndInterProcessCommunication/Mailbox/`

---

## Priority Order

Based on dependencies and impact, the recommended order for new lessons:

1. `sv/tasks-functions` â€” used but never taught; blocks FSM TB understanding
2. `sv/interfaces` â€” used but never taught; blocks all UVM lessons
3. `uvm/covergroup` + `uvm/cross-coverage` + `uvm/coverage-driven` â€” the largest functional gap
4. `sva/assume-property` â€” unlocks formal verification narrative
5. `sv/packed-structs` + `sv/arrays-static` â€” essential RTL data types
6. `tb/classes` + `tb/rand-basics` â€” bridge SVâ†’UVM gap; also prerequisite for `uvm/factory-override`
7. `uvm/factory-override` â€” completes the factory story begun in seq-item
8. `sv/generate` + `sv/mealy-fsm` â€” fills RTL gaps
9. `tb/fork-join` + `tb/mailbox` + `tb/events` â€” TB concurrency model
10. Remainder (optional/stretch) as bandwidth allows
