// Seed: 2572950932
`timescale 1 ps / 1ps
`define pp_7 0
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    output id_3,
    output id_4,
    output logic id_5,
    input id_6
);
  logic id_7;
  assign id_3 = 1 ? 1 : 1;
  logic id_8;
  type_14(
      1'b0, 1, id_0[1]
  );
  logic id_9;
endmodule
`define pp_8 0
`define pp_9 0
`define pp_10 0
`timescale 1 ps / 1ps
`define pp_11 0
`timescale 1 ps / 1ps
module module_1 (
    output logic id_0,
    output id_1,
    input id_2,
    output logic id_3
);
  type_10(
      1, 1'b0
  );
  assign id_1 = 1'h0;
  logic id_7;
  assign id_1 = id_7;
endmodule
