#! /Users/sknodl/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-31-g7e238e7ca)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/Users/sknodl/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/sknodl/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/sknodl/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/sknodl/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/sknodl/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x13590c690 .scope module, "lcd_ctrl_tb" "lcd_ctrl_tb" 2 3;
 .timescale -9 -9;
v0x13592af40_0 .var "clk", 0 0;
v0x13592afd0_0 .var "datain", 7 0;
v0x13592b060_0 .net "dataout", 3 0, v0x13592a430_0;  1 drivers
v0x13592b0f0_0 .net "enable", 0 0, v0x13592a4e0_0;  1 drivers
v0x13592b180_0 .var "rs", 0 0;
v0x13592b250_0 .net "rs_out", 0 0, v0x13592a9c0_0;  1 drivers
v0x13592b300_0 .var "rst", 0 0;
v0x13592b3b0_0 .var "rw", 0 0;
v0x13592b460_0 .net "rw_out", 0 0, v0x13592ac80_0;  1 drivers
v0x13592b570_0 .var "start", 0 0;
S_0x135904d80 .scope module, "uut" "lcd_ctrl" 2 12, 3 1 0, S_0x13590c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rs";
    .port_info 3 /INPUT 1 "rw";
    .port_info 4 /INPUT 8 "datain";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "rs_out";
    .port_info 7 /OUTPUT 1 "rw_out";
    .port_info 8 /OUTPUT 1 "enable";
    .port_info 9 /OUTPUT 4 "dataout";
P_0x135904ef0 .param/l "IDLE" 1 3 14, C4<00>;
P_0x135904f30 .param/l "S1" 1 3 15, C4<01>;
P_0x135904f70 .param/l "S2" 1 3 16, C4<10>;
P_0x135904fb0 .param/l "S3" 1 3 17, C4<11>;
v0x135904ff0_0 .net "clk", 0 0, v0x13592af40_0;  1 drivers
v0x135929ff0_0 .var "current_data", 7 0;
v0x13592a0a0_0 .var "current_enable", 0 0;
v0x13592a150_0 .var "current_rs", 0 0;
v0x13592a1f0_0 .var "current_rw", 0 0;
v0x13592a2d0_0 .var "current_state", 1 0;
v0x13592a380_0 .net "datain", 7 0, v0x13592afd0_0;  1 drivers
v0x13592a430_0 .var "dataout", 3 0;
v0x13592a4e0_0 .var "enable", 0 0;
v0x13592a5f0_0 .var "next_data", 7 0;
v0x13592a690_0 .var "next_enable", 0 0;
v0x13592a730_0 .var "next_rs", 0 0;
v0x13592a7d0_0 .var "next_rw", 0 0;
v0x13592a870_0 .var "next_state", 1 0;
v0x13592a920_0 .net "rs", 0 0, v0x13592b180_0;  1 drivers
v0x13592a9c0_0 .var "rs_out", 0 0;
v0x13592aa60_0 .net "rst", 0 0, v0x13592b300_0;  1 drivers
v0x13592abf0_0 .net "rw", 0 0, v0x13592b3b0_0;  1 drivers
v0x13592ac80_0 .var "rw_out", 0 0;
v0x13592ad10_0 .net "start", 0 0, v0x13592b570_0;  1 drivers
v0x13592ada0_0 .var "state", 1 0;
E_0x13590d2c0/0 .event anyedge, v0x13592a2d0_0, v0x13592a150_0, v0x13592a1f0_0, v0x13592a0a0_0;
E_0x13590d2c0/1 .event anyedge, v0x135929ff0_0;
E_0x13590d2c0 .event/or E_0x13590d2c0/0, E_0x13590d2c0/1;
E_0x13590cb80/0 .event anyedge, v0x13592a2d0_0, v0x13592ad10_0, v0x13592a920_0, v0x13592a150_0;
E_0x13590cb80/1 .event anyedge, v0x13592abf0_0, v0x13592a1f0_0, v0x13592a380_0, v0x135929ff0_0;
E_0x13590cb80 .event/or E_0x13590cb80/0, E_0x13590cb80/1;
E_0x135905680 .event posedge, v0x13592aa60_0, v0x135904ff0_0;
    .scope S_0x135904d80;
T_0 ;
    %wait E_0x135905680;
    %load/vec4 v0x13592aa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13592a2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13592a9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13592ac80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13592a4e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13592a430_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13592a870_0;
    %assign/vec4 v0x13592a2d0_0, 0;
T_0.1 ;
    %load/vec4 v0x13592a730_0;
    %assign/vec4 v0x13592a150_0, 0;
    %load/vec4 v0x13592a7d0_0;
    %assign/vec4 v0x13592a1f0_0, 0;
    %load/vec4 v0x13592a5f0_0;
    %assign/vec4 v0x135929ff0_0, 0;
    %load/vec4 v0x13592a690_0;
    %assign/vec4 v0x13592a0a0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x135904d80;
T_1 ;
    %wait E_0x13590cb80;
    %load/vec4 v0x13592a2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13592a870_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x13592ad10_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %store/vec4 v0x13592a870_0, 0, 2;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x13592a870_0, 0, 2;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x13592a870_0, 0, 2;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13592a870_0, 0, 2;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %load/vec4 v0x13592a2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %load/vec4 v0x13592a150_0;
    %store/vec4 v0x13592a730_0, 0, 1;
    %jmp T_1.10;
T_1.8 ;
    %load/vec4 v0x13592ad10_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.11, 8;
    %load/vec4 v0x13592a920_0;
    %jmp/1 T_1.12, 8;
T_1.11 ; End of true expr.
    %load/vec4 v0x13592a150_0;
    %jmp/0 T_1.12, 8;
 ; End of false expr.
    %blend;
T_1.12;
    %store/vec4 v0x13592a730_0, 0, 1;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %load/vec4 v0x13592a2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %load/vec4 v0x13592a1f0_0;
    %store/vec4 v0x13592a7d0_0, 0, 1;
    %jmp T_1.15;
T_1.13 ;
    %load/vec4 v0x13592ad10_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.16, 8;
    %load/vec4 v0x13592abf0_0;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %load/vec4 v0x13592a1f0_0;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %store/vec4 v0x13592a7d0_0, 0, 1;
    %jmp T_1.15;
T_1.15 ;
    %pop/vec4 1;
    %load/vec4 v0x13592a2d0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13592a690_0, 0, 1;
    %jmp T_1.20;
T_1.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13592a690_0, 0, 1;
    %jmp T_1.20;
T_1.20 ;
    %pop/vec4 1;
    %load/vec4 v0x13592a2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %load/vec4 v0x135929ff0_0;
    %store/vec4 v0x13592a5f0_0, 0, 8;
    %jmp T_1.23;
T_1.21 ;
    %load/vec4 v0x13592ad10_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.24, 8;
    %load/vec4 v0x13592a380_0;
    %jmp/1 T_1.25, 8;
T_1.24 ; End of true expr.
    %load/vec4 v0x135929ff0_0;
    %jmp/0 T_1.25, 8;
 ; End of false expr.
    %blend;
T_1.25;
    %store/vec4 v0x13592a5f0_0, 0, 8;
    %jmp T_1.23;
T_1.23 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x135904d80;
T_2 ;
    %wait E_0x13590d2c0;
    %load/vec4 v0x13592a2d0_0;
    %store/vec4 v0x13592ada0_0, 0, 2;
    %load/vec4 v0x13592a150_0;
    %store/vec4 v0x13592a9c0_0, 0, 1;
    %load/vec4 v0x13592a1f0_0;
    %store/vec4 v0x13592ac80_0, 0, 1;
    %load/vec4 v0x13592a0a0_0;
    %store/vec4 v0x13592a4e0_0, 0, 1;
    %load/vec4 v0x135929ff0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x13592a430_0, 0, 4;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13590c690;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13592af40_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x13590c690;
T_4 ;
    %delay 50, 0;
    %load/vec4 v0x13592af40_0;
    %inv;
    %store/vec4 v0x13592af40_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13590c690;
T_5 ;
    %vpi_call 2 31 "$dumpfile", "lcd_ctrl_tb.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13590c690 {0 0 0};
    %vpi_call 2 34 "$display", "Time\011Reset\011RS\011RW\011Start\011Datain\011RS_out\011RW_out\011Enable\011Dataout" {0 0 0};
    %vpi_call 2 35 "$monitor", "%g\011%b\011%b\011%b\011%b\011%b\011%b\011%b\011%b\011%b", $time, v0x13592b300_0, v0x13592b180_0, v0x13592b3b0_0, v0x13592b570_0, v0x13592afd0_0, v0x13592b250_0, v0x13592b460_0, v0x13592b0f0_0, v0x13592b060_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13592b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13592b180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13592b3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13592b570_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13592afd0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 2048, 0, 12;
    %split/vec4 8;
    %store/vec4 v0x13592afd0_0, 0, 8;
    %split/vec4 1;
    %store/vec4 v0x13592b570_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x13592b3b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x13592b180_0, 0, 1;
    %store/vec4 v0x13592b300_0, 0, 1;
    %delay 190, 0;
    %pushi/vec4 0, 0, 12;
    %split/vec4 8;
    %store/vec4 v0x13592afd0_0, 0, 8;
    %split/vec4 1;
    %store/vec4 v0x13592b570_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x13592b3b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x13592b180_0, 0, 1;
    %store/vec4 v0x13592b300_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1952, 0, 12;
    %split/vec4 8;
    %store/vec4 v0x13592afd0_0, 0, 8;
    %split/vec4 1;
    %store/vec4 v0x13592b570_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x13592b3b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x13592b180_0, 0, 1;
    %store/vec4 v0x13592b300_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1791, 1791, 12;
    %split/vec4 8;
    %store/vec4 v0x13592afd0_0, 0, 8;
    %split/vec4 1;
    %store/vec4 v0x13592b570_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x13592b3b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x13592b180_0, 0, 1;
    %store/vec4 v0x13592b300_0, 0, 1;
    %delay 800, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lcd_ctrl_tb.v";
    "lcd_ctrl.v";
