// Seed: 3777969276
module module_0 (
    output tri1 id_0,
    input wor id_1,
    input supply0 id_2,
    output tri1 id_3,
    input wand id_4,
    input tri0 id_5
);
  wire id_7;
endmodule
module module_1 #(
    parameter id_7 = 32'd95
) (
    output supply1 id_0,
    input tri id_1,
    output tri0 id_2,
    input tri id_3,
    input uwire id_4,
    input tri1 id_5,
    input tri0 id_6,
    input wor _id_7,
    input wire id_8,
    output wand id_9,
    output tri0 id_10,
    input wand id_11,
    input tri0 id_12,
    input uwire id_13
);
  logic [-1 : id_7] id_15;
  wire id_16;
  wire id_17;
  parameter id_18 = -1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_13,
      id_0,
      id_1,
      id_4
  );
  assign modCall_1.id_2 = 0;
  wire id_19 = id_7;
  logic [1 'b0 : -1] id_20;
endmodule
