{"schemaVersion":{"patch":0,"minor":3,"major":0},"topicSections":[{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName\/...(_:)-68rzj","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName\/...(_:)-9cjpm","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName\/...(_:_:)","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName\/.._(_:)","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName\/.._(_:_:)","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName\/_(_:_:)-6ccuj","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName\/_=(_:_:)-2sdr2","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName\/_=(_:_:)-41n5y"],"generated":true,"title":"Operators"}],"metadata":{"modules":[{"name":"VHDLParsing"}],"role":"collectionGroup","title":"Comparable Implementations","roleHeading":"API Collection"},"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName\/Comparable-Implementations","interfaceLanguage":"swift"},"kind":"article","hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName"]]},"sections":[],"variants":[{"paths":["\/documentation\/vhdlparsing\/variablename\/comparable-implementations"],"traits":[{"interfaceLanguage":"swift"}]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/VariableName/_=(_:_:)-2sdr2":{"url":"\/documentation\/vhdlparsing\/variablename\/_=(_:_:)-2sdr2","title":"<=(_:_:)","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"<=","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":", "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName\/_=(_:_:)-2sdr2","role":"symbol","type":"topic","abstract":[],"kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/VariableName/...(_:_:)":{"kind":"symbol","abstract":[],"role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName\/...(_:_:)","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"..."},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":", "},{"kind":"typeIdentifier","text":"Self"},{"text":") -> ","kind":"text"},{"text":"ClosedRange","kind":"typeIdentifier","preciseIdentifier":"s:SN"},{"text":"<","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":">","kind":"text"}],"type":"topic","title":"...(_:_:)","url":"\/documentation\/vhdlparsing\/variablename\/'...(_:_:)"},"doc://VHDLParsing/documentation/VHDLParsing/VariableName":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/variablename","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","abstract":[{"text":"Valid VHDL variable names.","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"VariableName","kind":"identifier"}],"type":"topic","title":"VariableName","navigatorTitle":[{"text":"VariableName","kind":"identifier"}]},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VariableName/...(_:)-68rzj":{"url":"\/documentation\/vhdlparsing\/variablename\/'...(_:)-68rzj","title":"...(_:)","role":"symbol","type":"topic","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"..."},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"preciseIdentifier":"s:s19PartialRangeThroughV","kind":"typeIdentifier","text":"PartialRangeThrough"},{"text":"<","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":">","kind":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName\/...(_:)-68rzj","abstract":[],"kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/VariableName/_(_:_:)-6ccuj":{"role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":">"},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":", "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"url":"\/documentation\/vhdlparsing\/variablename\/_(_:_:)-6ccuj","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName\/_(_:_:)-6ccuj","title":">(_:_:)","kind":"symbol","type":"topic","abstract":[]},"doc://VHDLParsing/documentation/VHDLParsing/VariableName/...(_:)-9cjpm":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName\/...(_:)-9cjpm","url":"\/documentation\/vhdlparsing\/variablename\/'...(_:)-9cjpm","title":"...(_:)","abstract":[],"role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"..."},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"preciseIdentifier":"s:s16PartialRangeFromV","kind":"typeIdentifier","text":"PartialRangeFrom"},{"kind":"text","text":"<"},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":">"}],"kind":"symbol","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VariableName/_=(_:_:)-41n5y":{"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":">="},{"kind":"text","text":" "},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Bool","preciseIdentifier":"s:Sb","kind":"typeIdentifier"}],"type":"topic","kind":"symbol","url":"\/documentation\/vhdlparsing\/variablename\/_=(_:_:)-41n5y","title":">=(_:_:)","abstract":[],"role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName\/_=(_:_:)-41n5y"},"doc://VHDLParsing/documentation/VHDLParsing/VariableName/.._(_:)":{"abstract":[],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"..<"},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","preciseIdentifier":"s:s16PartialRangeUpToV","text":"PartialRangeUpTo"},{"kind":"text","text":"<"},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":">"}],"title":"..<(_:)","kind":"symbol","type":"topic","url":"\/documentation\/vhdlparsing\/variablename\/'.._(_:)","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName\/.._(_:)"},"doc://VHDLParsing/documentation/VHDLParsing/VariableName/.._(_:_:)":{"role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"..<"},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":", "},{"kind":"typeIdentifier","text":"Self"},{"text":") -> ","kind":"text"},{"text":"Range","kind":"typeIdentifier","preciseIdentifier":"s:Sn"},{"text":"<","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":">","kind":"text"}],"type":"topic","kind":"symbol","title":"..<(_:_:)","url":"\/documentation\/vhdlparsing\/variablename\/'.._(_:_:)","abstract":[],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName\/.._(_:_:)"}}}