
trabajo_sed.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005348  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  080054e8  080054e8  000064e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005694  08005694  000070a4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005694  08005694  00006694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800569c  0800569c  000070a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800569c  0800569c  0000669c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080056a0  080056a0  000066a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a4  20000000  080056a4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000290  200000a4  08005748  000070a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000334  08005748  00007334  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000070a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e9dd  00000000  00000000  000070d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002459  00000000  00000000  00015ab1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ed0  00000000  00000000  00017f10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b94  00000000  00000000  00018de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018ee8  00000000  00000000  00019974  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000120e4  00000000  00000000  0003285c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c7f5  00000000  00000000  00044940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e1135  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000490c  00000000  00000000  000e1178  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000e5a84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000a4 	.word	0x200000a4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080054d0 	.word	0x080054d0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000a8 	.word	0x200000a8
 80001dc:	080054d0 	.word	0x080054d0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <Zumbador_Tono>:
    {GPIO_PIN_4, GPIO_PIN_5}, // Digito 3: PC4, PC5
    {GPIO_PIN_6, GPIO_PIN_7}  // Digito 4: PC6, PC7
};

// --- FUNCIÓN ZUMBADOR (UNIVERSAL) ---
void Zumbador_Tono(int duracion_ms, int tipo) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	6039      	str	r1, [r7, #0]
    // TIPO 1: VICTORIA (Agudo) | TIPO 0: ERROR/DERROTA (Grave/Roto)
    if (tipo == 1) {
 80005b6:	683b      	ldr	r3, [r7, #0]
 80005b8:	2b01      	cmp	r3, #1
 80005ba:	d10e      	bne.n	80005da <Zumbador_Tono+0x2e>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80005bc:	2201      	movs	r2, #1
 80005be:	2120      	movs	r1, #32
 80005c0:	4817      	ldr	r0, [pc, #92]	@ (8000620 <Zumbador_Tono+0x74>)
 80005c2:	f002 f81b 	bl	80025fc <HAL_GPIO_WritePin>
        HAL_Delay(duracion_ms);
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	4618      	mov	r0, r3
 80005ca:	f001 f987 	bl	80018dc <HAL_Delay>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80005ce:	2200      	movs	r2, #0
 80005d0:	2120      	movs	r1, #32
 80005d2:	4813      	ldr	r0, [pc, #76]	@ (8000620 <Zumbador_Tono+0x74>)
 80005d4:	f002 f812 	bl	80025fc <HAL_GPIO_WritePin>
            HAL_Delay(duracion_ms / 3);
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
            HAL_Delay(50);
        }
    }
}
 80005d8:	e01e      	b.n	8000618 <Zumbador_Tono+0x6c>
        for(int i=0; i<3; i++) {
 80005da:	2300      	movs	r3, #0
 80005dc:	60fb      	str	r3, [r7, #12]
 80005de:	e018      	b.n	8000612 <Zumbador_Tono+0x66>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80005e0:	2201      	movs	r2, #1
 80005e2:	2120      	movs	r1, #32
 80005e4:	480e      	ldr	r0, [pc, #56]	@ (8000620 <Zumbador_Tono+0x74>)
 80005e6:	f002 f809 	bl	80025fc <HAL_GPIO_WritePin>
            HAL_Delay(duracion_ms / 3);
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	4a0d      	ldr	r2, [pc, #52]	@ (8000624 <Zumbador_Tono+0x78>)
 80005ee:	fb82 1203 	smull	r1, r2, r2, r3
 80005f2:	17db      	asrs	r3, r3, #31
 80005f4:	1ad3      	subs	r3, r2, r3
 80005f6:	4618      	mov	r0, r3
 80005f8:	f001 f970 	bl	80018dc <HAL_Delay>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80005fc:	2200      	movs	r2, #0
 80005fe:	2120      	movs	r1, #32
 8000600:	4807      	ldr	r0, [pc, #28]	@ (8000620 <Zumbador_Tono+0x74>)
 8000602:	f001 fffb 	bl	80025fc <HAL_GPIO_WritePin>
            HAL_Delay(50);
 8000606:	2032      	movs	r0, #50	@ 0x32
 8000608:	f001 f968 	bl	80018dc <HAL_Delay>
        for(int i=0; i<3; i++) {
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	3301      	adds	r3, #1
 8000610:	60fb      	str	r3, [r7, #12]
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	2b02      	cmp	r3, #2
 8000616:	dde3      	ble.n	80005e0 <Zumbador_Tono+0x34>
}
 8000618:	bf00      	nop
 800061a:	3710      	adds	r7, #16
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}
 8000620:	40020400 	.word	0x40020400
 8000624:	55555556 	.word	0x55555556

08000628 <Leer_Potenciometros>:

// --- FUNCIÓN POTENCIÓMETROS (MODO DISCONTINUO) ---
void Leer_Potenciometros(int* valores_0_9) {
 8000628:	b580      	push	{r7, lr}
 800062a:	b084      	sub	sp, #16
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
    for(int i=0; i<4; i++) {
 8000630:	2300      	movs	r3, #0
 8000632:	60fb      	str	r3, [r7, #12]
 8000634:	e027      	b.n	8000686 <Leer_Potenciometros+0x5e>
        HAL_ADC_Start(&hadc1); // Dispara una lectura
 8000636:	4818      	ldr	r0, [pc, #96]	@ (8000698 <Leer_Potenciometros+0x70>)
 8000638:	f001 f9b8 	bl	80019ac <HAL_ADC_Start>
        if (HAL_ADC_PollForConversion(&hadc1, 50) == HAL_OK) {
 800063c:	2132      	movs	r1, #50	@ 0x32
 800063e:	4816      	ldr	r0, [pc, #88]	@ (8000698 <Leer_Potenciometros+0x70>)
 8000640:	f001 fa68 	bl	8001b14 <HAL_ADC_PollForConversion>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d114      	bne.n	8000674 <Leer_Potenciometros+0x4c>
            uint32_t val = HAL_ADC_GetValue(&hadc1);
 800064a:	4813      	ldr	r0, [pc, #76]	@ (8000698 <Leer_Potenciometros+0x70>)
 800064c:	f001 faed 	bl	8001c2a <HAL_ADC_GetValue>
 8000650:	60b8      	str	r0, [r7, #8]
            valores_0_9[i] = (val * 10) / 4100; // Escala 0-9
 8000652:	68ba      	ldr	r2, [r7, #8]
 8000654:	4613      	mov	r3, r2
 8000656:	009b      	lsls	r3, r3, #2
 8000658:	4413      	add	r3, r2
 800065a:	005b      	lsls	r3, r3, #1
 800065c:	461a      	mov	r2, r3
 800065e:	4b0f      	ldr	r3, [pc, #60]	@ (800069c <Leer_Potenciometros+0x74>)
 8000660:	fba3 2302 	umull	r2, r3, r3, r2
 8000664:	0b19      	lsrs	r1, r3, #12
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	009b      	lsls	r3, r3, #2
 800066a:	687a      	ldr	r2, [r7, #4]
 800066c:	4413      	add	r3, r2
 800066e:	460a      	mov	r2, r1
 8000670:	601a      	str	r2, [r3, #0]
 8000672:	e005      	b.n	8000680 <Leer_Potenciometros+0x58>
        } else {
            valores_0_9[i] = 0; // Error
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	009b      	lsls	r3, r3, #2
 8000678:	687a      	ldr	r2, [r7, #4]
 800067a:	4413      	add	r3, r2
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
    for(int i=0; i<4; i++) {
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	3301      	adds	r3, #1
 8000684:	60fb      	str	r3, [r7, #12]
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	2b03      	cmp	r3, #3
 800068a:	ddd4      	ble.n	8000636 <Leer_Potenciometros+0xe>
        }
    }
}
 800068c:	bf00      	nop
 800068e:	bf00      	nop
 8000690:	3710      	adds	r7, #16
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	200000fc 	.word	0x200000fc
 800069c:	ffc00ffd 	.word	0xffc00ffd

080006a0 <Actualizar_LED_Digito>:

// --- FUNCIÓN LEDS (CON AMARILLO) ---
void Actualizar_LED_Digito(int index, ColorLED color) {
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
 80006a8:	460b      	mov	r3, r1
 80006aa:	70fb      	strb	r3, [r7, #3]
    // 1. Apagar todo
    HAL_GPIO_WritePin(PUERTOS_LED[index][0], PINES_LED[index][0], GPIO_PIN_RESET);
 80006ac:	4a2e      	ldr	r2, [pc, #184]	@ (8000768 <Actualizar_LED_Digito+0xc8>)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80006b4:	4a2d      	ldr	r2, [pc, #180]	@ (800076c <Actualizar_LED_Digito+0xcc>)
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80006bc:	2200      	movs	r2, #0
 80006be:	4619      	mov	r1, r3
 80006c0:	f001 ff9c 	bl	80025fc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PUERTOS_LED[index][1], PINES_LED[index][1], GPIO_PIN_RESET);
 80006c4:	4a28      	ldr	r2, [pc, #160]	@ (8000768 <Actualizar_LED_Digito+0xc8>)
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	00db      	lsls	r3, r3, #3
 80006ca:	4413      	add	r3, r2
 80006cc:	6858      	ldr	r0, [r3, #4]
 80006ce:	4a27      	ldr	r2, [pc, #156]	@ (800076c <Actualizar_LED_Digito+0xcc>)
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	009b      	lsls	r3, r3, #2
 80006d4:	4413      	add	r3, r2
 80006d6:	885b      	ldrh	r3, [r3, #2]
 80006d8:	2200      	movs	r2, #0
 80006da:	4619      	mov	r1, r3
 80006dc:	f001 ff8e 	bl	80025fc <HAL_GPIO_WritePin>

    // 2. Encender según color
    if (color == VERDE) {
 80006e0:	78fb      	ldrb	r3, [r7, #3]
 80006e2:	2b02      	cmp	r3, #2
 80006e4:	d10c      	bne.n	8000700 <Actualizar_LED_Digito+0x60>
        HAL_GPIO_WritePin(PUERTOS_LED[index][0], PINES_LED[index][0], GPIO_PIN_SET);
 80006e6:	4a20      	ldr	r2, [pc, #128]	@ (8000768 <Actualizar_LED_Digito+0xc8>)
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80006ee:	4a1f      	ldr	r2, [pc, #124]	@ (800076c <Actualizar_LED_Digito+0xcc>)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80006f6:	2201      	movs	r2, #1
 80006f8:	4619      	mov	r1, r3
 80006fa:	f001 ff7f 	bl	80025fc <HAL_GPIO_WritePin>
    else if (color == AMARILLO) {
        // Mezcla: Rojo + Verde
        HAL_GPIO_WritePin(PUERTOS_LED[index][0], PINES_LED[index][0], GPIO_PIN_SET);
        HAL_GPIO_WritePin(PUERTOS_LED[index][1], PINES_LED[index][1], GPIO_PIN_SET);
    }
}
 80006fe:	e02e      	b.n	800075e <Actualizar_LED_Digito+0xbe>
    else if (color == ROJO) {
 8000700:	78fb      	ldrb	r3, [r7, #3]
 8000702:	2b01      	cmp	r3, #1
 8000704:	d10e      	bne.n	8000724 <Actualizar_LED_Digito+0x84>
        HAL_GPIO_WritePin(PUERTOS_LED[index][1], PINES_LED[index][1], GPIO_PIN_SET);
 8000706:	4a18      	ldr	r2, [pc, #96]	@ (8000768 <Actualizar_LED_Digito+0xc8>)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	00db      	lsls	r3, r3, #3
 800070c:	4413      	add	r3, r2
 800070e:	6858      	ldr	r0, [r3, #4]
 8000710:	4a16      	ldr	r2, [pc, #88]	@ (800076c <Actualizar_LED_Digito+0xcc>)
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	009b      	lsls	r3, r3, #2
 8000716:	4413      	add	r3, r2
 8000718:	885b      	ldrh	r3, [r3, #2]
 800071a:	2201      	movs	r2, #1
 800071c:	4619      	mov	r1, r3
 800071e:	f001 ff6d 	bl	80025fc <HAL_GPIO_WritePin>
}
 8000722:	e01c      	b.n	800075e <Actualizar_LED_Digito+0xbe>
    else if (color == AMARILLO) {
 8000724:	78fb      	ldrb	r3, [r7, #3]
 8000726:	2b03      	cmp	r3, #3
 8000728:	d119      	bne.n	800075e <Actualizar_LED_Digito+0xbe>
        HAL_GPIO_WritePin(PUERTOS_LED[index][0], PINES_LED[index][0], GPIO_PIN_SET);
 800072a:	4a0f      	ldr	r2, [pc, #60]	@ (8000768 <Actualizar_LED_Digito+0xc8>)
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000732:	4a0e      	ldr	r2, [pc, #56]	@ (800076c <Actualizar_LED_Digito+0xcc>)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 800073a:	2201      	movs	r2, #1
 800073c:	4619      	mov	r1, r3
 800073e:	f001 ff5d 	bl	80025fc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PUERTOS_LED[index][1], PINES_LED[index][1], GPIO_PIN_SET);
 8000742:	4a09      	ldr	r2, [pc, #36]	@ (8000768 <Actualizar_LED_Digito+0xc8>)
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	00db      	lsls	r3, r3, #3
 8000748:	4413      	add	r3, r2
 800074a:	6858      	ldr	r0, [r3, #4]
 800074c:	4a07      	ldr	r2, [pc, #28]	@ (800076c <Actualizar_LED_Digito+0xcc>)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	009b      	lsls	r3, r3, #2
 8000752:	4413      	add	r3, r2
 8000754:	885b      	ldrh	r3, [r3, #2]
 8000756:	2201      	movs	r2, #1
 8000758:	4619      	mov	r1, r3
 800075a:	f001 ff4f 	bl	80025fc <HAL_GPIO_WritePin>
}
 800075e:	bf00      	nop
 8000760:	3708      	adds	r7, #8
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	20000000 	.word	0x20000000
 800076c:	20000020 	.word	0x20000020

08000770 <Apagar_Todos_LEDs>:

void Apagar_Todos_LEDs() {
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
    for(int i=0; i<4; i++) {
 8000776:	2300      	movs	r3, #0
 8000778:	607b      	str	r3, [r7, #4]
 800077a:	e006      	b.n	800078a <Apagar_Todos_LEDs+0x1a>
        Actualizar_LED_Digito(i, 99); // Color invalido apaga todo
 800077c:	2163      	movs	r1, #99	@ 0x63
 800077e:	6878      	ldr	r0, [r7, #4]
 8000780:	f7ff ff8e 	bl	80006a0 <Actualizar_LED_Digito>
    for(int i=0; i<4; i++) {
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	3301      	adds	r3, #1
 8000788:	607b      	str	r3, [r7, #4]
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	2b03      	cmp	r3, #3
 800078e:	ddf5      	ble.n	800077c <Apagar_Todos_LEDs+0xc>
    }
}
 8000790:	bf00      	nop
 8000792:	bf00      	nop
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}

0800079a <Hardware_Init>:

void Hardware_Init(ADC_HandleTypeDef* adc, I2C_HandleTypeDef* i2c) {
 800079a:	b580      	push	{r7, lr}
 800079c:	b082      	sub	sp, #8
 800079e:	af00      	add	r7, sp, #0
 80007a0:	6078      	str	r0, [r7, #4]
 80007a2:	6039      	str	r1, [r7, #0]
    lcd_init();
 80007a4:	f000 f866 	bl	8000874 <lcd_init>
    Apagar_Todos_LEDs();
 80007a8:	f7ff ffe2 	bl	8000770 <Apagar_Todos_LEDs>
}
 80007ac:	bf00      	nop
 80007ae:	3708      	adds	r7, #8
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}

080007b4 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // Debe coincidir con tu i2c en main

#define SLAVE_ADDRESS_LCD 0x4E // Prueba 0x27 si no funciona

void lcd_send_cmd (char cmd)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b086      	sub	sp, #24
 80007b8:	af02      	add	r7, sp, #8
 80007ba:	4603      	mov	r3, r0
 80007bc:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
  uint8_t data_t[4];
  data_u = (cmd&0xf0);
 80007be:	79fb      	ldrb	r3, [r7, #7]
 80007c0:	f023 030f 	bic.w	r3, r3, #15
 80007c4:	73fb      	strb	r3, [r7, #15]
  data_l = ((cmd<<4)&0xf0);
 80007c6:	79fb      	ldrb	r3, [r7, #7]
 80007c8:	011b      	lsls	r3, r3, #4
 80007ca:	73bb      	strb	r3, [r7, #14]
  data_t[0] = data_u|0x0C;  //en=1, rs=0
 80007cc:	7bfb      	ldrb	r3, [r7, #15]
 80007ce:	f043 030c 	orr.w	r3, r3, #12
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	723b      	strb	r3, [r7, #8]
  data_t[1] = data_u|0x08;  //en=0, rs=0
 80007d6:	7bfb      	ldrb	r3, [r7, #15]
 80007d8:	f043 0308 	orr.w	r3, r3, #8
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	727b      	strb	r3, [r7, #9]
  data_t[2] = data_l|0x0C;  //en=1, rs=0
 80007e0:	7bbb      	ldrb	r3, [r7, #14]
 80007e2:	f043 030c 	orr.w	r3, r3, #12
 80007e6:	b2db      	uxtb	r3, r3
 80007e8:	72bb      	strb	r3, [r7, #10]
  data_t[3] = data_l|0x08;  //en=0, rs=0
 80007ea:	7bbb      	ldrb	r3, [r7, #14]
 80007ec:	f043 0308 	orr.w	r3, r3, #8
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	72fb      	strb	r3, [r7, #11]
  HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80007f4:	f107 0208 	add.w	r2, r7, #8
 80007f8:	2364      	movs	r3, #100	@ 0x64
 80007fa:	9300      	str	r3, [sp, #0]
 80007fc:	2304      	movs	r3, #4
 80007fe:	214e      	movs	r1, #78	@ 0x4e
 8000800:	4803      	ldr	r0, [pc, #12]	@ (8000810 <lcd_send_cmd+0x5c>)
 8000802:	f002 f871 	bl	80028e8 <HAL_I2C_Master_Transmit>
}
 8000806:	bf00      	nop
 8000808:	3710      	adds	r7, #16
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	20000144 	.word	0x20000144

08000814 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b086      	sub	sp, #24
 8000818:	af02      	add	r7, sp, #8
 800081a:	4603      	mov	r3, r0
 800081c:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
  uint8_t data_t[4];
  data_u = (data&0xf0);
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	f023 030f 	bic.w	r3, r3, #15
 8000824:	73fb      	strb	r3, [r7, #15]
  data_l = ((data<<4)&0xf0);
 8000826:	79fb      	ldrb	r3, [r7, #7]
 8000828:	011b      	lsls	r3, r3, #4
 800082a:	73bb      	strb	r3, [r7, #14]
  data_t[0] = data_u|0x0D;  //en=1, rs=1
 800082c:	7bfb      	ldrb	r3, [r7, #15]
 800082e:	f043 030d 	orr.w	r3, r3, #13
 8000832:	b2db      	uxtb	r3, r3
 8000834:	723b      	strb	r3, [r7, #8]
  data_t[1] = data_u|0x09;  //en=0, rs=1
 8000836:	7bfb      	ldrb	r3, [r7, #15]
 8000838:	f043 0309 	orr.w	r3, r3, #9
 800083c:	b2db      	uxtb	r3, r3
 800083e:	727b      	strb	r3, [r7, #9]
  data_t[2] = data_l|0x0D;  //en=1, rs=1
 8000840:	7bbb      	ldrb	r3, [r7, #14]
 8000842:	f043 030d 	orr.w	r3, r3, #13
 8000846:	b2db      	uxtb	r3, r3
 8000848:	72bb      	strb	r3, [r7, #10]
  data_t[3] = data_l|0x09;  //en=0, rs=1
 800084a:	7bbb      	ldrb	r3, [r7, #14]
 800084c:	f043 0309 	orr.w	r3, r3, #9
 8000850:	b2db      	uxtb	r3, r3
 8000852:	72fb      	strb	r3, [r7, #11]
  HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000854:	f107 0208 	add.w	r2, r7, #8
 8000858:	2364      	movs	r3, #100	@ 0x64
 800085a:	9300      	str	r3, [sp, #0]
 800085c:	2304      	movs	r3, #4
 800085e:	214e      	movs	r1, #78	@ 0x4e
 8000860:	4803      	ldr	r0, [pc, #12]	@ (8000870 <lcd_send_data+0x5c>)
 8000862:	f002 f841 	bl	80028e8 <HAL_I2C_Master_Transmit>
}
 8000866:	bf00      	nop
 8000868:	3710      	adds	r7, #16
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	20000144 	.word	0x20000144

08000874 <lcd_init>:

void lcd_init (void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  lcd_send_cmd (0x33);
 8000878:	2033      	movs	r0, #51	@ 0x33
 800087a:	f7ff ff9b 	bl	80007b4 <lcd_send_cmd>
  lcd_send_cmd (0x32);
 800087e:	2032      	movs	r0, #50	@ 0x32
 8000880:	f7ff ff98 	bl	80007b4 <lcd_send_cmd>
  HAL_Delay(50);
 8000884:	2032      	movs	r0, #50	@ 0x32
 8000886:	f001 f829 	bl	80018dc <HAL_Delay>
  lcd_send_cmd (0x28);
 800088a:	2028      	movs	r0, #40	@ 0x28
 800088c:	f7ff ff92 	bl	80007b4 <lcd_send_cmd>
  HAL_Delay(50);
 8000890:	2032      	movs	r0, #50	@ 0x32
 8000892:	f001 f823 	bl	80018dc <HAL_Delay>
  lcd_send_cmd (0x01);
 8000896:	2001      	movs	r0, #1
 8000898:	f7ff ff8c 	bl	80007b4 <lcd_send_cmd>
  HAL_Delay(50);
 800089c:	2032      	movs	r0, #50	@ 0x32
 800089e:	f001 f81d 	bl	80018dc <HAL_Delay>
  lcd_send_cmd (0x06);
 80008a2:	2006      	movs	r0, #6
 80008a4:	f7ff ff86 	bl	80007b4 <lcd_send_cmd>
  HAL_Delay(50);
 80008a8:	2032      	movs	r0, #50	@ 0x32
 80008aa:	f001 f817 	bl	80018dc <HAL_Delay>
  lcd_send_cmd (0x0C);
 80008ae:	200c      	movs	r0, #12
 80008b0:	f7ff ff80 	bl	80007b4 <lcd_send_cmd>
  HAL_Delay(50);
 80008b4:	2032      	movs	r0, #50	@ 0x32
 80008b6:	f001 f811 	bl	80018dc <HAL_Delay>
}
 80008ba:	bf00      	nop
 80008bc:	bd80      	pop	{r7, pc}

080008be <lcd_send_string>:

void lcd_send_string (char *str)
{
 80008be:	b580      	push	{r7, lr}
 80008c0:	b082      	sub	sp, #8
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	6078      	str	r0, [r7, #4]
    while (*str) lcd_send_data (*str++);
 80008c6:	e006      	b.n	80008d6 <lcd_send_string+0x18>
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	1c5a      	adds	r2, r3, #1
 80008cc:	607a      	str	r2, [r7, #4]
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	4618      	mov	r0, r3
 80008d2:	f7ff ff9f 	bl	8000814 <lcd_send_data>
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d1f4      	bne.n	80008c8 <lcd_send_string+0xa>
}
 80008de:	bf00      	nop
 80008e0:	bf00      	nop
 80008e2:	3708      	adds	r7, #8
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}

080008e8 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	6039      	str	r1, [r7, #0]
    switch (row)
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d003      	beq.n	8000900 <lcd_put_cur+0x18>
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	2b01      	cmp	r3, #1
 80008fc:	d005      	beq.n	800090a <lcd_put_cur+0x22>
 80008fe:	e009      	b.n	8000914 <lcd_put_cur+0x2c>
    {
        case 0: col |= 0x80; break;
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000906:	603b      	str	r3, [r7, #0]
 8000908:	e004      	b.n	8000914 <lcd_put_cur+0x2c>
        case 1: col |= 0xC0; break;
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8000910:	603b      	str	r3, [r7, #0]
 8000912:	bf00      	nop
    }
    lcd_send_cmd (col);
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	b2db      	uxtb	r3, r3
 8000918:	4618      	mov	r0, r3
 800091a:	f7ff ff4b 	bl	80007b4 <lcd_send_cmd>
}
 800091e:	bf00      	nop
 8000920:	3708      	adds	r7, #8
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}

08000926 <lcd_clear>:

void lcd_clear (void)
{
 8000926:	b580      	push	{r7, lr}
 8000928:	af00      	add	r7, sp, #0
    lcd_send_cmd (0x01);
 800092a:	2001      	movs	r0, #1
 800092c:	f7ff ff42 	bl	80007b4 <lcd_send_cmd>
    HAL_Delay(2);
 8000930:	2002      	movs	r0, #2
 8000932:	f000 ffd3 	bl	80018dc <HAL_Delay>
}
 8000936:	bf00      	nop
 8000938:	bd80      	pop	{r7, pc}
	...

0800093c <Cambiar_Estado>:
volatile uint32_t t_btn_ini = 0;
volatile bool flag_validar = false;
volatile bool flag_inicio = false;

// Función para cambiar de estado de forma segura y marcar el tiempo
void Cambiar_Estado(EstadoJuego nuevo_estado) {
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	4603      	mov	r3, r0
 8000944:	71fb      	strb	r3, [r7, #7]
    estado_actual = nuevo_estado;
 8000946:	4a07      	ldr	r2, [pc, #28]	@ (8000964 <Cambiar_Estado+0x28>)
 8000948:	79fb      	ldrb	r3, [r7, #7]
 800094a:	7013      	strb	r3, [r2, #0]
    es_inicio_estado = true; // Marcamos que acabamos de llegar
 800094c:	4b06      	ldr	r3, [pc, #24]	@ (8000968 <Cambiar_Estado+0x2c>)
 800094e:	2201      	movs	r2, #1
 8000950:	701a      	strb	r2, [r3, #0]
    t_inicio_estado = HAL_GetTick(); // Guardamos la hora de llegada
 8000952:	f000 ffb7 	bl	80018c4 <HAL_GetTick>
 8000956:	4603      	mov	r3, r0
 8000958:	4a04      	ldr	r2, [pc, #16]	@ (800096c <Cambiar_Estado+0x30>)
 800095a:	6013      	str	r3, [r2, #0]
}
 800095c:	bf00      	nop
 800095e:	3708      	adds	r7, #8
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	200000c0 	.word	0x200000c0
 8000968:	20000038 	.word	0x20000038
 800096c:	200000e8 	.word	0x200000e8

08000970 <Logica_Timer_Callback>:

// --- TIMER HARDWARE (Cuenta atrás 120s) ---
void Logica_Timer_Callback() {
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
    if (estado_actual == ESTADO_JUGANDO) {
 8000974:	4b09      	ldr	r3, [pc, #36]	@ (800099c <Logica_Timer_Callback+0x2c>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	2b02      	cmp	r3, #2
 800097a:	d10c      	bne.n	8000996 <Logica_Timer_Callback+0x26>
        if (tiempo_restante > 0) {
 800097c:	4b08      	ldr	r3, [pc, #32]	@ (80009a0 <Logica_Timer_Callback+0x30>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	2b00      	cmp	r3, #0
 8000982:	dd05      	ble.n	8000990 <Logica_Timer_Callback+0x20>
            tiempo_restante--;
 8000984:	4b06      	ldr	r3, [pc, #24]	@ (80009a0 <Logica_Timer_Callback+0x30>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	3b01      	subs	r3, #1
 800098a:	4a05      	ldr	r2, [pc, #20]	@ (80009a0 <Logica_Timer_Callback+0x30>)
 800098c:	6013      	str	r3, [r2, #0]
        } else {
            // Cambio directo si se acaba el tiempo
            Cambiar_Estado(ESTADO_DERROTA);
        }
    }
}
 800098e:	e002      	b.n	8000996 <Logica_Timer_Callback+0x26>
            Cambiar_Estado(ESTADO_DERROTA);
 8000990:	2005      	movs	r0, #5
 8000992:	f7ff ffd3 	bl	800093c <Cambiar_Estado>
}
 8000996:	bf00      	nop
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	200000c0 	.word	0x200000c0
 80009a0:	20000034 	.word	0x20000034

080009a4 <Logica_Inicializar>:

void Logica_Inicializar() {
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
    Apagar_Todos_LEDs();
 80009a8:	f7ff fee2 	bl	8000770 <Apagar_Todos_LEDs>
    lcd_clear();
 80009ac:	f7ff ffbb 	bl	8000926 <lcd_clear>
    lcd_put_cur(0,0);
 80009b0:	2100      	movs	r1, #0
 80009b2:	2000      	movs	r0, #0
 80009b4:	f7ff ff98 	bl	80008e8 <lcd_put_cur>
    lcd_send_string("PROYECTO CERROJO");
 80009b8:	480b      	ldr	r0, [pc, #44]	@ (80009e8 <Logica_Inicializar+0x44>)
 80009ba:	f7ff ff80 	bl	80008be <lcd_send_string>
    // Aquí sí podemos dejar un delay pequeño al arrancar,
    // pero si es estricto, mejor quítalo. Dejamos 1s.
    HAL_Delay(1000);
 80009be:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80009c2:	f000 ff8b 	bl	80018dc <HAL_Delay>

    tiempo_restante = 120;
 80009c6:	4b09      	ldr	r3, [pc, #36]	@ (80009ec <Logica_Inicializar+0x48>)
 80009c8:	2278      	movs	r2, #120	@ 0x78
 80009ca:	601a      	str	r2, [r3, #0]
    lcd_clear();
 80009cc:	f7ff ffab 	bl	8000926 <lcd_clear>
    lcd_put_cur(0,0);
 80009d0:	2100      	movs	r1, #0
 80009d2:	2000      	movs	r0, #0
 80009d4:	f7ff ff88 	bl	80008e8 <lcd_put_cur>
    lcd_send_string("PULSA INICIO");
 80009d8:	4805      	ldr	r0, [pc, #20]	@ (80009f0 <Logica_Inicializar+0x4c>)
 80009da:	f7ff ff70 	bl	80008be <lcd_send_string>

    Cambiar_Estado(ESTADO_ESPERA);
 80009de:	2000      	movs	r0, #0
 80009e0:	f7ff ffac 	bl	800093c <Cambiar_Estado>
}
 80009e4:	bf00      	nop
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	080054e8 	.word	0x080054e8
 80009ec:	20000034 	.word	0x20000034
 80009f0:	080054fc 	.word	0x080054fc

080009f4 <Logica_Ejecutar_Ciclo>:

void Logica_Ejecutar_Ciclo() {
 80009f4:	b590      	push	{r4, r7, lr}
 80009f6:	b093      	sub	sp, #76	@ 0x4c
 80009f8:	af02      	add	r7, sp, #8
    char buffer[20];
    int lecturas_raw[4];
    uint32_t t_actual = HAL_GetTick(); // Hora actual del sistema
 80009fa:	f000 ff63 	bl	80018c4 <HAL_GetTick>
 80009fe:	62b8      	str	r0, [r7, #40]	@ 0x28

    switch (estado_actual) {
 8000a00:	4ba8      	ldr	r3, [pc, #672]	@ (8000ca4 <Logica_Ejecutar_Ciclo+0x2b0>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	2b05      	cmp	r3, #5
 8000a06:	f200 81ff 	bhi.w	8000e08 <Logica_Ejecutar_Ciclo+0x414>
 8000a0a:	a201      	add	r2, pc, #4	@ (adr r2, 8000a10 <Logica_Ejecutar_Ciclo+0x1c>)
 8000a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a10:	08000a29 	.word	0x08000a29
 8000a14:	08000a51 	.word	0x08000a51
 8000a18:	08000add 	.word	0x08000add
 8000a1c:	08000bd3 	.word	0x08000bd3
 8000a20:	08000d11 	.word	0x08000d11
 8000a24:	08000d79 	.word	0x08000d79

        // --- 1. ESPERA ---
        case ESTADO_ESPERA:
            if (es_inicio_estado) {
 8000a28:	4b9f      	ldr	r3, [pc, #636]	@ (8000ca8 <Logica_Ejecutar_Ciclo+0x2b4>)
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d002      	beq.n	8000a36 <Logica_Ejecutar_Ciclo+0x42>
                // Cosas que se hacen solo al entrar en ESPERA
                es_inicio_estado = false;
 8000a30:	4b9d      	ldr	r3, [pc, #628]	@ (8000ca8 <Logica_Ejecutar_Ciclo+0x2b4>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	701a      	strb	r2, [r3, #0]
            }

            if (flag_inicio) {
 8000a36:	4b9d      	ldr	r3, [pc, #628]	@ (8000cac <Logica_Ejecutar_Ciclo+0x2b8>)
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	b2db      	uxtb	r3, r3
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	f000 81d8 	beq.w	8000df2 <Logica_Ejecutar_Ciclo+0x3fe>
                flag_inicio = false;
 8000a42:	4b9a      	ldr	r3, [pc, #616]	@ (8000cac <Logica_Ejecutar_Ciclo+0x2b8>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	701a      	strb	r2, [r3, #0]
                Cambiar_Estado(ESTADO_GENERAR);
 8000a48:	2001      	movs	r0, #1
 8000a4a:	f7ff ff77 	bl	800093c <Cambiar_Estado>
            }
            break;
 8000a4e:	e1d0      	b.n	8000df2 <Logica_Ejecutar_Ciclo+0x3fe>

        // --- 2. GENERAR ---
        case ESTADO_GENERAR:
            if (es_inicio_estado) {
 8000a50:	4b95      	ldr	r3, [pc, #596]	@ (8000ca8 <Logica_Ejecutar_Ciclo+0x2b4>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d033      	beq.n	8000ac0 <Logica_Ejecutar_Ciclo+0xcc>
                srand(HAL_GetTick());
 8000a58:	f000 ff34 	bl	80018c4 <HAL_GetTick>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f003 fb54 	bl	800410c <srand>
                for(int i=0; i<4; i++) {
 8000a64:	2300      	movs	r3, #0
 8000a66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000a68:	e019      	b.n	8000a9e <Logica_Ejecutar_Ciclo+0xaa>
                    clave_secreta[i] = rand() % 10;
 8000a6a:	f003 fb7d 	bl	8004168 <rand>
 8000a6e:	4601      	mov	r1, r0
 8000a70:	4b8f      	ldr	r3, [pc, #572]	@ (8000cb0 <Logica_Ejecutar_Ciclo+0x2bc>)
 8000a72:	fb83 2301 	smull	r2, r3, r3, r1
 8000a76:	109a      	asrs	r2, r3, #2
 8000a78:	17cb      	asrs	r3, r1, #31
 8000a7a:	1ad2      	subs	r2, r2, r3
 8000a7c:	4613      	mov	r3, r2
 8000a7e:	009b      	lsls	r3, r3, #2
 8000a80:	4413      	add	r3, r2
 8000a82:	005b      	lsls	r3, r3, #1
 8000a84:	1aca      	subs	r2, r1, r3
 8000a86:	498b      	ldr	r1, [pc, #556]	@ (8000cb4 <Logica_Ejecutar_Ciclo+0x2c0>)
 8000a88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    digito_bloqueado[i] = false;
 8000a8e:	4a8a      	ldr	r2, [pc, #552]	@ (8000cb8 <Logica_Ejecutar_Ciclo+0x2c4>)
 8000a90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a92:	4413      	add	r3, r2
 8000a94:	2200      	movs	r2, #0
 8000a96:	701a      	strb	r2, [r3, #0]
                for(int i=0; i<4; i++) {
 8000a98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a9a:	3301      	adds	r3, #1
 8000a9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000a9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000aa0:	2b03      	cmp	r3, #3
 8000aa2:	dde2      	ble.n	8000a6a <Logica_Ejecutar_Ciclo+0x76>
                }
                intentos_restantes = 6;
 8000aa4:	4b85      	ldr	r3, [pc, #532]	@ (8000cbc <Logica_Ejecutar_Ciclo+0x2c8>)
 8000aa6:	2206      	movs	r2, #6
 8000aa8:	601a      	str	r2, [r3, #0]
                tiempo_restante = 120;
 8000aaa:	4b85      	ldr	r3, [pc, #532]	@ (8000cc0 <Logica_Ejecutar_Ciclo+0x2cc>)
 8000aac:	2278      	movs	r2, #120	@ 0x78
 8000aae:	601a      	str	r2, [r3, #0]

                lcd_clear();
 8000ab0:	f7ff ff39 	bl	8000926 <lcd_clear>
                lcd_send_string("NUEVA PARTIDA");
 8000ab4:	4883      	ldr	r0, [pc, #524]	@ (8000cc4 <Logica_Ejecutar_Ciclo+0x2d0>)
 8000ab6:	f7ff ff02 	bl	80008be <lcd_send_string>
                es_inicio_estado = false;
 8000aba:	4b7b      	ldr	r3, [pc, #492]	@ (8000ca8 <Logica_Ejecutar_Ciclo+0x2b4>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	701a      	strb	r2, [r3, #0]
            }

            // SUSTITUTO DEL HAL_DELAY(1000):
            // Si han pasado 1000ms desde que entramos, cambiamos.
            if (t_actual - t_inicio_estado >= 1000) {
 8000ac0:	4b81      	ldr	r3, [pc, #516]	@ (8000cc8 <Logica_Ejecutar_Ciclo+0x2d4>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000ac6:	1ad3      	subs	r3, r2, r3
 8000ac8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000acc:	f0c0 8193 	bcc.w	8000df6 <Logica_Ejecutar_Ciclo+0x402>
                lcd_clear();
 8000ad0:	f7ff ff29 	bl	8000926 <lcd_clear>
                Cambiar_Estado(ESTADO_JUGANDO);
 8000ad4:	2002      	movs	r0, #2
 8000ad6:	f7ff ff31 	bl	800093c <Cambiar_Estado>
            }
            break;
 8000ada:	e18c      	b.n	8000df6 <Logica_Ejecutar_Ciclo+0x402>

        // --- 3. JUGANDO ---
        case ESTADO_JUGANDO:
            // Aquí no había delays, así que se queda casi igual
            if (es_inicio_estado) es_inicio_estado = false;
 8000adc:	4b72      	ldr	r3, [pc, #456]	@ (8000ca8 <Logica_Ejecutar_Ciclo+0x2b4>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d002      	beq.n	8000aea <Logica_Ejecutar_Ciclo+0xf6>
 8000ae4:	4b70      	ldr	r3, [pc, #448]	@ (8000ca8 <Logica_Ejecutar_Ciclo+0x2b4>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	701a      	strb	r2, [r3, #0]

            // Leer Hardware
            Leer_Potenciometros(lecturas_raw);
 8000aea:	463b      	mov	r3, r7
 8000aec:	4618      	mov	r0, r3
 8000aee:	f7ff fd9b 	bl	8000628 <Leer_Potenciometros>
            for(int i=0; i<4; i++) {
 8000af2:	2300      	movs	r3, #0
 8000af4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000af6:	e015      	b.n	8000b24 <Logica_Ejecutar_Ciclo+0x130>
                if(!digito_bloqueado[i]) intento_actual[i] = lecturas_raw[i];
 8000af8:	4a6f      	ldr	r2, [pc, #444]	@ (8000cb8 <Logica_Ejecutar_Ciclo+0x2c4>)
 8000afa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000afc:	4413      	add	r3, r2
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	f083 0301 	eor.w	r3, r3, #1
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d009      	beq.n	8000b1e <Logica_Ejecutar_Ciclo+0x12a>
 8000b0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b0c:	009b      	lsls	r3, r3, #2
 8000b0e:	3340      	adds	r3, #64	@ 0x40
 8000b10:	443b      	add	r3, r7
 8000b12:	f853 2c40 	ldr.w	r2, [r3, #-64]
 8000b16:	496d      	ldr	r1, [pc, #436]	@ (8000ccc <Logica_Ejecutar_Ciclo+0x2d8>)
 8000b18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            for(int i=0; i<4; i++) {
 8000b1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b20:	3301      	adds	r3, #1
 8000b22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b26:	2b03      	cmp	r3, #3
 8000b28:	dde6      	ble.n	8000af8 <Logica_Ejecutar_Ciclo+0x104>
            }

            // Refrescar LCD
            if (t_actual - ultimo_refresco_lcd > 200) {
 8000b2a:	4b69      	ldr	r3, [pc, #420]	@ (8000cd0 <Logica_Ejecutar_Ciclo+0x2dc>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000b30:	1ad3      	subs	r3, r2, r3
 8000b32:	2bc8      	cmp	r3, #200	@ 0xc8
 8000b34:	d92e      	bls.n	8000b94 <Logica_Ejecutar_Ciclo+0x1a0>
                sprintf(buffer, "T:%03d Vid:%d", tiempo_restante, intentos_restantes);
 8000b36:	4b62      	ldr	r3, [pc, #392]	@ (8000cc0 <Logica_Ejecutar_Ciclo+0x2cc>)
 8000b38:	681a      	ldr	r2, [r3, #0]
 8000b3a:	4b60      	ldr	r3, [pc, #384]	@ (8000cbc <Logica_Ejecutar_Ciclo+0x2c8>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	f107 0010 	add.w	r0, r7, #16
 8000b42:	4964      	ldr	r1, [pc, #400]	@ (8000cd4 <Logica_Ejecutar_Ciclo+0x2e0>)
 8000b44:	f003 fc10 	bl	8004368 <siprintf>
                lcd_put_cur(0, 0); lcd_send_string(buffer);
 8000b48:	2100      	movs	r1, #0
 8000b4a:	2000      	movs	r0, #0
 8000b4c:	f7ff fecc 	bl	80008e8 <lcd_put_cur>
 8000b50:	f107 0310 	add.w	r3, r7, #16
 8000b54:	4618      	mov	r0, r3
 8000b56:	f7ff feb2 	bl	80008be <lcd_send_string>

                sprintf(buffer, " %d  %d  %d  %d ",
 8000b5a:	4b5c      	ldr	r3, [pc, #368]	@ (8000ccc <Logica_Ejecutar_Ciclo+0x2d8>)
 8000b5c:	6819      	ldr	r1, [r3, #0]
 8000b5e:	4b5b      	ldr	r3, [pc, #364]	@ (8000ccc <Logica_Ejecutar_Ciclo+0x2d8>)
 8000b60:	685c      	ldr	r4, [r3, #4]
 8000b62:	4b5a      	ldr	r3, [pc, #360]	@ (8000ccc <Logica_Ejecutar_Ciclo+0x2d8>)
 8000b64:	689b      	ldr	r3, [r3, #8]
 8000b66:	4a59      	ldr	r2, [pc, #356]	@ (8000ccc <Logica_Ejecutar_Ciclo+0x2d8>)
 8000b68:	68d2      	ldr	r2, [r2, #12]
 8000b6a:	f107 0010 	add.w	r0, r7, #16
 8000b6e:	9201      	str	r2, [sp, #4]
 8000b70:	9300      	str	r3, [sp, #0]
 8000b72:	4623      	mov	r3, r4
 8000b74:	460a      	mov	r2, r1
 8000b76:	4958      	ldr	r1, [pc, #352]	@ (8000cd8 <Logica_Ejecutar_Ciclo+0x2e4>)
 8000b78:	f003 fbf6 	bl	8004368 <siprintf>
                        intento_actual[0], intento_actual[1],
                        intento_actual[2], intento_actual[3]);
                lcd_put_cur(1, 0); lcd_send_string(buffer);
 8000b7c:	2100      	movs	r1, #0
 8000b7e:	2001      	movs	r0, #1
 8000b80:	f7ff feb2 	bl	80008e8 <lcd_put_cur>
 8000b84:	f107 0310 	add.w	r3, r7, #16
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f7ff fe98 	bl	80008be <lcd_send_string>

                ultimo_refresco_lcd = t_actual;
 8000b8e:	4a50      	ldr	r2, [pc, #320]	@ (8000cd0 <Logica_Ejecutar_Ciclo+0x2dc>)
 8000b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b92:	6013      	str	r3, [r2, #0]
            }

            // Verificar tiempo agotado (por si el Timer se adelantó)
            if (tiempo_restante <= 0) Cambiar_Estado(ESTADO_DERROTA);
 8000b94:	4b4a      	ldr	r3, [pc, #296]	@ (8000cc0 <Logica_Ejecutar_Ciclo+0x2cc>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	dc02      	bgt.n	8000ba2 <Logica_Ejecutar_Ciclo+0x1ae>
 8000b9c:	2005      	movs	r0, #5
 8000b9e:	f7ff fecd 	bl	800093c <Cambiar_Estado>

            // Botones
            if (flag_validar) { flag_validar = false; Cambiar_Estado(ESTADO_VERIFICAR); }
 8000ba2:	4b4e      	ldr	r3, [pc, #312]	@ (8000cdc <Logica_Ejecutar_Ciclo+0x2e8>)
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	b2db      	uxtb	r3, r3
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d005      	beq.n	8000bb8 <Logica_Ejecutar_Ciclo+0x1c4>
 8000bac:	4b4b      	ldr	r3, [pc, #300]	@ (8000cdc <Logica_Ejecutar_Ciclo+0x2e8>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	701a      	strb	r2, [r3, #0]
 8000bb2:	2003      	movs	r0, #3
 8000bb4:	f7ff fec2 	bl	800093c <Cambiar_Estado>
            if (flag_inicio) { flag_inicio = false; Cambiar_Estado(ESTADO_GENERAR); }
 8000bb8:	4b3c      	ldr	r3, [pc, #240]	@ (8000cac <Logica_Ejecutar_Ciclo+0x2b8>)
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	b2db      	uxtb	r3, r3
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	f000 811b 	beq.w	8000dfa <Logica_Ejecutar_Ciclo+0x406>
 8000bc4:	4b39      	ldr	r3, [pc, #228]	@ (8000cac <Logica_Ejecutar_Ciclo+0x2b8>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	701a      	strb	r2, [r3, #0]
 8000bca:	2001      	movs	r0, #1
 8000bcc:	f7ff feb6 	bl	800093c <Cambiar_Estado>
            break;
 8000bd0:	e113      	b.n	8000dfa <Logica_Ejecutar_Ciclo+0x406>

        // --- 4. VERIFICAR ---
        case ESTADO_VERIFICAR:
            if (es_inicio_estado) {
 8000bd2:	4b35      	ldr	r3, [pc, #212]	@ (8000ca8 <Logica_Ejecutar_Ciclo+0x2b4>)
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d03b      	beq.n	8000c52 <Logica_Ejecutar_Ciclo+0x25e>
                lcd_clear();
 8000bda:	f7ff fea4 	bl	8000926 <lcd_clear>
                lcd_send_string("VERIFICANDO...");
 8000bde:	4840      	ldr	r0, [pc, #256]	@ (8000ce0 <Logica_Ejecutar_Ciclo+0x2ec>)
 8000be0:	f7ff fe6d 	bl	80008be <lcd_send_string>

                intentos_restantes--;
 8000be4:	4b35      	ldr	r3, [pc, #212]	@ (8000cbc <Logica_Ejecutar_Ciclo+0x2c8>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	3b01      	subs	r3, #1
 8000bea:	4a34      	ldr	r2, [pc, #208]	@ (8000cbc <Logica_Ejecutar_Ciclo+0x2c8>)
 8000bec:	6013      	str	r3, [r2, #0]

                // Lógica de colores
                for(int i=0; i<4; i++) {
 8000bee:	2300      	movs	r3, #0
 8000bf0:	637b      	str	r3, [r7, #52]	@ 0x34
 8000bf2:	e028      	b.n	8000c46 <Logica_Ejecutar_Ciclo+0x252>
                    int dif = abs(intento_actual[i] - clave_secreta[i]);
 8000bf4:	4a35      	ldr	r2, [pc, #212]	@ (8000ccc <Logica_Ejecutar_Ciclo+0x2d8>)
 8000bf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000bf8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000bfc:	492d      	ldr	r1, [pc, #180]	@ (8000cb4 <Logica_Ejecutar_Ciclo+0x2c0>)
 8000bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c00:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c04:	1ad3      	subs	r3, r2, r3
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	bfb8      	it	lt
 8000c0a:	425b      	neglt	r3, r3
 8000c0c:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (dif == 0) { Actualizar_LED_Digito(i, VERDE); digito_bloqueado[i] = true; }
 8000c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d109      	bne.n	8000c28 <Logica_Ejecutar_Ciclo+0x234>
 8000c14:	2102      	movs	r1, #2
 8000c16:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000c18:	f7ff fd42 	bl	80006a0 <Actualizar_LED_Digito>
 8000c1c:	4a26      	ldr	r2, [pc, #152]	@ (8000cb8 <Logica_Ejecutar_Ciclo+0x2c4>)
 8000c1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c20:	4413      	add	r3, r2
 8000c22:	2201      	movs	r2, #1
 8000c24:	701a      	strb	r2, [r3, #0]
 8000c26:	e00b      	b.n	8000c40 <Logica_Ejecutar_Ciclo+0x24c>
                    else if (dif == 1) { Actualizar_LED_Digito(i, AMARILLO); }
 8000c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c2a:	2b01      	cmp	r3, #1
 8000c2c:	d104      	bne.n	8000c38 <Logica_Ejecutar_Ciclo+0x244>
 8000c2e:	2103      	movs	r1, #3
 8000c30:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000c32:	f7ff fd35 	bl	80006a0 <Actualizar_LED_Digito>
 8000c36:	e003      	b.n	8000c40 <Logica_Ejecutar_Ciclo+0x24c>
                    else { Actualizar_LED_Digito(i, ROJO); }
 8000c38:	2101      	movs	r1, #1
 8000c3a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000c3c:	f7ff fd30 	bl	80006a0 <Actualizar_LED_Digito>
                for(int i=0; i<4; i++) {
 8000c40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c42:	3301      	adds	r3, #1
 8000c44:	637b      	str	r3, [r7, #52]	@ 0x34
 8000c46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c48:	2b03      	cmp	r3, #3
 8000c4a:	ddd3      	ble.n	8000bf4 <Logica_Ejecutar_Ciclo+0x200>
                }
                es_inicio_estado = false;
 8000c4c:	4b16      	ldr	r3, [pc, #88]	@ (8000ca8 <Logica_Ejecutar_Ciclo+0x2b4>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	701a      	strb	r2, [r3, #0]
            }

            // SUSTITUTO DE HAL_DELAY(1500) para ver los LEDs:
            if (t_actual - t_inicio_estado >= 1500) {
 8000c52:	4b1d      	ldr	r3, [pc, #116]	@ (8000cc8 <Logica_Ejecutar_Ciclo+0x2d4>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c58:	1ad3      	subs	r3, r2, r3
 8000c5a:	f240 52db 	movw	r2, #1499	@ 0x5db
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	f240 80cd 	bls.w	8000dfe <Logica_Ejecutar_Ciclo+0x40a>
                // Decidir destino
                int aciertos = 0;
 8000c64:	2300      	movs	r3, #0
 8000c66:	633b      	str	r3, [r7, #48]	@ 0x30
                for(int i=0; i<4; i++) if(intento_actual[i] == clave_secreta[i]) aciertos++;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c6c:	e00f      	b.n	8000c8e <Logica_Ejecutar_Ciclo+0x29a>
 8000c6e:	4a17      	ldr	r2, [pc, #92]	@ (8000ccc <Logica_Ejecutar_Ciclo+0x2d8>)
 8000c70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c72:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c76:	490f      	ldr	r1, [pc, #60]	@ (8000cb4 <Logica_Ejecutar_Ciclo+0x2c0>)
 8000c78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c7a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c7e:	429a      	cmp	r2, r3
 8000c80:	d102      	bne.n	8000c88 <Logica_Ejecutar_Ciclo+0x294>
 8000c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000c84:	3301      	adds	r3, #1
 8000c86:	633b      	str	r3, [r7, #48]	@ 0x30
 8000c88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c90:	2b03      	cmp	r3, #3
 8000c92:	ddec      	ble.n	8000c6e <Logica_Ejecutar_Ciclo+0x27a>

                if (aciertos == 4) {
 8000c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000c96:	2b04      	cmp	r3, #4
 8000c98:	d124      	bne.n	8000ce4 <Logica_Ejecutar_Ciclo+0x2f0>
                    Cambiar_Estado(ESTADO_VICTORIA);
 8000c9a:	2004      	movs	r0, #4
 8000c9c:	f7ff fe4e 	bl	800093c <Cambiar_Estado>
                    lcd_clear();
                    Zumbador_Tono(100, 0); // Pitido corto
                    Cambiar_Estado(ESTADO_JUGANDO);
                }
            }
            break;
 8000ca0:	e0ad      	b.n	8000dfe <Logica_Ejecutar_Ciclo+0x40a>
 8000ca2:	bf00      	nop
 8000ca4:	200000c0 	.word	0x200000c0
 8000ca8:	20000038 	.word	0x20000038
 8000cac:	200000f9 	.word	0x200000f9
 8000cb0:	66666667 	.word	0x66666667
 8000cb4:	200000c4 	.word	0x200000c4
 8000cb8:	200000e4 	.word	0x200000e4
 8000cbc:	20000030 	.word	0x20000030
 8000cc0:	20000034 	.word	0x20000034
 8000cc4:	0800550c 	.word	0x0800550c
 8000cc8:	200000e8 	.word	0x200000e8
 8000ccc:	200000d4 	.word	0x200000d4
 8000cd0:	200000ec 	.word	0x200000ec
 8000cd4:	0800551c 	.word	0x0800551c
 8000cd8:	0800552c 	.word	0x0800552c
 8000cdc:	200000f8 	.word	0x200000f8
 8000ce0:	08005540 	.word	0x08005540
                } else if (intentos_restantes <= 0 || tiempo_restante <= 0) {
 8000ce4:	4b4a      	ldr	r3, [pc, #296]	@ (8000e10 <Logica_Ejecutar_Ciclo+0x41c>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	dd03      	ble.n	8000cf4 <Logica_Ejecutar_Ciclo+0x300>
 8000cec:	4b49      	ldr	r3, [pc, #292]	@ (8000e14 <Logica_Ejecutar_Ciclo+0x420>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	dc03      	bgt.n	8000cfc <Logica_Ejecutar_Ciclo+0x308>
                    Cambiar_Estado(ESTADO_DERROTA);
 8000cf4:	2005      	movs	r0, #5
 8000cf6:	f7ff fe21 	bl	800093c <Cambiar_Estado>
            break;
 8000cfa:	e080      	b.n	8000dfe <Logica_Ejecutar_Ciclo+0x40a>
                    lcd_clear();
 8000cfc:	f7ff fe13 	bl	8000926 <lcd_clear>
                    Zumbador_Tono(100, 0); // Pitido corto
 8000d00:	2100      	movs	r1, #0
 8000d02:	2064      	movs	r0, #100	@ 0x64
 8000d04:	f7ff fc52 	bl	80005ac <Zumbador_Tono>
                    Cambiar_Estado(ESTADO_JUGANDO);
 8000d08:	2002      	movs	r0, #2
 8000d0a:	f7ff fe17 	bl	800093c <Cambiar_Estado>
            break;
 8000d0e:	e076      	b.n	8000dfe <Logica_Ejecutar_Ciclo+0x40a>

        // --- 5. VICTORIA ---
        case ESTADO_VICTORIA:
            if (es_inicio_estado) {
 8000d10:	4b41      	ldr	r3, [pc, #260]	@ (8000e18 <Logica_Ejecutar_Ciclo+0x424>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d025      	beq.n	8000d64 <Logica_Ejecutar_Ciclo+0x370>
                lcd_clear();
 8000d18:	f7ff fe05 	bl	8000926 <lcd_clear>
                lcd_send_string("GANASTE!!");
 8000d1c:	483f      	ldr	r0, [pc, #252]	@ (8000e1c <Logica_Ejecutar_Ciclo+0x428>)
 8000d1e:	f7ff fdce 	bl	80008be <lcd_send_string>
                lcd_put_cur(1,0);
 8000d22:	2100      	movs	r1, #0
 8000d24:	2001      	movs	r0, #1
 8000d26:	f7ff fddf 	bl	80008e8 <lcd_put_cur>
                sprintf(buffer, "Clave: %d%d%d%d", clave_secreta[0], clave_secreta[1], clave_secreta[2], clave_secreta[3]);
 8000d2a:	4b3d      	ldr	r3, [pc, #244]	@ (8000e20 <Logica_Ejecutar_Ciclo+0x42c>)
 8000d2c:	6819      	ldr	r1, [r3, #0]
 8000d2e:	4b3c      	ldr	r3, [pc, #240]	@ (8000e20 <Logica_Ejecutar_Ciclo+0x42c>)
 8000d30:	685c      	ldr	r4, [r3, #4]
 8000d32:	4b3b      	ldr	r3, [pc, #236]	@ (8000e20 <Logica_Ejecutar_Ciclo+0x42c>)
 8000d34:	689b      	ldr	r3, [r3, #8]
 8000d36:	4a3a      	ldr	r2, [pc, #232]	@ (8000e20 <Logica_Ejecutar_Ciclo+0x42c>)
 8000d38:	68d2      	ldr	r2, [r2, #12]
 8000d3a:	f107 0010 	add.w	r0, r7, #16
 8000d3e:	9201      	str	r2, [sp, #4]
 8000d40:	9300      	str	r3, [sp, #0]
 8000d42:	4623      	mov	r3, r4
 8000d44:	460a      	mov	r2, r1
 8000d46:	4937      	ldr	r1, [pc, #220]	@ (8000e24 <Logica_Ejecutar_Ciclo+0x430>)
 8000d48:	f003 fb0e 	bl	8004368 <siprintf>
                lcd_send_string(buffer);
 8000d4c:	f107 0310 	add.w	r3, r7, #16
 8000d50:	4618      	mov	r0, r3
 8000d52:	f7ff fdb4 	bl	80008be <lcd_send_string>
                Zumbador_Tono(100, 1);
 8000d56:	2101      	movs	r1, #1
 8000d58:	2064      	movs	r0, #100	@ 0x64
 8000d5a:	f7ff fc27 	bl	80005ac <Zumbador_Tono>
                es_inicio_estado = false;
 8000d5e:	4b2e      	ldr	r3, [pc, #184]	@ (8000e18 <Logica_Ejecutar_Ciclo+0x424>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	701a      	strb	r2, [r3, #0]
            }

            // SUSTITUTO DE HAL_DELAY(4000): Esperamos 4s y reiniciamos
            if (t_actual - t_inicio_estado >= 4000) {
 8000d64:	4b30      	ldr	r3, [pc, #192]	@ (8000e28 <Logica_Ejecutar_Ciclo+0x434>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d6a:	1ad3      	subs	r3, r2, r3
 8000d6c:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8000d70:	d347      	bcc.n	8000e02 <Logica_Ejecutar_Ciclo+0x40e>
                Logica_Inicializar(); // Reinicia y va a ESPERA
 8000d72:	f7ff fe17 	bl	80009a4 <Logica_Inicializar>
            }
            break;
 8000d76:	e044      	b.n	8000e02 <Logica_Ejecutar_Ciclo+0x40e>

        // --- 6. DERROTA ---
        case ESTADO_DERROTA:
            if (es_inicio_estado) {
 8000d78:	4b27      	ldr	r3, [pc, #156]	@ (8000e18 <Logica_Ejecutar_Ciclo+0x424>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d02e      	beq.n	8000dde <Logica_Ejecutar_Ciclo+0x3ea>
                lcd_clear();
 8000d80:	f7ff fdd1 	bl	8000926 <lcd_clear>
                if (tiempo_restante <= 0) lcd_send_string("TIEMPO AGOTADO");
 8000d84:	4b23      	ldr	r3, [pc, #140]	@ (8000e14 <Logica_Ejecutar_Ciclo+0x420>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	dc03      	bgt.n	8000d94 <Logica_Ejecutar_Ciclo+0x3a0>
 8000d8c:	4827      	ldr	r0, [pc, #156]	@ (8000e2c <Logica_Ejecutar_Ciclo+0x438>)
 8000d8e:	f7ff fd96 	bl	80008be <lcd_send_string>
 8000d92:	e002      	b.n	8000d9a <Logica_Ejecutar_Ciclo+0x3a6>
                else lcd_send_string("FIN DE JUEGO");
 8000d94:	4826      	ldr	r0, [pc, #152]	@ (8000e30 <Logica_Ejecutar_Ciclo+0x43c>)
 8000d96:	f7ff fd92 	bl	80008be <lcd_send_string>

                lcd_put_cur(1,0);
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	2001      	movs	r0, #1
 8000d9e:	f7ff fda3 	bl	80008e8 <lcd_put_cur>
                sprintf(buffer, "Era: %d%d%d%d", clave_secreta[0], clave_secreta[1], clave_secreta[2], clave_secreta[3]);
 8000da2:	4b1f      	ldr	r3, [pc, #124]	@ (8000e20 <Logica_Ejecutar_Ciclo+0x42c>)
 8000da4:	6819      	ldr	r1, [r3, #0]
 8000da6:	4b1e      	ldr	r3, [pc, #120]	@ (8000e20 <Logica_Ejecutar_Ciclo+0x42c>)
 8000da8:	685c      	ldr	r4, [r3, #4]
 8000daa:	4b1d      	ldr	r3, [pc, #116]	@ (8000e20 <Logica_Ejecutar_Ciclo+0x42c>)
 8000dac:	689b      	ldr	r3, [r3, #8]
 8000dae:	4a1c      	ldr	r2, [pc, #112]	@ (8000e20 <Logica_Ejecutar_Ciclo+0x42c>)
 8000db0:	68d2      	ldr	r2, [r2, #12]
 8000db2:	f107 0010 	add.w	r0, r7, #16
 8000db6:	9201      	str	r2, [sp, #4]
 8000db8:	9300      	str	r3, [sp, #0]
 8000dba:	4623      	mov	r3, r4
 8000dbc:	460a      	mov	r2, r1
 8000dbe:	491d      	ldr	r1, [pc, #116]	@ (8000e34 <Logica_Ejecutar_Ciclo+0x440>)
 8000dc0:	f003 fad2 	bl	8004368 <siprintf>
                lcd_send_string(buffer);
 8000dc4:	f107 0310 	add.w	r3, r7, #16
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f7ff fd78 	bl	80008be <lcd_send_string>
                Zumbador_Tono(500, 0);
 8000dce:	2100      	movs	r1, #0
 8000dd0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000dd4:	f7ff fbea 	bl	80005ac <Zumbador_Tono>
                es_inicio_estado = false;
 8000dd8:	4b0f      	ldr	r3, [pc, #60]	@ (8000e18 <Logica_Ejecutar_Ciclo+0x424>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	701a      	strb	r2, [r3, #0]
            }

            // SUSTITUTO DE HAL_DELAY(4000)
            if (t_actual - t_inicio_estado >= 4000) {
 8000dde:	4b12      	ldr	r3, [pc, #72]	@ (8000e28 <Logica_Ejecutar_Ciclo+0x434>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8000dea:	d30c      	bcc.n	8000e06 <Logica_Ejecutar_Ciclo+0x412>
                Logica_Inicializar();
 8000dec:	f7ff fdda 	bl	80009a4 <Logica_Inicializar>
            }
            break;
 8000df0:	e009      	b.n	8000e06 <Logica_Ejecutar_Ciclo+0x412>
            break;
 8000df2:	bf00      	nop
 8000df4:	e008      	b.n	8000e08 <Logica_Ejecutar_Ciclo+0x414>
            break;
 8000df6:	bf00      	nop
 8000df8:	e006      	b.n	8000e08 <Logica_Ejecutar_Ciclo+0x414>
            break;
 8000dfa:	bf00      	nop
 8000dfc:	e004      	b.n	8000e08 <Logica_Ejecutar_Ciclo+0x414>
            break;
 8000dfe:	bf00      	nop
 8000e00:	e002      	b.n	8000e08 <Logica_Ejecutar_Ciclo+0x414>
            break;
 8000e02:	bf00      	nop
 8000e04:	e000      	b.n	8000e08 <Logica_Ejecutar_Ciclo+0x414>
            break;
 8000e06:	bf00      	nop
    }
}
 8000e08:	bf00      	nop
 8000e0a:	3744      	adds	r7, #68	@ 0x44
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd90      	pop	{r4, r7, pc}
 8000e10:	20000030 	.word	0x20000030
 8000e14:	20000034 	.word	0x20000034
 8000e18:	20000038 	.word	0x20000038
 8000e1c:	08005550 	.word	0x08005550
 8000e20:	200000c4 	.word	0x200000c4
 8000e24:	0800555c 	.word	0x0800555c
 8000e28:	200000e8 	.word	0x200000e8
 8000e2c:	0800556c 	.word	0x0800556c
 8000e30:	0800557c 	.word	0x0800557c
 8000e34:	0800558c 	.word	0x0800558c

08000e38 <Callback_Boton_Validar>:

// Callbacks Botones
void Callback_Boton_Validar() {
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
    if (HAL_GetTick() - t_btn_val > 500) { flag_validar = true; t_btn_val = HAL_GetTick(); }
 8000e3c:	f000 fd42 	bl	80018c4 <HAL_GetTick>
 8000e40:	4602      	mov	r2, r0
 8000e42:	4b08      	ldr	r3, [pc, #32]	@ (8000e64 <Callback_Boton_Validar+0x2c>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	1ad3      	subs	r3, r2, r3
 8000e48:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000e4c:	d907      	bls.n	8000e5e <Callback_Boton_Validar+0x26>
 8000e4e:	4b06      	ldr	r3, [pc, #24]	@ (8000e68 <Callback_Boton_Validar+0x30>)
 8000e50:	2201      	movs	r2, #1
 8000e52:	701a      	strb	r2, [r3, #0]
 8000e54:	f000 fd36 	bl	80018c4 <HAL_GetTick>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	4a02      	ldr	r2, [pc, #8]	@ (8000e64 <Callback_Boton_Validar+0x2c>)
 8000e5c:	6013      	str	r3, [r2, #0]
}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	200000f0 	.word	0x200000f0
 8000e68:	200000f8 	.word	0x200000f8

08000e6c <Callback_Boton_Inicio>:
void Callback_Boton_Inicio() {
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
    if (HAL_GetTick() - t_btn_ini > 500) { flag_inicio = true; t_btn_ini = HAL_GetTick(); }
 8000e70:	f000 fd28 	bl	80018c4 <HAL_GetTick>
 8000e74:	4602      	mov	r2, r0
 8000e76:	4b08      	ldr	r3, [pc, #32]	@ (8000e98 <Callback_Boton_Inicio+0x2c>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	1ad3      	subs	r3, r2, r3
 8000e7c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000e80:	d907      	bls.n	8000e92 <Callback_Boton_Inicio+0x26>
 8000e82:	4b06      	ldr	r3, [pc, #24]	@ (8000e9c <Callback_Boton_Inicio+0x30>)
 8000e84:	2201      	movs	r2, #1
 8000e86:	701a      	strb	r2, [r3, #0]
 8000e88:	f000 fd1c 	bl	80018c4 <HAL_GetTick>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	4a02      	ldr	r2, [pc, #8]	@ (8000e98 <Callback_Boton_Inicio+0x2c>)
 8000e90:	6013      	str	r3, [r2, #0]
}
 8000e92:	bf00      	nop
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	200000f4 	.word	0x200000f4
 8000e9c:	200000f9 	.word	0x200000f9

08000ea0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ea4:	f000 fca8 	bl	80017f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ea8:	f000 f81e 	bl	8000ee8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eac:	f000 f980 	bl	80011b0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000eb0:	f000 f902 	bl	80010b8 <MX_I2C1_Init>
  MX_ADC1_Init();
 8000eb4:	f000 f880 	bl	8000fb8 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000eb8:	f000 f92c 	bl	8001114 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  Hardware_Init(&hadc1, &hi2c1);
 8000ebc:	4907      	ldr	r1, [pc, #28]	@ (8000edc <main+0x3c>)
 8000ebe:	4808      	ldr	r0, [pc, #32]	@ (8000ee0 <main+0x40>)
 8000ec0:	f7ff fc6b 	bl	800079a <Hardware_Init>
  Logica_Inicializar();
 8000ec4:	f7ff fd6e 	bl	80009a4 <Logica_Inicializar>

  // ENCENDER LA INTERRUPCIÓN DEL TEMPORIZADOR
  HAL_TIM_Base_Start_IT(&htim2);
 8000ec8:	4806      	ldr	r0, [pc, #24]	@ (8000ee4 <main+0x44>)
 8000eca:	f002 fd3b 	bl	8003944 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Logica_Ejecutar_Ciclo();
 8000ece:	f7ff fd91 	bl	80009f4 <Logica_Ejecutar_Ciclo>
	  HAL_Delay(10); // Estabilidad del sistema
 8000ed2:	200a      	movs	r0, #10
 8000ed4:	f000 fd02 	bl	80018dc <HAL_Delay>
	  Logica_Ejecutar_Ciclo();
 8000ed8:	bf00      	nop
 8000eda:	e7f8      	b.n	8000ece <main+0x2e>
 8000edc:	20000144 	.word	0x20000144
 8000ee0:	200000fc 	.word	0x200000fc
 8000ee4:	20000198 	.word	0x20000198

08000ee8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b094      	sub	sp, #80	@ 0x50
 8000eec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eee:	f107 0320 	add.w	r3, r7, #32
 8000ef2:	2230      	movs	r2, #48	@ 0x30
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f003 fa9b 	bl	8004432 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000efc:	f107 030c 	add.w	r3, r7, #12
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
 8000f04:	605a      	str	r2, [r3, #4]
 8000f06:	609a      	str	r2, [r3, #8]
 8000f08:	60da      	str	r2, [r3, #12]
 8000f0a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	60bb      	str	r3, [r7, #8]
 8000f10:	4b27      	ldr	r3, [pc, #156]	@ (8000fb0 <SystemClock_Config+0xc8>)
 8000f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f14:	4a26      	ldr	r2, [pc, #152]	@ (8000fb0 <SystemClock_Config+0xc8>)
 8000f16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f1c:	4b24      	ldr	r3, [pc, #144]	@ (8000fb0 <SystemClock_Config+0xc8>)
 8000f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f24:	60bb      	str	r3, [r7, #8]
 8000f26:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f28:	2300      	movs	r3, #0
 8000f2a:	607b      	str	r3, [r7, #4]
 8000f2c:	4b21      	ldr	r3, [pc, #132]	@ (8000fb4 <SystemClock_Config+0xcc>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a20      	ldr	r2, [pc, #128]	@ (8000fb4 <SystemClock_Config+0xcc>)
 8000f32:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000f36:	6013      	str	r3, [r2, #0]
 8000f38:	4b1e      	ldr	r3, [pc, #120]	@ (8000fb4 <SystemClock_Config+0xcc>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f40:	607b      	str	r3, [r7, #4]
 8000f42:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f44:	2301      	movs	r3, #1
 8000f46:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f48:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f4c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f4e:	2302      	movs	r3, #2
 8000f50:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f52:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000f56:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000f58:	2304      	movs	r3, #4
 8000f5a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000f5c:	23c0      	movs	r3, #192	@ 0xc0
 8000f5e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000f60:	2304      	movs	r3, #4
 8000f62:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000f64:	2308      	movs	r3, #8
 8000f66:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f68:	f107 0320 	add.w	r3, r7, #32
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f002 f815 	bl	8002f9c <HAL_RCC_OscConfig>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f78:	f000 f9fa 	bl	8001370 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f7c:	230f      	movs	r3, #15
 8000f7e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f80:	2302      	movs	r3, #2
 8000f82:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f84:	2300      	movs	r3, #0
 8000f86:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f88:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000f8c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000f92:	f107 030c 	add.w	r3, r7, #12
 8000f96:	2103      	movs	r1, #3
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f002 fa77 	bl	800348c <HAL_RCC_ClockConfig>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000fa4:	f000 f9e4 	bl	8001370 <Error_Handler>
  }
}
 8000fa8:	bf00      	nop
 8000faa:	3750      	adds	r7, #80	@ 0x50
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	40023800 	.word	0x40023800
 8000fb4:	40007000 	.word	0x40007000

08000fb8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fbe:	463b      	mov	r3, r7
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	605a      	str	r2, [r3, #4]
 8000fc6:	609a      	str	r2, [r3, #8]
 8000fc8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000fca:	4b38      	ldr	r3, [pc, #224]	@ (80010ac <MX_ADC1_Init+0xf4>)
 8000fcc:	4a38      	ldr	r2, [pc, #224]	@ (80010b0 <MX_ADC1_Init+0xf8>)
 8000fce:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000fd0:	4b36      	ldr	r3, [pc, #216]	@ (80010ac <MX_ADC1_Init+0xf4>)
 8000fd2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000fd6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000fd8:	4b34      	ldr	r3, [pc, #208]	@ (80010ac <MX_ADC1_Init+0xf4>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000fde:	4b33      	ldr	r3, [pc, #204]	@ (80010ac <MX_ADC1_Init+0xf4>)
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000fe4:	4b31      	ldr	r3, [pc, #196]	@ (80010ac <MX_ADC1_Init+0xf4>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8000fea:	4b30      	ldr	r3, [pc, #192]	@ (80010ac <MX_ADC1_Init+0xf4>)
 8000fec:	2201      	movs	r2, #1
 8000fee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8000ff2:	4b2e      	ldr	r3, [pc, #184]	@ (80010ac <MX_ADC1_Init+0xf4>)
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ff8:	4b2c      	ldr	r3, [pc, #176]	@ (80010ac <MX_ADC1_Init+0xf4>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ffe:	4b2b      	ldr	r3, [pc, #172]	@ (80010ac <MX_ADC1_Init+0xf4>)
 8001000:	4a2c      	ldr	r2, [pc, #176]	@ (80010b4 <MX_ADC1_Init+0xfc>)
 8001002:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001004:	4b29      	ldr	r3, [pc, #164]	@ (80010ac <MX_ADC1_Init+0xf4>)
 8001006:	2200      	movs	r2, #0
 8001008:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 800100a:	4b28      	ldr	r3, [pc, #160]	@ (80010ac <MX_ADC1_Init+0xf4>)
 800100c:	2204      	movs	r2, #4
 800100e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001010:	4b26      	ldr	r3, [pc, #152]	@ (80010ac <MX_ADC1_Init+0xf4>)
 8001012:	2200      	movs	r2, #0
 8001014:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001018:	4b24      	ldr	r3, [pc, #144]	@ (80010ac <MX_ADC1_Init+0xf4>)
 800101a:	2201      	movs	r2, #1
 800101c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800101e:	4823      	ldr	r0, [pc, #140]	@ (80010ac <MX_ADC1_Init+0xf4>)
 8001020:	f000 fc80 	bl	8001924 <HAL_ADC_Init>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 800102a:	f000 f9a1 	bl	8001370 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800102e:	2300      	movs	r3, #0
 8001030:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001032:	2301      	movs	r3, #1
 8001034:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8001036:	2306      	movs	r3, #6
 8001038:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800103a:	463b      	mov	r3, r7
 800103c:	4619      	mov	r1, r3
 800103e:	481b      	ldr	r0, [pc, #108]	@ (80010ac <MX_ADC1_Init+0xf4>)
 8001040:	f000 fe00 	bl	8001c44 <HAL_ADC_ConfigChannel>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 800104a:	f000 f991 	bl	8001370 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800104e:	2301      	movs	r3, #1
 8001050:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001052:	2302      	movs	r3, #2
 8001054:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001056:	463b      	mov	r3, r7
 8001058:	4619      	mov	r1, r3
 800105a:	4814      	ldr	r0, [pc, #80]	@ (80010ac <MX_ADC1_Init+0xf4>)
 800105c:	f000 fdf2 	bl	8001c44 <HAL_ADC_ConfigChannel>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001066:	f000 f983 	bl	8001370 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800106a:	2304      	movs	r3, #4
 800106c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800106e:	2303      	movs	r3, #3
 8001070:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001072:	463b      	mov	r3, r7
 8001074:	4619      	mov	r1, r3
 8001076:	480d      	ldr	r0, [pc, #52]	@ (80010ac <MX_ADC1_Init+0xf4>)
 8001078:	f000 fde4 	bl	8001c44 <HAL_ADC_ConfigChannel>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 8001082:	f000 f975 	bl	8001370 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001086:	2308      	movs	r3, #8
 8001088:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800108a:	2304      	movs	r3, #4
 800108c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800108e:	463b      	mov	r3, r7
 8001090:	4619      	mov	r1, r3
 8001092:	4806      	ldr	r0, [pc, #24]	@ (80010ac <MX_ADC1_Init+0xf4>)
 8001094:	f000 fdd6 	bl	8001c44 <HAL_ADC_ConfigChannel>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 800109e:	f000 f967 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010a2:	bf00      	nop
 80010a4:	3710      	adds	r7, #16
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	200000fc 	.word	0x200000fc
 80010b0:	40012000 	.word	0x40012000
 80010b4:	0f000001 	.word	0x0f000001

080010b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010bc:	4b12      	ldr	r3, [pc, #72]	@ (8001108 <MX_I2C1_Init+0x50>)
 80010be:	4a13      	ldr	r2, [pc, #76]	@ (800110c <MX_I2C1_Init+0x54>)
 80010c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010c2:	4b11      	ldr	r3, [pc, #68]	@ (8001108 <MX_I2C1_Init+0x50>)
 80010c4:	4a12      	ldr	r2, [pc, #72]	@ (8001110 <MX_I2C1_Init+0x58>)
 80010c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001108 <MX_I2C1_Init+0x50>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001108 <MX_I2C1_Init+0x50>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001108 <MX_I2C1_Init+0x50>)
 80010d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001108 <MX_I2C1_Init+0x50>)
 80010de:	2200      	movs	r2, #0
 80010e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010e2:	4b09      	ldr	r3, [pc, #36]	@ (8001108 <MX_I2C1_Init+0x50>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010e8:	4b07      	ldr	r3, [pc, #28]	@ (8001108 <MX_I2C1_Init+0x50>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010ee:	4b06      	ldr	r3, [pc, #24]	@ (8001108 <MX_I2C1_Init+0x50>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010f4:	4804      	ldr	r0, [pc, #16]	@ (8001108 <MX_I2C1_Init+0x50>)
 80010f6:	f001 fab3 	bl	8002660 <HAL_I2C_Init>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001100:	f000 f936 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001104:	bf00      	nop
 8001106:	bd80      	pop	{r7, pc}
 8001108:	20000144 	.word	0x20000144
 800110c:	40005400 	.word	0x40005400
 8001110:	000186a0 	.word	0x000186a0

08001114 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b086      	sub	sp, #24
 8001118:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800111a:	f107 0308 	add.w	r3, r7, #8
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	605a      	str	r2, [r3, #4]
 8001124:	609a      	str	r2, [r3, #8]
 8001126:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001128:	463b      	mov	r3, r7
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001130:	4b1e      	ldr	r3, [pc, #120]	@ (80011ac <MX_TIM2_Init+0x98>)
 8001132:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001136:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16000;
 8001138:	4b1c      	ldr	r3, [pc, #112]	@ (80011ac <MX_TIM2_Init+0x98>)
 800113a:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 800113e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001140:	4b1a      	ldr	r3, [pc, #104]	@ (80011ac <MX_TIM2_Init+0x98>)
 8001142:	2200      	movs	r2, #0
 8001144:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3000;
 8001146:	4b19      	ldr	r3, [pc, #100]	@ (80011ac <MX_TIM2_Init+0x98>)
 8001148:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800114c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800114e:	4b17      	ldr	r3, [pc, #92]	@ (80011ac <MX_TIM2_Init+0x98>)
 8001150:	2200      	movs	r2, #0
 8001152:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001154:	4b15      	ldr	r3, [pc, #84]	@ (80011ac <MX_TIM2_Init+0x98>)
 8001156:	2200      	movs	r2, #0
 8001158:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800115a:	4814      	ldr	r0, [pc, #80]	@ (80011ac <MX_TIM2_Init+0x98>)
 800115c:	f002 fba2 	bl	80038a4 <HAL_TIM_Base_Init>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001166:	f000 f903 	bl	8001370 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800116a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800116e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001170:	f107 0308 	add.w	r3, r7, #8
 8001174:	4619      	mov	r1, r3
 8001176:	480d      	ldr	r0, [pc, #52]	@ (80011ac <MX_TIM2_Init+0x98>)
 8001178:	f002 fd36 	bl	8003be8 <HAL_TIM_ConfigClockSource>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001182:	f000 f8f5 	bl	8001370 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001186:	2300      	movs	r3, #0
 8001188:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800118a:	2300      	movs	r3, #0
 800118c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800118e:	463b      	mov	r3, r7
 8001190:	4619      	mov	r1, r3
 8001192:	4806      	ldr	r0, [pc, #24]	@ (80011ac <MX_TIM2_Init+0x98>)
 8001194:	f002 ff38 	bl	8004008 <HAL_TIMEx_MasterConfigSynchronization>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800119e:	f000 f8e7 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011a2:	bf00      	nop
 80011a4:	3718      	adds	r7, #24
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	20000198 	.word	0x20000198

080011b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b08a      	sub	sp, #40	@ 0x28
 80011b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b6:	f107 0314 	add.w	r3, r7, #20
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	605a      	str	r2, [r3, #4]
 80011c0:	609a      	str	r2, [r3, #8]
 80011c2:	60da      	str	r2, [r3, #12]
 80011c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011c6:	2300      	movs	r3, #0
 80011c8:	613b      	str	r3, [r7, #16]
 80011ca:	4b42      	ldr	r3, [pc, #264]	@ (80012d4 <MX_GPIO_Init+0x124>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ce:	4a41      	ldr	r2, [pc, #260]	@ (80012d4 <MX_GPIO_Init+0x124>)
 80011d0:	f043 0304 	orr.w	r3, r3, #4
 80011d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d6:	4b3f      	ldr	r3, [pc, #252]	@ (80012d4 <MX_GPIO_Init+0x124>)
 80011d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011da:	f003 0304 	and.w	r3, r3, #4
 80011de:	613b      	str	r3, [r7, #16]
 80011e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011e2:	2300      	movs	r3, #0
 80011e4:	60fb      	str	r3, [r7, #12]
 80011e6:	4b3b      	ldr	r3, [pc, #236]	@ (80012d4 <MX_GPIO_Init+0x124>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ea:	4a3a      	ldr	r2, [pc, #232]	@ (80012d4 <MX_GPIO_Init+0x124>)
 80011ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011f2:	4b38      	ldr	r3, [pc, #224]	@ (80012d4 <MX_GPIO_Init+0x124>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011fa:	60fb      	str	r3, [r7, #12]
 80011fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fe:	2300      	movs	r3, #0
 8001200:	60bb      	str	r3, [r7, #8]
 8001202:	4b34      	ldr	r3, [pc, #208]	@ (80012d4 <MX_GPIO_Init+0x124>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001206:	4a33      	ldr	r2, [pc, #204]	@ (80012d4 <MX_GPIO_Init+0x124>)
 8001208:	f043 0301 	orr.w	r3, r3, #1
 800120c:	6313      	str	r3, [r2, #48]	@ 0x30
 800120e:	4b31      	ldr	r3, [pc, #196]	@ (80012d4 <MX_GPIO_Init+0x124>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	60bb      	str	r3, [r7, #8]
 8001218:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800121a:	2300      	movs	r3, #0
 800121c:	607b      	str	r3, [r7, #4]
 800121e:	4b2d      	ldr	r3, [pc, #180]	@ (80012d4 <MX_GPIO_Init+0x124>)
 8001220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001222:	4a2c      	ldr	r2, [pc, #176]	@ (80012d4 <MX_GPIO_Init+0x124>)
 8001224:	f043 0302 	orr.w	r3, r3, #2
 8001228:	6313      	str	r3, [r2, #48]	@ 0x30
 800122a:	4b2a      	ldr	r3, [pc, #168]	@ (80012d4 <MX_GPIO_Init+0x124>)
 800122c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122e:	f003 0302 	and.w	r3, r3, #2
 8001232:	607b      	str	r3, [r7, #4]
 8001234:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001236:	2200      	movs	r2, #0
 8001238:	21ff      	movs	r1, #255	@ 0xff
 800123a:	4827      	ldr	r0, [pc, #156]	@ (80012d8 <MX_GPIO_Init+0x128>)
 800123c:	f001 f9de 	bl	80025fc <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001240:	2200      	movs	r2, #0
 8001242:	2120      	movs	r1, #32
 8001244:	4825      	ldr	r0, [pc, #148]	@ (80012dc <MX_GPIO_Init+0x12c>)
 8001246:	f001 f9d9 	bl	80025fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800124a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800124e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001250:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001254:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001256:	2302      	movs	r3, #2
 8001258:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800125a:	f107 0314 	add.w	r3, r7, #20
 800125e:	4619      	mov	r1, r3
 8001260:	481d      	ldr	r0, [pc, #116]	@ (80012d8 <MX_GPIO_Init+0x128>)
 8001262:	f001 f82f 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001266:	23ff      	movs	r3, #255	@ 0xff
 8001268:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126a:	2301      	movs	r3, #1
 800126c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126e:	2300      	movs	r3, #0
 8001270:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001272:	2300      	movs	r3, #0
 8001274:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001276:	f107 0314 	add.w	r3, r7, #20
 800127a:	4619      	mov	r1, r3
 800127c:	4816      	ldr	r0, [pc, #88]	@ (80012d8 <MX_GPIO_Init+0x128>)
 800127e:	f001 f821 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001282:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001286:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001288:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800128c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800128e:	2302      	movs	r3, #2
 8001290:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001292:	f107 0314 	add.w	r3, r7, #20
 8001296:	4619      	mov	r1, r3
 8001298:	4811      	ldr	r0, [pc, #68]	@ (80012e0 <MX_GPIO_Init+0x130>)
 800129a:	f001 f813 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800129e:	2320      	movs	r3, #32
 80012a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a2:	2301      	movs	r3, #1
 80012a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a6:	2300      	movs	r3, #0
 80012a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012aa:	2300      	movs	r3, #0
 80012ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ae:	f107 0314 	add.w	r3, r7, #20
 80012b2:	4619      	mov	r1, r3
 80012b4:	4809      	ldr	r0, [pc, #36]	@ (80012dc <MX_GPIO_Init+0x12c>)
 80012b6:	f001 f805 	bl	80022c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80012ba:	2200      	movs	r2, #0
 80012bc:	2100      	movs	r1, #0
 80012be:	2028      	movs	r0, #40	@ 0x28
 80012c0:	f000 ffc9 	bl	8002256 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80012c4:	2028      	movs	r0, #40	@ 0x28
 80012c6:	f000 ffe2 	bl	800228e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012ca:	bf00      	nop
 80012cc:	3728      	adds	r7, #40	@ 0x28
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	40023800 	.word	0x40023800
 80012d8:	40020800 	.word	0x40020800
 80012dc:	40020400 	.word	0x40020400
 80012e0:	40020000 	.word	0x40020000

080012e4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

// --- INTERRUPCIÓN DEL TEMPORIZADOR (Cada 1 segundo) ---
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80012f4:	d101      	bne.n	80012fa <HAL_TIM_PeriodElapsedCallback+0x16>
        Logica_Timer_Callback(); // Llama a la lógica para restar tiempo
 80012f6:	f7ff fb3b 	bl	8000970 <Logica_Timer_Callback>
    }
}
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
	...

08001304 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	80fb      	strh	r3, [r7, #6]
    // RETARDO ANTI-RUIDO (Debounce Hardware simulado)
    for(int i=0; i<2000; i++) { __NOP(); }
 800130e:	2300      	movs	r3, #0
 8001310:	60fb      	str	r3, [r7, #12]
 8001312:	e003      	b.n	800131c <HAL_GPIO_EXTI_Callback+0x18>
 8001314:	bf00      	nop
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	3301      	adds	r3, #1
 800131a:	60fb      	str	r3, [r7, #12]
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001322:	dbf7      	blt.n	8001314 <HAL_GPIO_EXTI_Callback+0x10>

    // SEGURIDAD PULL-DOWN:
    // Solo aceptamos la interrupción si el pin sigue siendo ALTO (3.3V)
    // Si fuera ruido eléctrico, ya habría bajado a 0.

    if (GPIO_Pin == GPIO_PIN_10) { // Botón Validar (PA10)
 8001324:	88fb      	ldrh	r3, [r7, #6]
 8001326:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800132a:	d10a      	bne.n	8001342 <HAL_GPIO_EXTI_Callback+0x3e>
        if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) == GPIO_PIN_SET) {
 800132c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001330:	480d      	ldr	r0, [pc, #52]	@ (8001368 <HAL_GPIO_EXTI_Callback+0x64>)
 8001332:	f001 f94b 	bl	80025cc <HAL_GPIO_ReadPin>
 8001336:	4603      	mov	r3, r0
 8001338:	2b01      	cmp	r3, #1
 800133a:	d110      	bne.n	800135e <HAL_GPIO_EXTI_Callback+0x5a>
            Callback_Boton_Validar();
 800133c:	f7ff fd7c 	bl	8000e38 <Callback_Boton_Validar>
    else if (GPIO_Pin == GPIO_PIN_13) { // Botón Inicio (PC13)
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET) {
            Callback_Boton_Inicio();
        }
    }
}
 8001340:	e00d      	b.n	800135e <HAL_GPIO_EXTI_Callback+0x5a>
    else if (GPIO_Pin == GPIO_PIN_13) { // Botón Inicio (PC13)
 8001342:	88fb      	ldrh	r3, [r7, #6]
 8001344:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001348:	d109      	bne.n	800135e <HAL_GPIO_EXTI_Callback+0x5a>
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET) {
 800134a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800134e:	4807      	ldr	r0, [pc, #28]	@ (800136c <HAL_GPIO_EXTI_Callback+0x68>)
 8001350:	f001 f93c 	bl	80025cc <HAL_GPIO_ReadPin>
 8001354:	4603      	mov	r3, r0
 8001356:	2b01      	cmp	r3, #1
 8001358:	d101      	bne.n	800135e <HAL_GPIO_EXTI_Callback+0x5a>
            Callback_Boton_Inicio();
 800135a:	f7ff fd87 	bl	8000e6c <Callback_Boton_Inicio>
}
 800135e:	bf00      	nop
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40020000 	.word	0x40020000
 800136c:	40020800 	.word	0x40020800

08001370 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001374:	b672      	cpsid	i
}
 8001376:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001378:	bf00      	nop
 800137a:	e7fd      	b.n	8001378 <Error_Handler+0x8>

0800137c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001382:	2300      	movs	r3, #0
 8001384:	607b      	str	r3, [r7, #4]
 8001386:	4b10      	ldr	r3, [pc, #64]	@ (80013c8 <HAL_MspInit+0x4c>)
 8001388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800138a:	4a0f      	ldr	r2, [pc, #60]	@ (80013c8 <HAL_MspInit+0x4c>)
 800138c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001390:	6453      	str	r3, [r2, #68]	@ 0x44
 8001392:	4b0d      	ldr	r3, [pc, #52]	@ (80013c8 <HAL_MspInit+0x4c>)
 8001394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001396:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800139a:	607b      	str	r3, [r7, #4]
 800139c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800139e:	2300      	movs	r3, #0
 80013a0:	603b      	str	r3, [r7, #0]
 80013a2:	4b09      	ldr	r3, [pc, #36]	@ (80013c8 <HAL_MspInit+0x4c>)
 80013a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013a6:	4a08      	ldr	r2, [pc, #32]	@ (80013c8 <HAL_MspInit+0x4c>)
 80013a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ae:	4b06      	ldr	r3, [pc, #24]	@ (80013c8 <HAL_MspInit+0x4c>)
 80013b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013b6:	603b      	str	r3, [r7, #0]
 80013b8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80013ba:	2007      	movs	r0, #7
 80013bc:	f000 ff40 	bl	8002240 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013c0:	bf00      	nop
 80013c2:	3708      	adds	r7, #8
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	40023800 	.word	0x40023800

080013cc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b08a      	sub	sp, #40	@ 0x28
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d4:	f107 0314 	add.w	r3, r7, #20
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	605a      	str	r2, [r3, #4]
 80013de:	609a      	str	r2, [r3, #8]
 80013e0:	60da      	str	r2, [r3, #12]
 80013e2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a24      	ldr	r2, [pc, #144]	@ (800147c <HAL_ADC_MspInit+0xb0>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d141      	bne.n	8001472 <HAL_ADC_MspInit+0xa6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80013ee:	2300      	movs	r3, #0
 80013f0:	613b      	str	r3, [r7, #16]
 80013f2:	4b23      	ldr	r3, [pc, #140]	@ (8001480 <HAL_ADC_MspInit+0xb4>)
 80013f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013f6:	4a22      	ldr	r2, [pc, #136]	@ (8001480 <HAL_ADC_MspInit+0xb4>)
 80013f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80013fe:	4b20      	ldr	r3, [pc, #128]	@ (8001480 <HAL_ADC_MspInit+0xb4>)
 8001400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001402:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001406:	613b      	str	r3, [r7, #16]
 8001408:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	60fb      	str	r3, [r7, #12]
 800140e:	4b1c      	ldr	r3, [pc, #112]	@ (8001480 <HAL_ADC_MspInit+0xb4>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001412:	4a1b      	ldr	r2, [pc, #108]	@ (8001480 <HAL_ADC_MspInit+0xb4>)
 8001414:	f043 0301 	orr.w	r3, r3, #1
 8001418:	6313      	str	r3, [r2, #48]	@ 0x30
 800141a:	4b19      	ldr	r3, [pc, #100]	@ (8001480 <HAL_ADC_MspInit+0xb4>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141e:	f003 0301 	and.w	r3, r3, #1
 8001422:	60fb      	str	r3, [r7, #12]
 8001424:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	60bb      	str	r3, [r7, #8]
 800142a:	4b15      	ldr	r3, [pc, #84]	@ (8001480 <HAL_ADC_MspInit+0xb4>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142e:	4a14      	ldr	r2, [pc, #80]	@ (8001480 <HAL_ADC_MspInit+0xb4>)
 8001430:	f043 0302 	orr.w	r3, r3, #2
 8001434:	6313      	str	r3, [r2, #48]	@ 0x30
 8001436:	4b12      	ldr	r3, [pc, #72]	@ (8001480 <HAL_ADC_MspInit+0xb4>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143a:	f003 0302 	and.w	r3, r3, #2
 800143e:	60bb      	str	r3, [r7, #8]
 8001440:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8001442:	2313      	movs	r3, #19
 8001444:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001446:	2303      	movs	r3, #3
 8001448:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144a:	2300      	movs	r3, #0
 800144c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800144e:	f107 0314 	add.w	r3, r7, #20
 8001452:	4619      	mov	r1, r3
 8001454:	480b      	ldr	r0, [pc, #44]	@ (8001484 <HAL_ADC_MspInit+0xb8>)
 8001456:	f000 ff35 	bl	80022c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800145a:	2301      	movs	r3, #1
 800145c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800145e:	2303      	movs	r3, #3
 8001460:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001462:	2300      	movs	r3, #0
 8001464:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001466:	f107 0314 	add.w	r3, r7, #20
 800146a:	4619      	mov	r1, r3
 800146c:	4806      	ldr	r0, [pc, #24]	@ (8001488 <HAL_ADC_MspInit+0xbc>)
 800146e:	f000 ff29 	bl	80022c4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001472:	bf00      	nop
 8001474:	3728      	adds	r7, #40	@ 0x28
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40012000 	.word	0x40012000
 8001480:	40023800 	.word	0x40023800
 8001484:	40020000 	.word	0x40020000
 8001488:	40020400 	.word	0x40020400

0800148c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b08a      	sub	sp, #40	@ 0x28
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001494:	f107 0314 	add.w	r3, r7, #20
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	60da      	str	r2, [r3, #12]
 80014a2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a19      	ldr	r2, [pc, #100]	@ (8001510 <HAL_I2C_MspInit+0x84>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d12c      	bne.n	8001508 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ae:	2300      	movs	r3, #0
 80014b0:	613b      	str	r3, [r7, #16]
 80014b2:	4b18      	ldr	r3, [pc, #96]	@ (8001514 <HAL_I2C_MspInit+0x88>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b6:	4a17      	ldr	r2, [pc, #92]	@ (8001514 <HAL_I2C_MspInit+0x88>)
 80014b8:	f043 0302 	orr.w	r3, r3, #2
 80014bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014be:	4b15      	ldr	r3, [pc, #84]	@ (8001514 <HAL_I2C_MspInit+0x88>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c2:	f003 0302 	and.w	r3, r3, #2
 80014c6:	613b      	str	r3, [r7, #16]
 80014c8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80014ca:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80014ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014d0:	2312      	movs	r3, #18
 80014d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d4:	2300      	movs	r3, #0
 80014d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d8:	2303      	movs	r3, #3
 80014da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014dc:	2304      	movs	r3, #4
 80014de:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e0:	f107 0314 	add.w	r3, r7, #20
 80014e4:	4619      	mov	r1, r3
 80014e6:	480c      	ldr	r0, [pc, #48]	@ (8001518 <HAL_I2C_MspInit+0x8c>)
 80014e8:	f000 feec 	bl	80022c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014ec:	2300      	movs	r3, #0
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	4b08      	ldr	r3, [pc, #32]	@ (8001514 <HAL_I2C_MspInit+0x88>)
 80014f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f4:	4a07      	ldr	r2, [pc, #28]	@ (8001514 <HAL_I2C_MspInit+0x88>)
 80014f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80014fc:	4b05      	ldr	r3, [pc, #20]	@ (8001514 <HAL_I2C_MspInit+0x88>)
 80014fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001500:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001504:	60fb      	str	r3, [r7, #12]
 8001506:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001508:	bf00      	nop
 800150a:	3728      	adds	r7, #40	@ 0x28
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40005400 	.word	0x40005400
 8001514:	40023800 	.word	0x40023800
 8001518:	40020400 	.word	0x40020400

0800151c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800152c:	d115      	bne.n	800155a <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	60fb      	str	r3, [r7, #12]
 8001532:	4b0c      	ldr	r3, [pc, #48]	@ (8001564 <HAL_TIM_Base_MspInit+0x48>)
 8001534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001536:	4a0b      	ldr	r2, [pc, #44]	@ (8001564 <HAL_TIM_Base_MspInit+0x48>)
 8001538:	f043 0301 	orr.w	r3, r3, #1
 800153c:	6413      	str	r3, [r2, #64]	@ 0x40
 800153e:	4b09      	ldr	r3, [pc, #36]	@ (8001564 <HAL_TIM_Base_MspInit+0x48>)
 8001540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001542:	f003 0301 	and.w	r3, r3, #1
 8001546:	60fb      	str	r3, [r7, #12]
 8001548:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800154a:	2200      	movs	r2, #0
 800154c:	2100      	movs	r1, #0
 800154e:	201c      	movs	r0, #28
 8001550:	f000 fe81 	bl	8002256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001554:	201c      	movs	r0, #28
 8001556:	f000 fe9a 	bl	800228e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800155a:	bf00      	nop
 800155c:	3710      	adds	r7, #16
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	40023800 	.word	0x40023800

08001568 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800156c:	bf00      	nop
 800156e:	e7fd      	b.n	800156c <NMI_Handler+0x4>

08001570 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001574:	bf00      	nop
 8001576:	e7fd      	b.n	8001574 <HardFault_Handler+0x4>

08001578 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800157c:	bf00      	nop
 800157e:	e7fd      	b.n	800157c <MemManage_Handler+0x4>

08001580 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001584:	bf00      	nop
 8001586:	e7fd      	b.n	8001584 <BusFault_Handler+0x4>

08001588 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800158c:	bf00      	nop
 800158e:	e7fd      	b.n	800158c <UsageFault_Handler+0x4>

08001590 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001594:	bf00      	nop
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr

0800159e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800159e:	b480      	push	{r7}
 80015a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015a2:	bf00      	nop
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr

080015ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015b0:	bf00      	nop
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr

080015ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015ba:	b580      	push	{r7, lr}
 80015bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015be:	f000 f96d 	bl	800189c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
	...

080015c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80015cc:	4802      	ldr	r0, [pc, #8]	@ (80015d8 <TIM2_IRQHandler+0x10>)
 80015ce:	f002 fa1b 	bl	8003a08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80015d2:	bf00      	nop
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20000198 	.word	0x20000198

080015dc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80015e0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80015e4:	f001 f824 	bl	8002630 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80015e8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80015ec:	f001 f820 	bl	8002630 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80015f0:	bf00      	nop
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  return 1;
 80015f8:	2301      	movs	r3, #1
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr

08001604 <_kill>:

int _kill(int pid, int sig)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800160e:	f002 ff5f 	bl	80044d0 <__errno>
 8001612:	4603      	mov	r3, r0
 8001614:	2216      	movs	r2, #22
 8001616:	601a      	str	r2, [r3, #0]
  return -1;
 8001618:	f04f 33ff 	mov.w	r3, #4294967295
}
 800161c:	4618      	mov	r0, r3
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}

08001624 <_exit>:

void _exit (int status)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800162c:	f04f 31ff 	mov.w	r1, #4294967295
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f7ff ffe7 	bl	8001604 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001636:	bf00      	nop
 8001638:	e7fd      	b.n	8001636 <_exit+0x12>

0800163a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800163a:	b580      	push	{r7, lr}
 800163c:	b086      	sub	sp, #24
 800163e:	af00      	add	r7, sp, #0
 8001640:	60f8      	str	r0, [r7, #12]
 8001642:	60b9      	str	r1, [r7, #8]
 8001644:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001646:	2300      	movs	r3, #0
 8001648:	617b      	str	r3, [r7, #20]
 800164a:	e00a      	b.n	8001662 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800164c:	f3af 8000 	nop.w
 8001650:	4601      	mov	r1, r0
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	1c5a      	adds	r2, r3, #1
 8001656:	60ba      	str	r2, [r7, #8]
 8001658:	b2ca      	uxtb	r2, r1
 800165a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	3301      	adds	r3, #1
 8001660:	617b      	str	r3, [r7, #20]
 8001662:	697a      	ldr	r2, [r7, #20]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	429a      	cmp	r2, r3
 8001668:	dbf0      	blt.n	800164c <_read+0x12>
  }

  return len;
 800166a:	687b      	ldr	r3, [r7, #4]
}
 800166c:	4618      	mov	r0, r3
 800166e:	3718      	adds	r7, #24
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}

08001674 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b086      	sub	sp, #24
 8001678:	af00      	add	r7, sp, #0
 800167a:	60f8      	str	r0, [r7, #12]
 800167c:	60b9      	str	r1, [r7, #8]
 800167e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001680:	2300      	movs	r3, #0
 8001682:	617b      	str	r3, [r7, #20]
 8001684:	e009      	b.n	800169a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	1c5a      	adds	r2, r3, #1
 800168a:	60ba      	str	r2, [r7, #8]
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	4618      	mov	r0, r3
 8001690:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	3301      	adds	r3, #1
 8001698:	617b      	str	r3, [r7, #20]
 800169a:	697a      	ldr	r2, [r7, #20]
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	429a      	cmp	r2, r3
 80016a0:	dbf1      	blt.n	8001686 <_write+0x12>
  }
  return len;
 80016a2:	687b      	ldr	r3, [r7, #4]
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3718      	adds	r7, #24
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}

080016ac <_close>:

int _close(int file)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr

080016c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016d4:	605a      	str	r2, [r3, #4]
  return 0;
 80016d6:	2300      	movs	r3, #0
}
 80016d8:	4618      	mov	r0, r3
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr

080016e4 <_isatty>:

int _isatty(int file)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016ec:	2301      	movs	r3, #1
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	370c      	adds	r7, #12
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr

080016fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016fa:	b480      	push	{r7}
 80016fc:	b085      	sub	sp, #20
 80016fe:	af00      	add	r7, sp, #0
 8001700:	60f8      	str	r0, [r7, #12]
 8001702:	60b9      	str	r1, [r7, #8]
 8001704:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001706:	2300      	movs	r3, #0
}
 8001708:	4618      	mov	r0, r3
 800170a:	3714      	adds	r7, #20
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr

08001714 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800171c:	4a14      	ldr	r2, [pc, #80]	@ (8001770 <_sbrk+0x5c>)
 800171e:	4b15      	ldr	r3, [pc, #84]	@ (8001774 <_sbrk+0x60>)
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001728:	4b13      	ldr	r3, [pc, #76]	@ (8001778 <_sbrk+0x64>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d102      	bne.n	8001736 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001730:	4b11      	ldr	r3, [pc, #68]	@ (8001778 <_sbrk+0x64>)
 8001732:	4a12      	ldr	r2, [pc, #72]	@ (800177c <_sbrk+0x68>)
 8001734:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001736:	4b10      	ldr	r3, [pc, #64]	@ (8001778 <_sbrk+0x64>)
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4413      	add	r3, r2
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	429a      	cmp	r2, r3
 8001742:	d207      	bcs.n	8001754 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001744:	f002 fec4 	bl	80044d0 <__errno>
 8001748:	4603      	mov	r3, r0
 800174a:	220c      	movs	r2, #12
 800174c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800174e:	f04f 33ff 	mov.w	r3, #4294967295
 8001752:	e009      	b.n	8001768 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001754:	4b08      	ldr	r3, [pc, #32]	@ (8001778 <_sbrk+0x64>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800175a:	4b07      	ldr	r3, [pc, #28]	@ (8001778 <_sbrk+0x64>)
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4413      	add	r3, r2
 8001762:	4a05      	ldr	r2, [pc, #20]	@ (8001778 <_sbrk+0x64>)
 8001764:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001766:	68fb      	ldr	r3, [r7, #12]
}
 8001768:	4618      	mov	r0, r3
 800176a:	3718      	adds	r7, #24
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20020000 	.word	0x20020000
 8001774:	00000400 	.word	0x00000400
 8001778:	200001e0 	.word	0x200001e0
 800177c:	20000338 	.word	0x20000338

08001780 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001784:	4b06      	ldr	r3, [pc, #24]	@ (80017a0 <SystemInit+0x20>)
 8001786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800178a:	4a05      	ldr	r2, [pc, #20]	@ (80017a0 <SystemInit+0x20>)
 800178c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001790:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001794:	bf00      	nop
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr
 800179e:	bf00      	nop
 80017a0:	e000ed00 	.word	0xe000ed00

080017a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80017a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017dc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80017a8:	f7ff ffea 	bl	8001780 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017ac:	480c      	ldr	r0, [pc, #48]	@ (80017e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017ae:	490d      	ldr	r1, [pc, #52]	@ (80017e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017b0:	4a0d      	ldr	r2, [pc, #52]	@ (80017e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017b4:	e002      	b.n	80017bc <LoopCopyDataInit>

080017b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ba:	3304      	adds	r3, #4

080017bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017c0:	d3f9      	bcc.n	80017b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017c2:	4a0a      	ldr	r2, [pc, #40]	@ (80017ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017c4:	4c0a      	ldr	r4, [pc, #40]	@ (80017f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017c8:	e001      	b.n	80017ce <LoopFillZerobss>

080017ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017cc:	3204      	adds	r2, #4

080017ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017d0:	d3fb      	bcc.n	80017ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017d2:	f002 fe83 	bl	80044dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017d6:	f7ff fb63 	bl	8000ea0 <main>
  bx  lr    
 80017da:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80017dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017e4:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 80017e8:	080056a4 	.word	0x080056a4
  ldr r2, =_sbss
 80017ec:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 80017f0:	20000334 	.word	0x20000334

080017f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017f4:	e7fe      	b.n	80017f4 <ADC_IRQHandler>
	...

080017f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001838 <HAL_Init+0x40>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a0d      	ldr	r2, [pc, #52]	@ (8001838 <HAL_Init+0x40>)
 8001802:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001806:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001808:	4b0b      	ldr	r3, [pc, #44]	@ (8001838 <HAL_Init+0x40>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a0a      	ldr	r2, [pc, #40]	@ (8001838 <HAL_Init+0x40>)
 800180e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001812:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001814:	4b08      	ldr	r3, [pc, #32]	@ (8001838 <HAL_Init+0x40>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a07      	ldr	r2, [pc, #28]	@ (8001838 <HAL_Init+0x40>)
 800181a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800181e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001820:	2003      	movs	r0, #3
 8001822:	f000 fd0d 	bl	8002240 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001826:	2000      	movs	r0, #0
 8001828:	f000 f808 	bl	800183c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800182c:	f7ff fda6 	bl	800137c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001830:	2300      	movs	r3, #0
}
 8001832:	4618      	mov	r0, r3
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	40023c00 	.word	0x40023c00

0800183c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001844:	4b12      	ldr	r3, [pc, #72]	@ (8001890 <HAL_InitTick+0x54>)
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	4b12      	ldr	r3, [pc, #72]	@ (8001894 <HAL_InitTick+0x58>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	4619      	mov	r1, r3
 800184e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001852:	fbb3 f3f1 	udiv	r3, r3, r1
 8001856:	fbb2 f3f3 	udiv	r3, r2, r3
 800185a:	4618      	mov	r0, r3
 800185c:	f000 fd25 	bl	80022aa <HAL_SYSTICK_Config>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e00e      	b.n	8001888 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2b0f      	cmp	r3, #15
 800186e:	d80a      	bhi.n	8001886 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001870:	2200      	movs	r2, #0
 8001872:	6879      	ldr	r1, [r7, #4]
 8001874:	f04f 30ff 	mov.w	r0, #4294967295
 8001878:	f000 fced 	bl	8002256 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800187c:	4a06      	ldr	r2, [pc, #24]	@ (8001898 <HAL_InitTick+0x5c>)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001882:	2300      	movs	r3, #0
 8001884:	e000      	b.n	8001888 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
}
 8001888:	4618      	mov	r0, r3
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	2000003c 	.word	0x2000003c
 8001894:	20000044 	.word	0x20000044
 8001898:	20000040 	.word	0x20000040

0800189c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018a0:	4b06      	ldr	r3, [pc, #24]	@ (80018bc <HAL_IncTick+0x20>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	461a      	mov	r2, r3
 80018a6:	4b06      	ldr	r3, [pc, #24]	@ (80018c0 <HAL_IncTick+0x24>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4413      	add	r3, r2
 80018ac:	4a04      	ldr	r2, [pc, #16]	@ (80018c0 <HAL_IncTick+0x24>)
 80018ae:	6013      	str	r3, [r2, #0]
}
 80018b0:	bf00      	nop
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	20000044 	.word	0x20000044
 80018c0:	200001e4 	.word	0x200001e4

080018c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  return uwTick;
 80018c8:	4b03      	ldr	r3, [pc, #12]	@ (80018d8 <HAL_GetTick+0x14>)
 80018ca:	681b      	ldr	r3, [r3, #0]
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	200001e4 	.word	0x200001e4

080018dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b084      	sub	sp, #16
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018e4:	f7ff ffee 	bl	80018c4 <HAL_GetTick>
 80018e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018f4:	d005      	beq.n	8001902 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001920 <HAL_Delay+0x44>)
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	461a      	mov	r2, r3
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	4413      	add	r3, r2
 8001900:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001902:	bf00      	nop
 8001904:	f7ff ffde 	bl	80018c4 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	68fa      	ldr	r2, [r7, #12]
 8001910:	429a      	cmp	r2, r3
 8001912:	d8f7      	bhi.n	8001904 <HAL_Delay+0x28>
  {
  }
}
 8001914:	bf00      	nop
 8001916:	bf00      	nop
 8001918:	3710      	adds	r7, #16
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	20000044 	.word	0x20000044

08001924 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800192c:	2300      	movs	r3, #0
 800192e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d101      	bne.n	800193a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e033      	b.n	80019a2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800193e:	2b00      	cmp	r3, #0
 8001940:	d109      	bne.n	8001956 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f7ff fd42 	bl	80013cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2200      	movs	r2, #0
 800194c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2200      	movs	r2, #0
 8001952:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195a:	f003 0310 	and.w	r3, r3, #16
 800195e:	2b00      	cmp	r3, #0
 8001960:	d118      	bne.n	8001994 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001966:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800196a:	f023 0302 	bic.w	r3, r3, #2
 800196e:	f043 0202 	orr.w	r2, r3, #2
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f000 fa96 	bl	8001ea8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2200      	movs	r2, #0
 8001980:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001986:	f023 0303 	bic.w	r3, r3, #3
 800198a:	f043 0201 	orr.w	r2, r3, #1
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	641a      	str	r2, [r3, #64]	@ 0x40
 8001992:	e001      	b.n	8001998 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2200      	movs	r2, #0
 800199c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80019a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3710      	adds	r7, #16
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
	...

080019ac <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b085      	sub	sp, #20
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80019b4:	2300      	movs	r3, #0
 80019b6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d101      	bne.n	80019c6 <HAL_ADC_Start+0x1a>
 80019c2:	2302      	movs	r3, #2
 80019c4:	e097      	b.n	8001af6 <HAL_ADC_Start+0x14a>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2201      	movs	r2, #1
 80019ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	689b      	ldr	r3, [r3, #8]
 80019d4:	f003 0301 	and.w	r3, r3, #1
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d018      	beq.n	8001a0e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	689a      	ldr	r2, [r3, #8]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f042 0201 	orr.w	r2, r2, #1
 80019ea:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80019ec:	4b45      	ldr	r3, [pc, #276]	@ (8001b04 <HAL_ADC_Start+0x158>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a45      	ldr	r2, [pc, #276]	@ (8001b08 <HAL_ADC_Start+0x15c>)
 80019f2:	fba2 2303 	umull	r2, r3, r2, r3
 80019f6:	0c9a      	lsrs	r2, r3, #18
 80019f8:	4613      	mov	r3, r2
 80019fa:	005b      	lsls	r3, r3, #1
 80019fc:	4413      	add	r3, r2
 80019fe:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001a00:	e002      	b.n	8001a08 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	3b01      	subs	r3, #1
 8001a06:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d1f9      	bne.n	8001a02 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	f003 0301 	and.w	r3, r3, #1
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	d15f      	bne.n	8001adc <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a20:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001a24:	f023 0301 	bic.w	r3, r3, #1
 8001a28:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d007      	beq.n	8001a4e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a42:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001a46:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a52:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a5a:	d106      	bne.n	8001a6a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a60:	f023 0206 	bic.w	r2, r3, #6
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	645a      	str	r2, [r3, #68]	@ 0x44
 8001a68:	e002      	b.n	8001a70 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2200      	movs	r2, #0
 8001a74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001a78:	4b24      	ldr	r3, [pc, #144]	@ (8001b0c <HAL_ADC_Start+0x160>)
 8001a7a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001a84:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f003 031f 	and.w	r3, r3, #31
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d10f      	bne.n	8001ab2 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d129      	bne.n	8001af4 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	689a      	ldr	r2, [r3, #8]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001aae:	609a      	str	r2, [r3, #8]
 8001ab0:	e020      	b.n	8001af4 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a16      	ldr	r2, [pc, #88]	@ (8001b10 <HAL_ADC_Start+0x164>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d11b      	bne.n	8001af4 <HAL_ADC_Start+0x148>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d114      	bne.n	8001af4 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	689a      	ldr	r2, [r3, #8]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001ad8:	609a      	str	r2, [r3, #8]
 8001ada:	e00b      	b.n	8001af4 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae0:	f043 0210 	orr.w	r2, r3, #16
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aec:	f043 0201 	orr.w	r2, r3, #1
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001af4:	2300      	movs	r3, #0
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3714      	adds	r7, #20
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	2000003c 	.word	0x2000003c
 8001b08:	431bde83 	.word	0x431bde83
 8001b0c:	40012300 	.word	0x40012300
 8001b10:	40012000 	.word	0x40012000

08001b14 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b084      	sub	sp, #16
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b30:	d113      	bne.n	8001b5a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001b3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b40:	d10b      	bne.n	8001b5a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b46:	f043 0220 	orr.w	r2, r3, #32
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2200      	movs	r2, #0
 8001b52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e063      	b.n	8001c22 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b5a:	f7ff feb3 	bl	80018c4 <HAL_GetTick>
 8001b5e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001b60:	e021      	b.n	8001ba6 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b68:	d01d      	beq.n	8001ba6 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d007      	beq.n	8001b80 <HAL_ADC_PollForConversion+0x6c>
 8001b70:	f7ff fea8 	bl	80018c4 <HAL_GetTick>
 8001b74:	4602      	mov	r2, r0
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	683a      	ldr	r2, [r7, #0]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d212      	bcs.n	8001ba6 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 0302 	and.w	r3, r3, #2
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d00b      	beq.n	8001ba6 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b92:	f043 0204 	orr.w	r2, r3, #4
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e03d      	b.n	8001c22 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 0302 	and.w	r3, r3, #2
 8001bb0:	2b02      	cmp	r3, #2
 8001bb2:	d1d6      	bne.n	8001b62 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f06f 0212 	mvn.w	r2, #18
 8001bbc:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d123      	bne.n	8001c20 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d11f      	bne.n	8001c20 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001be6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d006      	beq.n	8001bfc <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d111      	bne.n	8001c20 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d105      	bne.n	8001c20 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c18:	f043 0201 	orr.w	r2, r3, #1
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001c20:	2300      	movs	r3, #0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3710      	adds	r7, #16
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	b083      	sub	sp, #12
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	370c      	adds	r7, #12
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr

08001c44 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b085      	sub	sp, #20
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c58:	2b01      	cmp	r3, #1
 8001c5a:	d101      	bne.n	8001c60 <HAL_ADC_ConfigChannel+0x1c>
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	e113      	b.n	8001e88 <HAL_ADC_ConfigChannel+0x244>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2201      	movs	r2, #1
 8001c64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	2b09      	cmp	r3, #9
 8001c6e:	d925      	bls.n	8001cbc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	68d9      	ldr	r1, [r3, #12]
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	4613      	mov	r3, r2
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	4413      	add	r3, r2
 8001c84:	3b1e      	subs	r3, #30
 8001c86:	2207      	movs	r2, #7
 8001c88:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8c:	43da      	mvns	r2, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	400a      	ands	r2, r1
 8001c94:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	68d9      	ldr	r1, [r3, #12]
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	689a      	ldr	r2, [r3, #8]
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	b29b      	uxth	r3, r3
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	4603      	mov	r3, r0
 8001caa:	005b      	lsls	r3, r3, #1
 8001cac:	4403      	add	r3, r0
 8001cae:	3b1e      	subs	r3, #30
 8001cb0:	409a      	lsls	r2, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	430a      	orrs	r2, r1
 8001cb8:	60da      	str	r2, [r3, #12]
 8001cba:	e022      	b.n	8001d02 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	6919      	ldr	r1, [r3, #16]
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	b29b      	uxth	r3, r3
 8001cc8:	461a      	mov	r2, r3
 8001cca:	4613      	mov	r3, r2
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	4413      	add	r3, r2
 8001cd0:	2207      	movs	r2, #7
 8001cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd6:	43da      	mvns	r2, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	400a      	ands	r2, r1
 8001cde:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	6919      	ldr	r1, [r3, #16]
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	689a      	ldr	r2, [r3, #8]
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	b29b      	uxth	r3, r3
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	005b      	lsls	r3, r3, #1
 8001cf6:	4403      	add	r3, r0
 8001cf8:	409a      	lsls	r2, r3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	430a      	orrs	r2, r1
 8001d00:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	2b06      	cmp	r3, #6
 8001d08:	d824      	bhi.n	8001d54 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	685a      	ldr	r2, [r3, #4]
 8001d14:	4613      	mov	r3, r2
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	4413      	add	r3, r2
 8001d1a:	3b05      	subs	r3, #5
 8001d1c:	221f      	movs	r2, #31
 8001d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d22:	43da      	mvns	r2, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	400a      	ands	r2, r1
 8001d2a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	4618      	mov	r0, r3
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	685a      	ldr	r2, [r3, #4]
 8001d3e:	4613      	mov	r3, r2
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	4413      	add	r3, r2
 8001d44:	3b05      	subs	r3, #5
 8001d46:	fa00 f203 	lsl.w	r2, r0, r3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	430a      	orrs	r2, r1
 8001d50:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d52:	e04c      	b.n	8001dee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	2b0c      	cmp	r3, #12
 8001d5a:	d824      	bhi.n	8001da6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685a      	ldr	r2, [r3, #4]
 8001d66:	4613      	mov	r3, r2
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	4413      	add	r3, r2
 8001d6c:	3b23      	subs	r3, #35	@ 0x23
 8001d6e:	221f      	movs	r2, #31
 8001d70:	fa02 f303 	lsl.w	r3, r2, r3
 8001d74:	43da      	mvns	r2, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	400a      	ands	r2, r1
 8001d7c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	b29b      	uxth	r3, r3
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685a      	ldr	r2, [r3, #4]
 8001d90:	4613      	mov	r3, r2
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	4413      	add	r3, r2
 8001d96:	3b23      	subs	r3, #35	@ 0x23
 8001d98:	fa00 f203 	lsl.w	r2, r0, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	430a      	orrs	r2, r1
 8001da2:	631a      	str	r2, [r3, #48]	@ 0x30
 8001da4:	e023      	b.n	8001dee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685a      	ldr	r2, [r3, #4]
 8001db0:	4613      	mov	r3, r2
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	4413      	add	r3, r2
 8001db6:	3b41      	subs	r3, #65	@ 0x41
 8001db8:	221f      	movs	r2, #31
 8001dba:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbe:	43da      	mvns	r2, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	400a      	ands	r2, r1
 8001dc6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	685a      	ldr	r2, [r3, #4]
 8001dda:	4613      	mov	r3, r2
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	4413      	add	r3, r2
 8001de0:	3b41      	subs	r3, #65	@ 0x41
 8001de2:	fa00 f203 	lsl.w	r2, r0, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	430a      	orrs	r2, r1
 8001dec:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001dee:	4b29      	ldr	r3, [pc, #164]	@ (8001e94 <HAL_ADC_ConfigChannel+0x250>)
 8001df0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a28      	ldr	r2, [pc, #160]	@ (8001e98 <HAL_ADC_ConfigChannel+0x254>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d10f      	bne.n	8001e1c <HAL_ADC_ConfigChannel+0x1d8>
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2b12      	cmp	r3, #18
 8001e02:	d10b      	bne.n	8001e1c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a1d      	ldr	r2, [pc, #116]	@ (8001e98 <HAL_ADC_ConfigChannel+0x254>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d12b      	bne.n	8001e7e <HAL_ADC_ConfigChannel+0x23a>
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a1c      	ldr	r2, [pc, #112]	@ (8001e9c <HAL_ADC_ConfigChannel+0x258>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d003      	beq.n	8001e38 <HAL_ADC_ConfigChannel+0x1f4>
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2b11      	cmp	r3, #17
 8001e36:	d122      	bne.n	8001e7e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a11      	ldr	r2, [pc, #68]	@ (8001e9c <HAL_ADC_ConfigChannel+0x258>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d111      	bne.n	8001e7e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001e5a:	4b11      	ldr	r3, [pc, #68]	@ (8001ea0 <HAL_ADC_ConfigChannel+0x25c>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a11      	ldr	r2, [pc, #68]	@ (8001ea4 <HAL_ADC_ConfigChannel+0x260>)
 8001e60:	fba2 2303 	umull	r2, r3, r2, r3
 8001e64:	0c9a      	lsrs	r2, r3, #18
 8001e66:	4613      	mov	r3, r2
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	4413      	add	r3, r2
 8001e6c:	005b      	lsls	r3, r3, #1
 8001e6e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001e70:	e002      	b.n	8001e78 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	3b01      	subs	r3, #1
 8001e76:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d1f9      	bne.n	8001e72 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2200      	movs	r2, #0
 8001e82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3714      	adds	r7, #20
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr
 8001e94:	40012300 	.word	0x40012300
 8001e98:	40012000 	.word	0x40012000
 8001e9c:	10000012 	.word	0x10000012
 8001ea0:	2000003c 	.word	0x2000003c
 8001ea4:	431bde83 	.word	0x431bde83

08001ea8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b085      	sub	sp, #20
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001eb0:	4b79      	ldr	r3, [pc, #484]	@ (8002098 <ADC_Init+0x1f0>)
 8001eb2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	685a      	ldr	r2, [r3, #4]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	431a      	orrs	r2, r3
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	685a      	ldr	r2, [r3, #4]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001edc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	6859      	ldr	r1, [r3, #4]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	691b      	ldr	r3, [r3, #16]
 8001ee8:	021a      	lsls	r2, r3, #8
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	430a      	orrs	r2, r1
 8001ef0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	685a      	ldr	r2, [r3, #4]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001f00:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	6859      	ldr	r1, [r3, #4]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	689a      	ldr	r2, [r3, #8]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	430a      	orrs	r2, r1
 8001f12:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	689a      	ldr	r2, [r3, #8]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f22:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	6899      	ldr	r1, [r3, #8]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	68da      	ldr	r2, [r3, #12]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	430a      	orrs	r2, r1
 8001f34:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f3a:	4a58      	ldr	r2, [pc, #352]	@ (800209c <ADC_Init+0x1f4>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d022      	beq.n	8001f86 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	689a      	ldr	r2, [r3, #8]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001f4e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	6899      	ldr	r1, [r3, #8]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	430a      	orrs	r2, r1
 8001f60:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	689a      	ldr	r2, [r3, #8]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001f70:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	6899      	ldr	r1, [r3, #8]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	430a      	orrs	r2, r1
 8001f82:	609a      	str	r2, [r3, #8]
 8001f84:	e00f      	b.n	8001fa6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	689a      	ldr	r2, [r3, #8]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001f94:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	689a      	ldr	r2, [r3, #8]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001fa4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	689a      	ldr	r2, [r3, #8]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f022 0202 	bic.w	r2, r2, #2
 8001fb4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	6899      	ldr	r1, [r3, #8]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	7e1b      	ldrb	r3, [r3, #24]
 8001fc0:	005a      	lsls	r2, r3, #1
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	430a      	orrs	r2, r1
 8001fc8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d01b      	beq.n	800200c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	685a      	ldr	r2, [r3, #4]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001fe2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	685a      	ldr	r2, [r3, #4]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001ff2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	6859      	ldr	r1, [r3, #4]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ffe:	3b01      	subs	r3, #1
 8002000:	035a      	lsls	r2, r3, #13
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	430a      	orrs	r2, r1
 8002008:	605a      	str	r2, [r3, #4]
 800200a:	e007      	b.n	800201c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	685a      	ldr	r2, [r3, #4]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800201a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800202a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	69db      	ldr	r3, [r3, #28]
 8002036:	3b01      	subs	r3, #1
 8002038:	051a      	lsls	r2, r3, #20
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	430a      	orrs	r2, r1
 8002040:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	689a      	ldr	r2, [r3, #8]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002050:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	6899      	ldr	r1, [r3, #8]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800205e:	025a      	lsls	r2, r3, #9
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	430a      	orrs	r2, r1
 8002066:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	689a      	ldr	r2, [r3, #8]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002076:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	6899      	ldr	r1, [r3, #8]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	695b      	ldr	r3, [r3, #20]
 8002082:	029a      	lsls	r2, r3, #10
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	430a      	orrs	r2, r1
 800208a:	609a      	str	r2, [r3, #8]
}
 800208c:	bf00      	nop
 800208e:	3714      	adds	r7, #20
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr
 8002098:	40012300 	.word	0x40012300
 800209c:	0f000001 	.word	0x0f000001

080020a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b085      	sub	sp, #20
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f003 0307 	and.w	r3, r3, #7
 80020ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020b0:	4b0c      	ldr	r3, [pc, #48]	@ (80020e4 <__NVIC_SetPriorityGrouping+0x44>)
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020b6:	68ba      	ldr	r2, [r7, #8]
 80020b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020bc:	4013      	ands	r3, r2
 80020be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020d2:	4a04      	ldr	r2, [pc, #16]	@ (80020e4 <__NVIC_SetPriorityGrouping+0x44>)
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	60d3      	str	r3, [r2, #12]
}
 80020d8:	bf00      	nop
 80020da:	3714      	adds	r7, #20
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr
 80020e4:	e000ed00 	.word	0xe000ed00

080020e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020ec:	4b04      	ldr	r3, [pc, #16]	@ (8002100 <__NVIC_GetPriorityGrouping+0x18>)
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	0a1b      	lsrs	r3, r3, #8
 80020f2:	f003 0307 	and.w	r3, r3, #7
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr
 8002100:	e000ed00 	.word	0xe000ed00

08002104 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	4603      	mov	r3, r0
 800210c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800210e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002112:	2b00      	cmp	r3, #0
 8002114:	db0b      	blt.n	800212e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002116:	79fb      	ldrb	r3, [r7, #7]
 8002118:	f003 021f 	and.w	r2, r3, #31
 800211c:	4907      	ldr	r1, [pc, #28]	@ (800213c <__NVIC_EnableIRQ+0x38>)
 800211e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002122:	095b      	lsrs	r3, r3, #5
 8002124:	2001      	movs	r0, #1
 8002126:	fa00 f202 	lsl.w	r2, r0, r2
 800212a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800212e:	bf00      	nop
 8002130:	370c      	adds	r7, #12
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop
 800213c:	e000e100 	.word	0xe000e100

08002140 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0
 8002146:	4603      	mov	r3, r0
 8002148:	6039      	str	r1, [r7, #0]
 800214a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800214c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002150:	2b00      	cmp	r3, #0
 8002152:	db0a      	blt.n	800216a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	b2da      	uxtb	r2, r3
 8002158:	490c      	ldr	r1, [pc, #48]	@ (800218c <__NVIC_SetPriority+0x4c>)
 800215a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800215e:	0112      	lsls	r2, r2, #4
 8002160:	b2d2      	uxtb	r2, r2
 8002162:	440b      	add	r3, r1
 8002164:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002168:	e00a      	b.n	8002180 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	b2da      	uxtb	r2, r3
 800216e:	4908      	ldr	r1, [pc, #32]	@ (8002190 <__NVIC_SetPriority+0x50>)
 8002170:	79fb      	ldrb	r3, [r7, #7]
 8002172:	f003 030f 	and.w	r3, r3, #15
 8002176:	3b04      	subs	r3, #4
 8002178:	0112      	lsls	r2, r2, #4
 800217a:	b2d2      	uxtb	r2, r2
 800217c:	440b      	add	r3, r1
 800217e:	761a      	strb	r2, [r3, #24]
}
 8002180:	bf00      	nop
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr
 800218c:	e000e100 	.word	0xe000e100
 8002190:	e000ed00 	.word	0xe000ed00

08002194 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002194:	b480      	push	{r7}
 8002196:	b089      	sub	sp, #36	@ 0x24
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f003 0307 	and.w	r3, r3, #7
 80021a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	f1c3 0307 	rsb	r3, r3, #7
 80021ae:	2b04      	cmp	r3, #4
 80021b0:	bf28      	it	cs
 80021b2:	2304      	movcs	r3, #4
 80021b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	3304      	adds	r3, #4
 80021ba:	2b06      	cmp	r3, #6
 80021bc:	d902      	bls.n	80021c4 <NVIC_EncodePriority+0x30>
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	3b03      	subs	r3, #3
 80021c2:	e000      	b.n	80021c6 <NVIC_EncodePriority+0x32>
 80021c4:	2300      	movs	r3, #0
 80021c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c8:	f04f 32ff 	mov.w	r2, #4294967295
 80021cc:	69bb      	ldr	r3, [r7, #24]
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	43da      	mvns	r2, r3
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	401a      	ands	r2, r3
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021dc:	f04f 31ff 	mov.w	r1, #4294967295
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	fa01 f303 	lsl.w	r3, r1, r3
 80021e6:	43d9      	mvns	r1, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021ec:	4313      	orrs	r3, r2
         );
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3724      	adds	r7, #36	@ 0x24
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
	...

080021fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	3b01      	subs	r3, #1
 8002208:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800220c:	d301      	bcc.n	8002212 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800220e:	2301      	movs	r3, #1
 8002210:	e00f      	b.n	8002232 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002212:	4a0a      	ldr	r2, [pc, #40]	@ (800223c <SysTick_Config+0x40>)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	3b01      	subs	r3, #1
 8002218:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800221a:	210f      	movs	r1, #15
 800221c:	f04f 30ff 	mov.w	r0, #4294967295
 8002220:	f7ff ff8e 	bl	8002140 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002224:	4b05      	ldr	r3, [pc, #20]	@ (800223c <SysTick_Config+0x40>)
 8002226:	2200      	movs	r2, #0
 8002228:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800222a:	4b04      	ldr	r3, [pc, #16]	@ (800223c <SysTick_Config+0x40>)
 800222c:	2207      	movs	r2, #7
 800222e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002230:	2300      	movs	r3, #0
}
 8002232:	4618      	mov	r0, r3
 8002234:	3708      	adds	r7, #8
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	e000e010 	.word	0xe000e010

08002240 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002248:	6878      	ldr	r0, [r7, #4]
 800224a:	f7ff ff29 	bl	80020a0 <__NVIC_SetPriorityGrouping>
}
 800224e:	bf00      	nop
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}

08002256 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002256:	b580      	push	{r7, lr}
 8002258:	b086      	sub	sp, #24
 800225a:	af00      	add	r7, sp, #0
 800225c:	4603      	mov	r3, r0
 800225e:	60b9      	str	r1, [r7, #8]
 8002260:	607a      	str	r2, [r7, #4]
 8002262:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002264:	2300      	movs	r3, #0
 8002266:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002268:	f7ff ff3e 	bl	80020e8 <__NVIC_GetPriorityGrouping>
 800226c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	68b9      	ldr	r1, [r7, #8]
 8002272:	6978      	ldr	r0, [r7, #20]
 8002274:	f7ff ff8e 	bl	8002194 <NVIC_EncodePriority>
 8002278:	4602      	mov	r2, r0
 800227a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800227e:	4611      	mov	r1, r2
 8002280:	4618      	mov	r0, r3
 8002282:	f7ff ff5d 	bl	8002140 <__NVIC_SetPriority>
}
 8002286:	bf00      	nop
 8002288:	3718      	adds	r7, #24
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}

0800228e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800228e:	b580      	push	{r7, lr}
 8002290:	b082      	sub	sp, #8
 8002292:	af00      	add	r7, sp, #0
 8002294:	4603      	mov	r3, r0
 8002296:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002298:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800229c:	4618      	mov	r0, r3
 800229e:	f7ff ff31 	bl	8002104 <__NVIC_EnableIRQ>
}
 80022a2:	bf00      	nop
 80022a4:	3708      	adds	r7, #8
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b082      	sub	sp, #8
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f7ff ffa2 	bl	80021fc <SysTick_Config>
 80022b8:	4603      	mov	r3, r0
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
	...

080022c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b089      	sub	sp, #36	@ 0x24
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022ce:	2300      	movs	r3, #0
 80022d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022d2:	2300      	movs	r3, #0
 80022d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022d6:	2300      	movs	r3, #0
 80022d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022da:	2300      	movs	r3, #0
 80022dc:	61fb      	str	r3, [r7, #28]
 80022de:	e159      	b.n	8002594 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022e0:	2201      	movs	r2, #1
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	fa02 f303 	lsl.w	r3, r2, r3
 80022e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	697a      	ldr	r2, [r7, #20]
 80022f0:	4013      	ands	r3, r2
 80022f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022f4:	693a      	ldr	r2, [r7, #16]
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	f040 8148 	bne.w	800258e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	f003 0303 	and.w	r3, r3, #3
 8002306:	2b01      	cmp	r3, #1
 8002308:	d005      	beq.n	8002316 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002312:	2b02      	cmp	r3, #2
 8002314:	d130      	bne.n	8002378 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	2203      	movs	r2, #3
 8002322:	fa02 f303 	lsl.w	r3, r2, r3
 8002326:	43db      	mvns	r3, r3
 8002328:	69ba      	ldr	r2, [r7, #24]
 800232a:	4013      	ands	r3, r2
 800232c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	68da      	ldr	r2, [r3, #12]
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	005b      	lsls	r3, r3, #1
 8002336:	fa02 f303 	lsl.w	r3, r2, r3
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	4313      	orrs	r3, r2
 800233e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	69ba      	ldr	r2, [r7, #24]
 8002344:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800234c:	2201      	movs	r2, #1
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	fa02 f303 	lsl.w	r3, r2, r3
 8002354:	43db      	mvns	r3, r3
 8002356:	69ba      	ldr	r2, [r7, #24]
 8002358:	4013      	ands	r3, r2
 800235a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	091b      	lsrs	r3, r3, #4
 8002362:	f003 0201 	and.w	r2, r3, #1
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	4313      	orrs	r3, r2
 8002370:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	69ba      	ldr	r2, [r7, #24]
 8002376:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f003 0303 	and.w	r3, r3, #3
 8002380:	2b03      	cmp	r3, #3
 8002382:	d017      	beq.n	80023b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	2203      	movs	r2, #3
 8002390:	fa02 f303 	lsl.w	r3, r2, r3
 8002394:	43db      	mvns	r3, r3
 8002396:	69ba      	ldr	r2, [r7, #24]
 8002398:	4013      	ands	r3, r2
 800239a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	689a      	ldr	r2, [r3, #8]
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	fa02 f303 	lsl.w	r3, r2, r3
 80023a8:	69ba      	ldr	r2, [r7, #24]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	69ba      	ldr	r2, [r7, #24]
 80023b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f003 0303 	and.w	r3, r3, #3
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d123      	bne.n	8002408 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	08da      	lsrs	r2, r3, #3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	3208      	adds	r2, #8
 80023c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023ce:	69fb      	ldr	r3, [r7, #28]
 80023d0:	f003 0307 	and.w	r3, r3, #7
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	220f      	movs	r2, #15
 80023d8:	fa02 f303 	lsl.w	r3, r2, r3
 80023dc:	43db      	mvns	r3, r3
 80023de:	69ba      	ldr	r2, [r7, #24]
 80023e0:	4013      	ands	r3, r2
 80023e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	691a      	ldr	r2, [r3, #16]
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	f003 0307 	and.w	r3, r3, #7
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	fa02 f303 	lsl.w	r3, r2, r3
 80023f4:	69ba      	ldr	r2, [r7, #24]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	08da      	lsrs	r2, r3, #3
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	3208      	adds	r2, #8
 8002402:	69b9      	ldr	r1, [r7, #24]
 8002404:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	2203      	movs	r2, #3
 8002414:	fa02 f303 	lsl.w	r3, r2, r3
 8002418:	43db      	mvns	r3, r3
 800241a:	69ba      	ldr	r2, [r7, #24]
 800241c:	4013      	ands	r3, r2
 800241e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f003 0203 	and.w	r2, r3, #3
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	005b      	lsls	r3, r3, #1
 800242c:	fa02 f303 	lsl.w	r3, r2, r3
 8002430:	69ba      	ldr	r2, [r7, #24]
 8002432:	4313      	orrs	r3, r2
 8002434:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	69ba      	ldr	r2, [r7, #24]
 800243a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002444:	2b00      	cmp	r3, #0
 8002446:	f000 80a2 	beq.w	800258e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800244a:	2300      	movs	r3, #0
 800244c:	60fb      	str	r3, [r7, #12]
 800244e:	4b57      	ldr	r3, [pc, #348]	@ (80025ac <HAL_GPIO_Init+0x2e8>)
 8002450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002452:	4a56      	ldr	r2, [pc, #344]	@ (80025ac <HAL_GPIO_Init+0x2e8>)
 8002454:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002458:	6453      	str	r3, [r2, #68]	@ 0x44
 800245a:	4b54      	ldr	r3, [pc, #336]	@ (80025ac <HAL_GPIO_Init+0x2e8>)
 800245c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800245e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002462:	60fb      	str	r3, [r7, #12]
 8002464:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002466:	4a52      	ldr	r2, [pc, #328]	@ (80025b0 <HAL_GPIO_Init+0x2ec>)
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	089b      	lsrs	r3, r3, #2
 800246c:	3302      	adds	r3, #2
 800246e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002472:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	f003 0303 	and.w	r3, r3, #3
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	220f      	movs	r2, #15
 800247e:	fa02 f303 	lsl.w	r3, r2, r3
 8002482:	43db      	mvns	r3, r3
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	4013      	ands	r3, r2
 8002488:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a49      	ldr	r2, [pc, #292]	@ (80025b4 <HAL_GPIO_Init+0x2f0>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d019      	beq.n	80024c6 <HAL_GPIO_Init+0x202>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a48      	ldr	r2, [pc, #288]	@ (80025b8 <HAL_GPIO_Init+0x2f4>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d013      	beq.n	80024c2 <HAL_GPIO_Init+0x1fe>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a47      	ldr	r2, [pc, #284]	@ (80025bc <HAL_GPIO_Init+0x2f8>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d00d      	beq.n	80024be <HAL_GPIO_Init+0x1fa>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4a46      	ldr	r2, [pc, #280]	@ (80025c0 <HAL_GPIO_Init+0x2fc>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d007      	beq.n	80024ba <HAL_GPIO_Init+0x1f6>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4a45      	ldr	r2, [pc, #276]	@ (80025c4 <HAL_GPIO_Init+0x300>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d101      	bne.n	80024b6 <HAL_GPIO_Init+0x1f2>
 80024b2:	2304      	movs	r3, #4
 80024b4:	e008      	b.n	80024c8 <HAL_GPIO_Init+0x204>
 80024b6:	2307      	movs	r3, #7
 80024b8:	e006      	b.n	80024c8 <HAL_GPIO_Init+0x204>
 80024ba:	2303      	movs	r3, #3
 80024bc:	e004      	b.n	80024c8 <HAL_GPIO_Init+0x204>
 80024be:	2302      	movs	r3, #2
 80024c0:	e002      	b.n	80024c8 <HAL_GPIO_Init+0x204>
 80024c2:	2301      	movs	r3, #1
 80024c4:	e000      	b.n	80024c8 <HAL_GPIO_Init+0x204>
 80024c6:	2300      	movs	r3, #0
 80024c8:	69fa      	ldr	r2, [r7, #28]
 80024ca:	f002 0203 	and.w	r2, r2, #3
 80024ce:	0092      	lsls	r2, r2, #2
 80024d0:	4093      	lsls	r3, r2
 80024d2:	69ba      	ldr	r2, [r7, #24]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024d8:	4935      	ldr	r1, [pc, #212]	@ (80025b0 <HAL_GPIO_Init+0x2ec>)
 80024da:	69fb      	ldr	r3, [r7, #28]
 80024dc:	089b      	lsrs	r3, r3, #2
 80024de:	3302      	adds	r3, #2
 80024e0:	69ba      	ldr	r2, [r7, #24]
 80024e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024e6:	4b38      	ldr	r3, [pc, #224]	@ (80025c8 <HAL_GPIO_Init+0x304>)
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	43db      	mvns	r3, r3
 80024f0:	69ba      	ldr	r2, [r7, #24]
 80024f2:	4013      	ands	r3, r2
 80024f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d003      	beq.n	800250a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002502:	69ba      	ldr	r2, [r7, #24]
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	4313      	orrs	r3, r2
 8002508:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800250a:	4a2f      	ldr	r2, [pc, #188]	@ (80025c8 <HAL_GPIO_Init+0x304>)
 800250c:	69bb      	ldr	r3, [r7, #24]
 800250e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002510:	4b2d      	ldr	r3, [pc, #180]	@ (80025c8 <HAL_GPIO_Init+0x304>)
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	43db      	mvns	r3, r3
 800251a:	69ba      	ldr	r2, [r7, #24]
 800251c:	4013      	ands	r3, r2
 800251e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d003      	beq.n	8002534 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800252c:	69ba      	ldr	r2, [r7, #24]
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	4313      	orrs	r3, r2
 8002532:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002534:	4a24      	ldr	r2, [pc, #144]	@ (80025c8 <HAL_GPIO_Init+0x304>)
 8002536:	69bb      	ldr	r3, [r7, #24]
 8002538:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800253a:	4b23      	ldr	r3, [pc, #140]	@ (80025c8 <HAL_GPIO_Init+0x304>)
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	43db      	mvns	r3, r3
 8002544:	69ba      	ldr	r2, [r7, #24]
 8002546:	4013      	ands	r3, r2
 8002548:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002552:	2b00      	cmp	r3, #0
 8002554:	d003      	beq.n	800255e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002556:	69ba      	ldr	r2, [r7, #24]
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	4313      	orrs	r3, r2
 800255c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800255e:	4a1a      	ldr	r2, [pc, #104]	@ (80025c8 <HAL_GPIO_Init+0x304>)
 8002560:	69bb      	ldr	r3, [r7, #24]
 8002562:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002564:	4b18      	ldr	r3, [pc, #96]	@ (80025c8 <HAL_GPIO_Init+0x304>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	43db      	mvns	r3, r3
 800256e:	69ba      	ldr	r2, [r7, #24]
 8002570:	4013      	ands	r3, r2
 8002572:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d003      	beq.n	8002588 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002580:	69ba      	ldr	r2, [r7, #24]
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	4313      	orrs	r3, r2
 8002586:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002588:	4a0f      	ldr	r2, [pc, #60]	@ (80025c8 <HAL_GPIO_Init+0x304>)
 800258a:	69bb      	ldr	r3, [r7, #24]
 800258c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800258e:	69fb      	ldr	r3, [r7, #28]
 8002590:	3301      	adds	r3, #1
 8002592:	61fb      	str	r3, [r7, #28]
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	2b0f      	cmp	r3, #15
 8002598:	f67f aea2 	bls.w	80022e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800259c:	bf00      	nop
 800259e:	bf00      	nop
 80025a0:	3724      	adds	r7, #36	@ 0x24
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	40023800 	.word	0x40023800
 80025b0:	40013800 	.word	0x40013800
 80025b4:	40020000 	.word	0x40020000
 80025b8:	40020400 	.word	0x40020400
 80025bc:	40020800 	.word	0x40020800
 80025c0:	40020c00 	.word	0x40020c00
 80025c4:	40021000 	.word	0x40021000
 80025c8:	40013c00 	.word	0x40013c00

080025cc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	460b      	mov	r3, r1
 80025d6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	691a      	ldr	r2, [r3, #16]
 80025dc:	887b      	ldrh	r3, [r7, #2]
 80025de:	4013      	ands	r3, r2
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d002      	beq.n	80025ea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025e4:	2301      	movs	r3, #1
 80025e6:	73fb      	strb	r3, [r7, #15]
 80025e8:	e001      	b.n	80025ee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025ea:	2300      	movs	r3, #0
 80025ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3714      	adds	r7, #20
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	460b      	mov	r3, r1
 8002606:	807b      	strh	r3, [r7, #2]
 8002608:	4613      	mov	r3, r2
 800260a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800260c:	787b      	ldrb	r3, [r7, #1]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d003      	beq.n	800261a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002612:	887a      	ldrh	r2, [r7, #2]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002618:	e003      	b.n	8002622 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800261a:	887b      	ldrh	r3, [r7, #2]
 800261c:	041a      	lsls	r2, r3, #16
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	619a      	str	r2, [r3, #24]
}
 8002622:	bf00      	nop
 8002624:	370c      	adds	r7, #12
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
	...

08002630 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	4603      	mov	r3, r0
 8002638:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800263a:	4b08      	ldr	r3, [pc, #32]	@ (800265c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800263c:	695a      	ldr	r2, [r3, #20]
 800263e:	88fb      	ldrh	r3, [r7, #6]
 8002640:	4013      	ands	r3, r2
 8002642:	2b00      	cmp	r3, #0
 8002644:	d006      	beq.n	8002654 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002646:	4a05      	ldr	r2, [pc, #20]	@ (800265c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002648:	88fb      	ldrh	r3, [r7, #6]
 800264a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800264c:	88fb      	ldrh	r3, [r7, #6]
 800264e:	4618      	mov	r0, r3
 8002650:	f7fe fe58 	bl	8001304 <HAL_GPIO_EXTI_Callback>
  }
}
 8002654:	bf00      	nop
 8002656:	3708      	adds	r7, #8
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	40013c00 	.word	0x40013c00

08002660 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e12b      	b.n	80028ca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002678:	b2db      	uxtb	r3, r3
 800267a:	2b00      	cmp	r3, #0
 800267c:	d106      	bne.n	800268c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2200      	movs	r2, #0
 8002682:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f7fe ff00 	bl	800148c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2224      	movs	r2, #36	@ 0x24
 8002690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f022 0201 	bic.w	r2, r2, #1
 80026a2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80026b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80026c2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80026c4:	f001 f8da 	bl	800387c <HAL_RCC_GetPCLK1Freq>
 80026c8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	4a81      	ldr	r2, [pc, #516]	@ (80028d4 <HAL_I2C_Init+0x274>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d807      	bhi.n	80026e4 <HAL_I2C_Init+0x84>
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	4a80      	ldr	r2, [pc, #512]	@ (80028d8 <HAL_I2C_Init+0x278>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	bf94      	ite	ls
 80026dc:	2301      	movls	r3, #1
 80026de:	2300      	movhi	r3, #0
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	e006      	b.n	80026f2 <HAL_I2C_Init+0x92>
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	4a7d      	ldr	r2, [pc, #500]	@ (80028dc <HAL_I2C_Init+0x27c>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	bf94      	ite	ls
 80026ec:	2301      	movls	r3, #1
 80026ee:	2300      	movhi	r3, #0
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d001      	beq.n	80026fa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e0e7      	b.n	80028ca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	4a78      	ldr	r2, [pc, #480]	@ (80028e0 <HAL_I2C_Init+0x280>)
 80026fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002702:	0c9b      	lsrs	r3, r3, #18
 8002704:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	68ba      	ldr	r2, [r7, #8]
 8002716:	430a      	orrs	r2, r1
 8002718:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	6a1b      	ldr	r3, [r3, #32]
 8002720:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	4a6a      	ldr	r2, [pc, #424]	@ (80028d4 <HAL_I2C_Init+0x274>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d802      	bhi.n	8002734 <HAL_I2C_Init+0xd4>
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	3301      	adds	r3, #1
 8002732:	e009      	b.n	8002748 <HAL_I2C_Init+0xe8>
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800273a:	fb02 f303 	mul.w	r3, r2, r3
 800273e:	4a69      	ldr	r2, [pc, #420]	@ (80028e4 <HAL_I2C_Init+0x284>)
 8002740:	fba2 2303 	umull	r2, r3, r2, r3
 8002744:	099b      	lsrs	r3, r3, #6
 8002746:	3301      	adds	r3, #1
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	6812      	ldr	r2, [r2, #0]
 800274c:	430b      	orrs	r3, r1
 800274e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	69db      	ldr	r3, [r3, #28]
 8002756:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800275a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	495c      	ldr	r1, [pc, #368]	@ (80028d4 <HAL_I2C_Init+0x274>)
 8002764:	428b      	cmp	r3, r1
 8002766:	d819      	bhi.n	800279c <HAL_I2C_Init+0x13c>
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	1e59      	subs	r1, r3, #1
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	fbb1 f3f3 	udiv	r3, r1, r3
 8002776:	1c59      	adds	r1, r3, #1
 8002778:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800277c:	400b      	ands	r3, r1
 800277e:	2b00      	cmp	r3, #0
 8002780:	d00a      	beq.n	8002798 <HAL_I2C_Init+0x138>
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	1e59      	subs	r1, r3, #1
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	005b      	lsls	r3, r3, #1
 800278c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002790:	3301      	adds	r3, #1
 8002792:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002796:	e051      	b.n	800283c <HAL_I2C_Init+0x1dc>
 8002798:	2304      	movs	r3, #4
 800279a:	e04f      	b.n	800283c <HAL_I2C_Init+0x1dc>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d111      	bne.n	80027c8 <HAL_I2C_Init+0x168>
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	1e58      	subs	r0, r3, #1
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6859      	ldr	r1, [r3, #4]
 80027ac:	460b      	mov	r3, r1
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	440b      	add	r3, r1
 80027b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80027b6:	3301      	adds	r3, #1
 80027b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027bc:	2b00      	cmp	r3, #0
 80027be:	bf0c      	ite	eq
 80027c0:	2301      	moveq	r3, #1
 80027c2:	2300      	movne	r3, #0
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	e012      	b.n	80027ee <HAL_I2C_Init+0x18e>
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	1e58      	subs	r0, r3, #1
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6859      	ldr	r1, [r3, #4]
 80027d0:	460b      	mov	r3, r1
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	440b      	add	r3, r1
 80027d6:	0099      	lsls	r1, r3, #2
 80027d8:	440b      	add	r3, r1
 80027da:	fbb0 f3f3 	udiv	r3, r0, r3
 80027de:	3301      	adds	r3, #1
 80027e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	bf0c      	ite	eq
 80027e8:	2301      	moveq	r3, #1
 80027ea:	2300      	movne	r3, #0
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <HAL_I2C_Init+0x196>
 80027f2:	2301      	movs	r3, #1
 80027f4:	e022      	b.n	800283c <HAL_I2C_Init+0x1dc>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d10e      	bne.n	800281c <HAL_I2C_Init+0x1bc>
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	1e58      	subs	r0, r3, #1
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6859      	ldr	r1, [r3, #4]
 8002806:	460b      	mov	r3, r1
 8002808:	005b      	lsls	r3, r3, #1
 800280a:	440b      	add	r3, r1
 800280c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002810:	3301      	adds	r3, #1
 8002812:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002816:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800281a:	e00f      	b.n	800283c <HAL_I2C_Init+0x1dc>
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	1e58      	subs	r0, r3, #1
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6859      	ldr	r1, [r3, #4]
 8002824:	460b      	mov	r3, r1
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	440b      	add	r3, r1
 800282a:	0099      	lsls	r1, r3, #2
 800282c:	440b      	add	r3, r1
 800282e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002832:	3301      	adds	r3, #1
 8002834:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002838:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800283c:	6879      	ldr	r1, [r7, #4]
 800283e:	6809      	ldr	r1, [r1, #0]
 8002840:	4313      	orrs	r3, r2
 8002842:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	69da      	ldr	r2, [r3, #28]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6a1b      	ldr	r3, [r3, #32]
 8002856:	431a      	orrs	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	430a      	orrs	r2, r1
 800285e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800286a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	6911      	ldr	r1, [r2, #16]
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	68d2      	ldr	r2, [r2, #12]
 8002876:	4311      	orrs	r1, r2
 8002878:	687a      	ldr	r2, [r7, #4]
 800287a:	6812      	ldr	r2, [r2, #0]
 800287c:	430b      	orrs	r3, r1
 800287e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	695a      	ldr	r2, [r3, #20]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	699b      	ldr	r3, [r3, #24]
 8002892:	431a      	orrs	r2, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	430a      	orrs	r2, r1
 800289a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f042 0201 	orr.w	r2, r2, #1
 80028aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2220      	movs	r2, #32
 80028b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2200      	movs	r2, #0
 80028be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2200      	movs	r2, #0
 80028c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80028c8:	2300      	movs	r3, #0
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3710      	adds	r7, #16
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	000186a0 	.word	0x000186a0
 80028d8:	001e847f 	.word	0x001e847f
 80028dc:	003d08ff 	.word	0x003d08ff
 80028e0:	431bde83 	.word	0x431bde83
 80028e4:	10624dd3 	.word	0x10624dd3

080028e8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b088      	sub	sp, #32
 80028ec:	af02      	add	r7, sp, #8
 80028ee:	60f8      	str	r0, [r7, #12]
 80028f0:	607a      	str	r2, [r7, #4]
 80028f2:	461a      	mov	r2, r3
 80028f4:	460b      	mov	r3, r1
 80028f6:	817b      	strh	r3, [r7, #10]
 80028f8:	4613      	mov	r3, r2
 80028fa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80028fc:	f7fe ffe2 	bl	80018c4 <HAL_GetTick>
 8002900:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002908:	b2db      	uxtb	r3, r3
 800290a:	2b20      	cmp	r3, #32
 800290c:	f040 80e0 	bne.w	8002ad0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	9300      	str	r3, [sp, #0]
 8002914:	2319      	movs	r3, #25
 8002916:	2201      	movs	r2, #1
 8002918:	4970      	ldr	r1, [pc, #448]	@ (8002adc <HAL_I2C_Master_Transmit+0x1f4>)
 800291a:	68f8      	ldr	r0, [r7, #12]
 800291c:	f000 f964 	bl	8002be8 <I2C_WaitOnFlagUntilTimeout>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d001      	beq.n	800292a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002926:	2302      	movs	r3, #2
 8002928:	e0d3      	b.n	8002ad2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002930:	2b01      	cmp	r3, #1
 8002932:	d101      	bne.n	8002938 <HAL_I2C_Master_Transmit+0x50>
 8002934:	2302      	movs	r3, #2
 8002936:	e0cc      	b.n	8002ad2 <HAL_I2C_Master_Transmit+0x1ea>
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2201      	movs	r2, #1
 800293c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	2b01      	cmp	r3, #1
 800294c:	d007      	beq.n	800295e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f042 0201 	orr.w	r2, r2, #1
 800295c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800296c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2221      	movs	r2, #33	@ 0x21
 8002972:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2210      	movs	r2, #16
 800297a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2200      	movs	r2, #0
 8002982:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	687a      	ldr	r2, [r7, #4]
 8002988:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	893a      	ldrh	r2, [r7, #8]
 800298e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002994:	b29a      	uxth	r2, r3
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	4a50      	ldr	r2, [pc, #320]	@ (8002ae0 <HAL_I2C_Master_Transmit+0x1f8>)
 800299e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80029a0:	8979      	ldrh	r1, [r7, #10]
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	6a3a      	ldr	r2, [r7, #32]
 80029a6:	68f8      	ldr	r0, [r7, #12]
 80029a8:	f000 f89c 	bl	8002ae4 <I2C_MasterRequestWrite>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e08d      	b.n	8002ad2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029b6:	2300      	movs	r3, #0
 80029b8:	613b      	str	r3, [r7, #16]
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	695b      	ldr	r3, [r3, #20]
 80029c0:	613b      	str	r3, [r7, #16]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	699b      	ldr	r3, [r3, #24]
 80029c8:	613b      	str	r3, [r7, #16]
 80029ca:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80029cc:	e066      	b.n	8002a9c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029ce:	697a      	ldr	r2, [r7, #20]
 80029d0:	6a39      	ldr	r1, [r7, #32]
 80029d2:	68f8      	ldr	r0, [r7, #12]
 80029d4:	f000 fa22 	bl	8002e1c <I2C_WaitOnTXEFlagUntilTimeout>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d00d      	beq.n	80029fa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e2:	2b04      	cmp	r3, #4
 80029e4:	d107      	bne.n	80029f6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e06b      	b.n	8002ad2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029fe:	781a      	ldrb	r2, [r3, #0]
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a0a:	1c5a      	adds	r2, r3, #1
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a14:	b29b      	uxth	r3, r3
 8002a16:	3b01      	subs	r3, #1
 8002a18:	b29a      	uxth	r2, r3
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a22:	3b01      	subs	r3, #1
 8002a24:	b29a      	uxth	r2, r3
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	695b      	ldr	r3, [r3, #20]
 8002a30:	f003 0304 	and.w	r3, r3, #4
 8002a34:	2b04      	cmp	r3, #4
 8002a36:	d11b      	bne.n	8002a70 <HAL_I2C_Master_Transmit+0x188>
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d017      	beq.n	8002a70 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a44:	781a      	ldrb	r2, [r3, #0]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a50:	1c5a      	adds	r2, r3, #1
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a5a:	b29b      	uxth	r3, r3
 8002a5c:	3b01      	subs	r3, #1
 8002a5e:	b29a      	uxth	r2, r3
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a68:	3b01      	subs	r3, #1
 8002a6a:	b29a      	uxth	r2, r3
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a70:	697a      	ldr	r2, [r7, #20]
 8002a72:	6a39      	ldr	r1, [r7, #32]
 8002a74:	68f8      	ldr	r0, [r7, #12]
 8002a76:	f000 fa19 	bl	8002eac <I2C_WaitOnBTFFlagUntilTimeout>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d00d      	beq.n	8002a9c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a84:	2b04      	cmp	r3, #4
 8002a86:	d107      	bne.n	8002a98 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a96:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e01a      	b.n	8002ad2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d194      	bne.n	80029ce <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ab2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	2220      	movs	r2, #32
 8002ab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002acc:	2300      	movs	r3, #0
 8002ace:	e000      	b.n	8002ad2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002ad0:	2302      	movs	r3, #2
  }
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3718      	adds	r7, #24
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	00100002 	.word	0x00100002
 8002ae0:	ffff0000 	.word	0xffff0000

08002ae4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b088      	sub	sp, #32
 8002ae8:	af02      	add	r7, sp, #8
 8002aea:	60f8      	str	r0, [r7, #12]
 8002aec:	607a      	str	r2, [r7, #4]
 8002aee:	603b      	str	r3, [r7, #0]
 8002af0:	460b      	mov	r3, r1
 8002af2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	2b08      	cmp	r3, #8
 8002afe:	d006      	beq.n	8002b0e <I2C_MasterRequestWrite+0x2a>
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d003      	beq.n	8002b0e <I2C_MasterRequestWrite+0x2a>
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002b0c:	d108      	bne.n	8002b20 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b1c:	601a      	str	r2, [r3, #0]
 8002b1e:	e00b      	b.n	8002b38 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b24:	2b12      	cmp	r3, #18
 8002b26:	d107      	bne.n	8002b38 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b36:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	9300      	str	r3, [sp, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002b44:	68f8      	ldr	r0, [r7, #12]
 8002b46:	f000 f84f 	bl	8002be8 <I2C_WaitOnFlagUntilTimeout>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d00d      	beq.n	8002b6c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b5e:	d103      	bne.n	8002b68 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b66:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	e035      	b.n	8002bd8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	691b      	ldr	r3, [r3, #16]
 8002b70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b74:	d108      	bne.n	8002b88 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002b76:	897b      	ldrh	r3, [r7, #10]
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	461a      	mov	r2, r3
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002b84:	611a      	str	r2, [r3, #16]
 8002b86:	e01b      	b.n	8002bc0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002b88:	897b      	ldrh	r3, [r7, #10]
 8002b8a:	11db      	asrs	r3, r3, #7
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	f003 0306 	and.w	r3, r3, #6
 8002b92:	b2db      	uxtb	r3, r3
 8002b94:	f063 030f 	orn	r3, r3, #15
 8002b98:	b2da      	uxtb	r2, r3
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	687a      	ldr	r2, [r7, #4]
 8002ba4:	490e      	ldr	r1, [pc, #56]	@ (8002be0 <I2C_MasterRequestWrite+0xfc>)
 8002ba6:	68f8      	ldr	r0, [r7, #12]
 8002ba8:	f000 f898 	bl	8002cdc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bac:	4603      	mov	r3, r0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d001      	beq.n	8002bb6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e010      	b.n	8002bd8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002bb6:	897b      	ldrh	r3, [r7, #10]
 8002bb8:	b2da      	uxtb	r2, r3
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	687a      	ldr	r2, [r7, #4]
 8002bc4:	4907      	ldr	r1, [pc, #28]	@ (8002be4 <I2C_MasterRequestWrite+0x100>)
 8002bc6:	68f8      	ldr	r0, [r7, #12]
 8002bc8:	f000 f888 	bl	8002cdc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e000      	b.n	8002bd8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002bd6:	2300      	movs	r3, #0
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3718      	adds	r7, #24
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	00010008 	.word	0x00010008
 8002be4:	00010002 	.word	0x00010002

08002be8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	60f8      	str	r0, [r7, #12]
 8002bf0:	60b9      	str	r1, [r7, #8]
 8002bf2:	603b      	str	r3, [r7, #0]
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bf8:	e048      	b.n	8002c8c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c00:	d044      	beq.n	8002c8c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c02:	f7fe fe5f 	bl	80018c4 <HAL_GetTick>
 8002c06:	4602      	mov	r2, r0
 8002c08:	69bb      	ldr	r3, [r7, #24]
 8002c0a:	1ad3      	subs	r3, r2, r3
 8002c0c:	683a      	ldr	r2, [r7, #0]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d302      	bcc.n	8002c18 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d139      	bne.n	8002c8c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	0c1b      	lsrs	r3, r3, #16
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d10d      	bne.n	8002c3e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	695b      	ldr	r3, [r3, #20]
 8002c28:	43da      	mvns	r2, r3
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	b29b      	uxth	r3, r3
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	bf0c      	ite	eq
 8002c34:	2301      	moveq	r3, #1
 8002c36:	2300      	movne	r3, #0
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	e00c      	b.n	8002c58 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	699b      	ldr	r3, [r3, #24]
 8002c44:	43da      	mvns	r2, r3
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	4013      	ands	r3, r2
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	bf0c      	ite	eq
 8002c50:	2301      	moveq	r3, #1
 8002c52:	2300      	movne	r3, #0
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	461a      	mov	r2, r3
 8002c58:	79fb      	ldrb	r3, [r7, #7]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d116      	bne.n	8002c8c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2200      	movs	r2, #0
 8002c62:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2220      	movs	r2, #32
 8002c68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c78:	f043 0220 	orr.w	r2, r3, #32
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2200      	movs	r2, #0
 8002c84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e023      	b.n	8002cd4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	0c1b      	lsrs	r3, r3, #16
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d10d      	bne.n	8002cb2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	695b      	ldr	r3, [r3, #20]
 8002c9c:	43da      	mvns	r2, r3
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	bf0c      	ite	eq
 8002ca8:	2301      	moveq	r3, #1
 8002caa:	2300      	movne	r3, #0
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	461a      	mov	r2, r3
 8002cb0:	e00c      	b.n	8002ccc <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	699b      	ldr	r3, [r3, #24]
 8002cb8:	43da      	mvns	r2, r3
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	bf0c      	ite	eq
 8002cc4:	2301      	moveq	r3, #1
 8002cc6:	2300      	movne	r3, #0
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	461a      	mov	r2, r3
 8002ccc:	79fb      	ldrb	r3, [r7, #7]
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d093      	beq.n	8002bfa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002cd2:	2300      	movs	r3, #0
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	607a      	str	r2, [r7, #4]
 8002ce8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002cea:	e071      	b.n	8002dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	695b      	ldr	r3, [r3, #20]
 8002cf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cf6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cfa:	d123      	bne.n	8002d44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d0a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002d14:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2220      	movs	r2, #32
 8002d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2200      	movs	r2, #0
 8002d28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d30:	f043 0204 	orr.w	r2, r3, #4
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e067      	b.n	8002e14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d4a:	d041      	beq.n	8002dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d4c:	f7fe fdba 	bl	80018c4 <HAL_GetTick>
 8002d50:	4602      	mov	r2, r0
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d302      	bcc.n	8002d62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d136      	bne.n	8002dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	0c1b      	lsrs	r3, r3, #16
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d10c      	bne.n	8002d86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	695b      	ldr	r3, [r3, #20]
 8002d72:	43da      	mvns	r2, r3
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	4013      	ands	r3, r2
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	bf14      	ite	ne
 8002d7e:	2301      	movne	r3, #1
 8002d80:	2300      	moveq	r3, #0
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	e00b      	b.n	8002d9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	699b      	ldr	r3, [r3, #24]
 8002d8c:	43da      	mvns	r2, r3
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	4013      	ands	r3, r2
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	bf14      	ite	ne
 8002d98:	2301      	movne	r3, #1
 8002d9a:	2300      	moveq	r3, #0
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d016      	beq.n	8002dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2200      	movs	r2, #0
 8002da6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2220      	movs	r2, #32
 8002dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2200      	movs	r2, #0
 8002db4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dbc:	f043 0220 	orr.w	r2, r3, #32
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e021      	b.n	8002e14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	0c1b      	lsrs	r3, r3, #16
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d10c      	bne.n	8002df4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	695b      	ldr	r3, [r3, #20]
 8002de0:	43da      	mvns	r2, r3
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	4013      	ands	r3, r2
 8002de6:	b29b      	uxth	r3, r3
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	bf14      	ite	ne
 8002dec:	2301      	movne	r3, #1
 8002dee:	2300      	moveq	r3, #0
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	e00b      	b.n	8002e0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	699b      	ldr	r3, [r3, #24]
 8002dfa:	43da      	mvns	r2, r3
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	4013      	ands	r3, r2
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	bf14      	ite	ne
 8002e06:	2301      	movne	r3, #1
 8002e08:	2300      	moveq	r3, #0
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	f47f af6d 	bne.w	8002cec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002e12:	2300      	movs	r3, #0
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3710      	adds	r7, #16
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b084      	sub	sp, #16
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	60b9      	str	r1, [r7, #8]
 8002e26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e28:	e034      	b.n	8002e94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e2a:	68f8      	ldr	r0, [r7, #12]
 8002e2c:	f000 f886 	bl	8002f3c <I2C_IsAcknowledgeFailed>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d001      	beq.n	8002e3a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e034      	b.n	8002ea4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e40:	d028      	beq.n	8002e94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e42:	f7fe fd3f 	bl	80018c4 <HAL_GetTick>
 8002e46:	4602      	mov	r2, r0
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	68ba      	ldr	r2, [r7, #8]
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d302      	bcc.n	8002e58 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d11d      	bne.n	8002e94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	695b      	ldr	r3, [r3, #20]
 8002e5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e62:	2b80      	cmp	r3, #128	@ 0x80
 8002e64:	d016      	beq.n	8002e94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2220      	movs	r2, #32
 8002e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e80:	f043 0220 	orr.w	r2, r3, #32
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	e007      	b.n	8002ea4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	695b      	ldr	r3, [r3, #20]
 8002e9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e9e:	2b80      	cmp	r3, #128	@ 0x80
 8002ea0:	d1c3      	bne.n	8002e2a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ea2:	2300      	movs	r3, #0
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3710      	adds	r7, #16
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002eb8:	e034      	b.n	8002f24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002eba:	68f8      	ldr	r0, [r7, #12]
 8002ebc:	f000 f83e 	bl	8002f3c <I2C_IsAcknowledgeFailed>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e034      	b.n	8002f34 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ed0:	d028      	beq.n	8002f24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ed2:	f7fe fcf7 	bl	80018c4 <HAL_GetTick>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	68ba      	ldr	r2, [r7, #8]
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d302      	bcc.n	8002ee8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d11d      	bne.n	8002f24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	695b      	ldr	r3, [r3, #20]
 8002eee:	f003 0304 	and.w	r3, r3, #4
 8002ef2:	2b04      	cmp	r3, #4
 8002ef4:	d016      	beq.n	8002f24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2220      	movs	r2, #32
 8002f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2200      	movs	r2, #0
 8002f08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f10:	f043 0220 	orr.w	r2, r3, #32
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e007      	b.n	8002f34 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	695b      	ldr	r3, [r3, #20]
 8002f2a:	f003 0304 	and.w	r3, r3, #4
 8002f2e:	2b04      	cmp	r3, #4
 8002f30:	d1c3      	bne.n	8002eba <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002f32:	2300      	movs	r3, #0
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	3710      	adds	r7, #16
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}

08002f3c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	695b      	ldr	r3, [r3, #20]
 8002f4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f52:	d11b      	bne.n	8002f8c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002f5c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2220      	movs	r2, #32
 8002f68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f78:	f043 0204 	orr.w	r2, r3, #4
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e000      	b.n	8002f8e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002f8c:	2300      	movs	r3, #0
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	370c      	adds	r7, #12
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr
	...

08002f9c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b086      	sub	sp, #24
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d101      	bne.n	8002fae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e267      	b.n	800347e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 0301 	and.w	r3, r3, #1
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d075      	beq.n	80030a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002fba:	4b88      	ldr	r3, [pc, #544]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f003 030c 	and.w	r3, r3, #12
 8002fc2:	2b04      	cmp	r3, #4
 8002fc4:	d00c      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fc6:	4b85      	ldr	r3, [pc, #532]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002fce:	2b08      	cmp	r3, #8
 8002fd0:	d112      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fd2:	4b82      	ldr	r3, [pc, #520]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fda:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fde:	d10b      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fe0:	4b7e      	ldr	r3, [pc, #504]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d05b      	beq.n	80030a4 <HAL_RCC_OscConfig+0x108>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d157      	bne.n	80030a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e242      	b.n	800347e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003000:	d106      	bne.n	8003010 <HAL_RCC_OscConfig+0x74>
 8003002:	4b76      	ldr	r3, [pc, #472]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a75      	ldr	r2, [pc, #468]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 8003008:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800300c:	6013      	str	r3, [r2, #0]
 800300e:	e01d      	b.n	800304c <HAL_RCC_OscConfig+0xb0>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003018:	d10c      	bne.n	8003034 <HAL_RCC_OscConfig+0x98>
 800301a:	4b70      	ldr	r3, [pc, #448]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a6f      	ldr	r2, [pc, #444]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 8003020:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003024:	6013      	str	r3, [r2, #0]
 8003026:	4b6d      	ldr	r3, [pc, #436]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a6c      	ldr	r2, [pc, #432]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 800302c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003030:	6013      	str	r3, [r2, #0]
 8003032:	e00b      	b.n	800304c <HAL_RCC_OscConfig+0xb0>
 8003034:	4b69      	ldr	r3, [pc, #420]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a68      	ldr	r2, [pc, #416]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 800303a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800303e:	6013      	str	r3, [r2, #0]
 8003040:	4b66      	ldr	r3, [pc, #408]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a65      	ldr	r2, [pc, #404]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 8003046:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800304a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d013      	beq.n	800307c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003054:	f7fe fc36 	bl	80018c4 <HAL_GetTick>
 8003058:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800305a:	e008      	b.n	800306e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800305c:	f7fe fc32 	bl	80018c4 <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	2b64      	cmp	r3, #100	@ 0x64
 8003068:	d901      	bls.n	800306e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e207      	b.n	800347e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800306e:	4b5b      	ldr	r3, [pc, #364]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d0f0      	beq.n	800305c <HAL_RCC_OscConfig+0xc0>
 800307a:	e014      	b.n	80030a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800307c:	f7fe fc22 	bl	80018c4 <HAL_GetTick>
 8003080:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003082:	e008      	b.n	8003096 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003084:	f7fe fc1e 	bl	80018c4 <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	2b64      	cmp	r3, #100	@ 0x64
 8003090:	d901      	bls.n	8003096 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e1f3      	b.n	800347e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003096:	4b51      	ldr	r3, [pc, #324]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d1f0      	bne.n	8003084 <HAL_RCC_OscConfig+0xe8>
 80030a2:	e000      	b.n	80030a6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0302 	and.w	r3, r3, #2
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d063      	beq.n	800317a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80030b2:	4b4a      	ldr	r3, [pc, #296]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f003 030c 	and.w	r3, r3, #12
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d00b      	beq.n	80030d6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030be:	4b47      	ldr	r3, [pc, #284]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80030c6:	2b08      	cmp	r3, #8
 80030c8:	d11c      	bne.n	8003104 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030ca:	4b44      	ldr	r3, [pc, #272]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d116      	bne.n	8003104 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030d6:	4b41      	ldr	r3, [pc, #260]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d005      	beq.n	80030ee <HAL_RCC_OscConfig+0x152>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	68db      	ldr	r3, [r3, #12]
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d001      	beq.n	80030ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e1c7      	b.n	800347e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030ee:	4b3b      	ldr	r3, [pc, #236]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	691b      	ldr	r3, [r3, #16]
 80030fa:	00db      	lsls	r3, r3, #3
 80030fc:	4937      	ldr	r1, [pc, #220]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003102:	e03a      	b.n	800317a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d020      	beq.n	800314e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800310c:	4b34      	ldr	r3, [pc, #208]	@ (80031e0 <HAL_RCC_OscConfig+0x244>)
 800310e:	2201      	movs	r2, #1
 8003110:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003112:	f7fe fbd7 	bl	80018c4 <HAL_GetTick>
 8003116:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003118:	e008      	b.n	800312c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800311a:	f7fe fbd3 	bl	80018c4 <HAL_GetTick>
 800311e:	4602      	mov	r2, r0
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	1ad3      	subs	r3, r2, r3
 8003124:	2b02      	cmp	r3, #2
 8003126:	d901      	bls.n	800312c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003128:	2303      	movs	r3, #3
 800312a:	e1a8      	b.n	800347e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800312c:	4b2b      	ldr	r3, [pc, #172]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f003 0302 	and.w	r3, r3, #2
 8003134:	2b00      	cmp	r3, #0
 8003136:	d0f0      	beq.n	800311a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003138:	4b28      	ldr	r3, [pc, #160]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	691b      	ldr	r3, [r3, #16]
 8003144:	00db      	lsls	r3, r3, #3
 8003146:	4925      	ldr	r1, [pc, #148]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 8003148:	4313      	orrs	r3, r2
 800314a:	600b      	str	r3, [r1, #0]
 800314c:	e015      	b.n	800317a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800314e:	4b24      	ldr	r3, [pc, #144]	@ (80031e0 <HAL_RCC_OscConfig+0x244>)
 8003150:	2200      	movs	r2, #0
 8003152:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003154:	f7fe fbb6 	bl	80018c4 <HAL_GetTick>
 8003158:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800315a:	e008      	b.n	800316e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800315c:	f7fe fbb2 	bl	80018c4 <HAL_GetTick>
 8003160:	4602      	mov	r2, r0
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	2b02      	cmp	r3, #2
 8003168:	d901      	bls.n	800316e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800316a:	2303      	movs	r3, #3
 800316c:	e187      	b.n	800347e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800316e:	4b1b      	ldr	r3, [pc, #108]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0302 	and.w	r3, r3, #2
 8003176:	2b00      	cmp	r3, #0
 8003178:	d1f0      	bne.n	800315c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0308 	and.w	r3, r3, #8
 8003182:	2b00      	cmp	r3, #0
 8003184:	d036      	beq.n	80031f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	695b      	ldr	r3, [r3, #20]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d016      	beq.n	80031bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800318e:	4b15      	ldr	r3, [pc, #84]	@ (80031e4 <HAL_RCC_OscConfig+0x248>)
 8003190:	2201      	movs	r2, #1
 8003192:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003194:	f7fe fb96 	bl	80018c4 <HAL_GetTick>
 8003198:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800319a:	e008      	b.n	80031ae <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800319c:	f7fe fb92 	bl	80018c4 <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d901      	bls.n	80031ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e167      	b.n	800347e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ae:	4b0b      	ldr	r3, [pc, #44]	@ (80031dc <HAL_RCC_OscConfig+0x240>)
 80031b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031b2:	f003 0302 	and.w	r3, r3, #2
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d0f0      	beq.n	800319c <HAL_RCC_OscConfig+0x200>
 80031ba:	e01b      	b.n	80031f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031bc:	4b09      	ldr	r3, [pc, #36]	@ (80031e4 <HAL_RCC_OscConfig+0x248>)
 80031be:	2200      	movs	r2, #0
 80031c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031c2:	f7fe fb7f 	bl	80018c4 <HAL_GetTick>
 80031c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031c8:	e00e      	b.n	80031e8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031ca:	f7fe fb7b 	bl	80018c4 <HAL_GetTick>
 80031ce:	4602      	mov	r2, r0
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	2b02      	cmp	r3, #2
 80031d6:	d907      	bls.n	80031e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80031d8:	2303      	movs	r3, #3
 80031da:	e150      	b.n	800347e <HAL_RCC_OscConfig+0x4e2>
 80031dc:	40023800 	.word	0x40023800
 80031e0:	42470000 	.word	0x42470000
 80031e4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031e8:	4b88      	ldr	r3, [pc, #544]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 80031ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031ec:	f003 0302 	and.w	r3, r3, #2
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d1ea      	bne.n	80031ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0304 	and.w	r3, r3, #4
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	f000 8097 	beq.w	8003330 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003202:	2300      	movs	r3, #0
 8003204:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003206:	4b81      	ldr	r3, [pc, #516]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 8003208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800320e:	2b00      	cmp	r3, #0
 8003210:	d10f      	bne.n	8003232 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003212:	2300      	movs	r3, #0
 8003214:	60bb      	str	r3, [r7, #8]
 8003216:	4b7d      	ldr	r3, [pc, #500]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 8003218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800321a:	4a7c      	ldr	r2, [pc, #496]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 800321c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003220:	6413      	str	r3, [r2, #64]	@ 0x40
 8003222:	4b7a      	ldr	r3, [pc, #488]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 8003224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003226:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800322a:	60bb      	str	r3, [r7, #8]
 800322c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800322e:	2301      	movs	r3, #1
 8003230:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003232:	4b77      	ldr	r3, [pc, #476]	@ (8003410 <HAL_RCC_OscConfig+0x474>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800323a:	2b00      	cmp	r3, #0
 800323c:	d118      	bne.n	8003270 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800323e:	4b74      	ldr	r3, [pc, #464]	@ (8003410 <HAL_RCC_OscConfig+0x474>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a73      	ldr	r2, [pc, #460]	@ (8003410 <HAL_RCC_OscConfig+0x474>)
 8003244:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003248:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800324a:	f7fe fb3b 	bl	80018c4 <HAL_GetTick>
 800324e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003250:	e008      	b.n	8003264 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003252:	f7fe fb37 	bl	80018c4 <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	2b02      	cmp	r3, #2
 800325e:	d901      	bls.n	8003264 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e10c      	b.n	800347e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003264:	4b6a      	ldr	r3, [pc, #424]	@ (8003410 <HAL_RCC_OscConfig+0x474>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800326c:	2b00      	cmp	r3, #0
 800326e:	d0f0      	beq.n	8003252 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	2b01      	cmp	r3, #1
 8003276:	d106      	bne.n	8003286 <HAL_RCC_OscConfig+0x2ea>
 8003278:	4b64      	ldr	r3, [pc, #400]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 800327a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800327c:	4a63      	ldr	r2, [pc, #396]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 800327e:	f043 0301 	orr.w	r3, r3, #1
 8003282:	6713      	str	r3, [r2, #112]	@ 0x70
 8003284:	e01c      	b.n	80032c0 <HAL_RCC_OscConfig+0x324>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	2b05      	cmp	r3, #5
 800328c:	d10c      	bne.n	80032a8 <HAL_RCC_OscConfig+0x30c>
 800328e:	4b5f      	ldr	r3, [pc, #380]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 8003290:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003292:	4a5e      	ldr	r2, [pc, #376]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 8003294:	f043 0304 	orr.w	r3, r3, #4
 8003298:	6713      	str	r3, [r2, #112]	@ 0x70
 800329a:	4b5c      	ldr	r3, [pc, #368]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 800329c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800329e:	4a5b      	ldr	r2, [pc, #364]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 80032a0:	f043 0301 	orr.w	r3, r3, #1
 80032a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80032a6:	e00b      	b.n	80032c0 <HAL_RCC_OscConfig+0x324>
 80032a8:	4b58      	ldr	r3, [pc, #352]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 80032aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032ac:	4a57      	ldr	r2, [pc, #348]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 80032ae:	f023 0301 	bic.w	r3, r3, #1
 80032b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80032b4:	4b55      	ldr	r3, [pc, #340]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 80032b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032b8:	4a54      	ldr	r2, [pc, #336]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 80032ba:	f023 0304 	bic.w	r3, r3, #4
 80032be:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d015      	beq.n	80032f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032c8:	f7fe fafc 	bl	80018c4 <HAL_GetTick>
 80032cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ce:	e00a      	b.n	80032e6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032d0:	f7fe faf8 	bl	80018c4 <HAL_GetTick>
 80032d4:	4602      	mov	r2, r0
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032de:	4293      	cmp	r3, r2
 80032e0:	d901      	bls.n	80032e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e0cb      	b.n	800347e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032e6:	4b49      	ldr	r3, [pc, #292]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 80032e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032ea:	f003 0302 	and.w	r3, r3, #2
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d0ee      	beq.n	80032d0 <HAL_RCC_OscConfig+0x334>
 80032f2:	e014      	b.n	800331e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032f4:	f7fe fae6 	bl	80018c4 <HAL_GetTick>
 80032f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032fa:	e00a      	b.n	8003312 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032fc:	f7fe fae2 	bl	80018c4 <HAL_GetTick>
 8003300:	4602      	mov	r2, r0
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	f241 3288 	movw	r2, #5000	@ 0x1388
 800330a:	4293      	cmp	r3, r2
 800330c:	d901      	bls.n	8003312 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800330e:	2303      	movs	r3, #3
 8003310:	e0b5      	b.n	800347e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003312:	4b3e      	ldr	r3, [pc, #248]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 8003314:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003316:	f003 0302 	and.w	r3, r3, #2
 800331a:	2b00      	cmp	r3, #0
 800331c:	d1ee      	bne.n	80032fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800331e:	7dfb      	ldrb	r3, [r7, #23]
 8003320:	2b01      	cmp	r3, #1
 8003322:	d105      	bne.n	8003330 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003324:	4b39      	ldr	r3, [pc, #228]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 8003326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003328:	4a38      	ldr	r2, [pc, #224]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 800332a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800332e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	699b      	ldr	r3, [r3, #24]
 8003334:	2b00      	cmp	r3, #0
 8003336:	f000 80a1 	beq.w	800347c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800333a:	4b34      	ldr	r3, [pc, #208]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	f003 030c 	and.w	r3, r3, #12
 8003342:	2b08      	cmp	r3, #8
 8003344:	d05c      	beq.n	8003400 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	699b      	ldr	r3, [r3, #24]
 800334a:	2b02      	cmp	r3, #2
 800334c:	d141      	bne.n	80033d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800334e:	4b31      	ldr	r3, [pc, #196]	@ (8003414 <HAL_RCC_OscConfig+0x478>)
 8003350:	2200      	movs	r2, #0
 8003352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003354:	f7fe fab6 	bl	80018c4 <HAL_GetTick>
 8003358:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800335a:	e008      	b.n	800336e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800335c:	f7fe fab2 	bl	80018c4 <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	2b02      	cmp	r3, #2
 8003368:	d901      	bls.n	800336e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800336a:	2303      	movs	r3, #3
 800336c:	e087      	b.n	800347e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800336e:	4b27      	ldr	r3, [pc, #156]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003376:	2b00      	cmp	r3, #0
 8003378:	d1f0      	bne.n	800335c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	69da      	ldr	r2, [r3, #28]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a1b      	ldr	r3, [r3, #32]
 8003382:	431a      	orrs	r2, r3
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003388:	019b      	lsls	r3, r3, #6
 800338a:	431a      	orrs	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003390:	085b      	lsrs	r3, r3, #1
 8003392:	3b01      	subs	r3, #1
 8003394:	041b      	lsls	r3, r3, #16
 8003396:	431a      	orrs	r2, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800339c:	061b      	lsls	r3, r3, #24
 800339e:	491b      	ldr	r1, [pc, #108]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 80033a0:	4313      	orrs	r3, r2
 80033a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033a4:	4b1b      	ldr	r3, [pc, #108]	@ (8003414 <HAL_RCC_OscConfig+0x478>)
 80033a6:	2201      	movs	r2, #1
 80033a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033aa:	f7fe fa8b 	bl	80018c4 <HAL_GetTick>
 80033ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033b0:	e008      	b.n	80033c4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033b2:	f7fe fa87 	bl	80018c4 <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d901      	bls.n	80033c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e05c      	b.n	800347e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033c4:	4b11      	ldr	r3, [pc, #68]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d0f0      	beq.n	80033b2 <HAL_RCC_OscConfig+0x416>
 80033d0:	e054      	b.n	800347c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033d2:	4b10      	ldr	r3, [pc, #64]	@ (8003414 <HAL_RCC_OscConfig+0x478>)
 80033d4:	2200      	movs	r2, #0
 80033d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033d8:	f7fe fa74 	bl	80018c4 <HAL_GetTick>
 80033dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033de:	e008      	b.n	80033f2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033e0:	f7fe fa70 	bl	80018c4 <HAL_GetTick>
 80033e4:	4602      	mov	r2, r0
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	d901      	bls.n	80033f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80033ee:	2303      	movs	r3, #3
 80033f0:	e045      	b.n	800347e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033f2:	4b06      	ldr	r3, [pc, #24]	@ (800340c <HAL_RCC_OscConfig+0x470>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d1f0      	bne.n	80033e0 <HAL_RCC_OscConfig+0x444>
 80033fe:	e03d      	b.n	800347c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	699b      	ldr	r3, [r3, #24]
 8003404:	2b01      	cmp	r3, #1
 8003406:	d107      	bne.n	8003418 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e038      	b.n	800347e <HAL_RCC_OscConfig+0x4e2>
 800340c:	40023800 	.word	0x40023800
 8003410:	40007000 	.word	0x40007000
 8003414:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003418:	4b1b      	ldr	r3, [pc, #108]	@ (8003488 <HAL_RCC_OscConfig+0x4ec>)
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	699b      	ldr	r3, [r3, #24]
 8003422:	2b01      	cmp	r3, #1
 8003424:	d028      	beq.n	8003478 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003430:	429a      	cmp	r2, r3
 8003432:	d121      	bne.n	8003478 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800343e:	429a      	cmp	r2, r3
 8003440:	d11a      	bne.n	8003478 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003442:	68fa      	ldr	r2, [r7, #12]
 8003444:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003448:	4013      	ands	r3, r2
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800344e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003450:	4293      	cmp	r3, r2
 8003452:	d111      	bne.n	8003478 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800345e:	085b      	lsrs	r3, r3, #1
 8003460:	3b01      	subs	r3, #1
 8003462:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003464:	429a      	cmp	r2, r3
 8003466:	d107      	bne.n	8003478 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003472:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003474:	429a      	cmp	r2, r3
 8003476:	d001      	beq.n	800347c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e000      	b.n	800347e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800347c:	2300      	movs	r3, #0
}
 800347e:	4618      	mov	r0, r3
 8003480:	3718      	adds	r7, #24
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	40023800 	.word	0x40023800

0800348c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d101      	bne.n	80034a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e0cc      	b.n	800363a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034a0:	4b68      	ldr	r3, [pc, #416]	@ (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0307 	and.w	r3, r3, #7
 80034a8:	683a      	ldr	r2, [r7, #0]
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d90c      	bls.n	80034c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ae:	4b65      	ldr	r3, [pc, #404]	@ (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 80034b0:	683a      	ldr	r2, [r7, #0]
 80034b2:	b2d2      	uxtb	r2, r2
 80034b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034b6:	4b63      	ldr	r3, [pc, #396]	@ (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0307 	and.w	r3, r3, #7
 80034be:	683a      	ldr	r2, [r7, #0]
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d001      	beq.n	80034c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e0b8      	b.n	800363a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0302 	and.w	r3, r3, #2
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d020      	beq.n	8003516 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0304 	and.w	r3, r3, #4
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d005      	beq.n	80034ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034e0:	4b59      	ldr	r3, [pc, #356]	@ (8003648 <HAL_RCC_ClockConfig+0x1bc>)
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	4a58      	ldr	r2, [pc, #352]	@ (8003648 <HAL_RCC_ClockConfig+0x1bc>)
 80034e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80034ea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0308 	and.w	r3, r3, #8
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d005      	beq.n	8003504 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034f8:	4b53      	ldr	r3, [pc, #332]	@ (8003648 <HAL_RCC_ClockConfig+0x1bc>)
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	4a52      	ldr	r2, [pc, #328]	@ (8003648 <HAL_RCC_ClockConfig+0x1bc>)
 80034fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003502:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003504:	4b50      	ldr	r3, [pc, #320]	@ (8003648 <HAL_RCC_ClockConfig+0x1bc>)
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	494d      	ldr	r1, [pc, #308]	@ (8003648 <HAL_RCC_ClockConfig+0x1bc>)
 8003512:	4313      	orrs	r3, r2
 8003514:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0301 	and.w	r3, r3, #1
 800351e:	2b00      	cmp	r3, #0
 8003520:	d044      	beq.n	80035ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	2b01      	cmp	r3, #1
 8003528:	d107      	bne.n	800353a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800352a:	4b47      	ldr	r3, [pc, #284]	@ (8003648 <HAL_RCC_ClockConfig+0x1bc>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d119      	bne.n	800356a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e07f      	b.n	800363a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	2b02      	cmp	r3, #2
 8003540:	d003      	beq.n	800354a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003546:	2b03      	cmp	r3, #3
 8003548:	d107      	bne.n	800355a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800354a:	4b3f      	ldr	r3, [pc, #252]	@ (8003648 <HAL_RCC_ClockConfig+0x1bc>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d109      	bne.n	800356a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e06f      	b.n	800363a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800355a:	4b3b      	ldr	r3, [pc, #236]	@ (8003648 <HAL_RCC_ClockConfig+0x1bc>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0302 	and.w	r3, r3, #2
 8003562:	2b00      	cmp	r3, #0
 8003564:	d101      	bne.n	800356a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e067      	b.n	800363a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800356a:	4b37      	ldr	r3, [pc, #220]	@ (8003648 <HAL_RCC_ClockConfig+0x1bc>)
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	f023 0203 	bic.w	r2, r3, #3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	4934      	ldr	r1, [pc, #208]	@ (8003648 <HAL_RCC_ClockConfig+0x1bc>)
 8003578:	4313      	orrs	r3, r2
 800357a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800357c:	f7fe f9a2 	bl	80018c4 <HAL_GetTick>
 8003580:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003582:	e00a      	b.n	800359a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003584:	f7fe f99e 	bl	80018c4 <HAL_GetTick>
 8003588:	4602      	mov	r2, r0
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003592:	4293      	cmp	r3, r2
 8003594:	d901      	bls.n	800359a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e04f      	b.n	800363a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800359a:	4b2b      	ldr	r3, [pc, #172]	@ (8003648 <HAL_RCC_ClockConfig+0x1bc>)
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	f003 020c 	and.w	r2, r3, #12
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	009b      	lsls	r3, r3, #2
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d1eb      	bne.n	8003584 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035ac:	4b25      	ldr	r3, [pc, #148]	@ (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f003 0307 	and.w	r3, r3, #7
 80035b4:	683a      	ldr	r2, [r7, #0]
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d20c      	bcs.n	80035d4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035ba:	4b22      	ldr	r3, [pc, #136]	@ (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 80035bc:	683a      	ldr	r2, [r7, #0]
 80035be:	b2d2      	uxtb	r2, r2
 80035c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035c2:	4b20      	ldr	r3, [pc, #128]	@ (8003644 <HAL_RCC_ClockConfig+0x1b8>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0307 	and.w	r3, r3, #7
 80035ca:	683a      	ldr	r2, [r7, #0]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d001      	beq.n	80035d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e032      	b.n	800363a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0304 	and.w	r3, r3, #4
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d008      	beq.n	80035f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035e0:	4b19      	ldr	r3, [pc, #100]	@ (8003648 <HAL_RCC_ClockConfig+0x1bc>)
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	4916      	ldr	r1, [pc, #88]	@ (8003648 <HAL_RCC_ClockConfig+0x1bc>)
 80035ee:	4313      	orrs	r3, r2
 80035f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0308 	and.w	r3, r3, #8
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d009      	beq.n	8003612 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035fe:	4b12      	ldr	r3, [pc, #72]	@ (8003648 <HAL_RCC_ClockConfig+0x1bc>)
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	691b      	ldr	r3, [r3, #16]
 800360a:	00db      	lsls	r3, r3, #3
 800360c:	490e      	ldr	r1, [pc, #56]	@ (8003648 <HAL_RCC_ClockConfig+0x1bc>)
 800360e:	4313      	orrs	r3, r2
 8003610:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003612:	f000 f821 	bl	8003658 <HAL_RCC_GetSysClockFreq>
 8003616:	4602      	mov	r2, r0
 8003618:	4b0b      	ldr	r3, [pc, #44]	@ (8003648 <HAL_RCC_ClockConfig+0x1bc>)
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	091b      	lsrs	r3, r3, #4
 800361e:	f003 030f 	and.w	r3, r3, #15
 8003622:	490a      	ldr	r1, [pc, #40]	@ (800364c <HAL_RCC_ClockConfig+0x1c0>)
 8003624:	5ccb      	ldrb	r3, [r1, r3]
 8003626:	fa22 f303 	lsr.w	r3, r2, r3
 800362a:	4a09      	ldr	r2, [pc, #36]	@ (8003650 <HAL_RCC_ClockConfig+0x1c4>)
 800362c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800362e:	4b09      	ldr	r3, [pc, #36]	@ (8003654 <HAL_RCC_ClockConfig+0x1c8>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4618      	mov	r0, r3
 8003634:	f7fe f902 	bl	800183c <HAL_InitTick>

  return HAL_OK;
 8003638:	2300      	movs	r3, #0
}
 800363a:	4618      	mov	r0, r3
 800363c:	3710      	adds	r7, #16
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	40023c00 	.word	0x40023c00
 8003648:	40023800 	.word	0x40023800
 800364c:	0800559c 	.word	0x0800559c
 8003650:	2000003c 	.word	0x2000003c
 8003654:	20000040 	.word	0x20000040

08003658 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003658:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800365c:	b094      	sub	sp, #80	@ 0x50
 800365e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003660:	2300      	movs	r3, #0
 8003662:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003664:	2300      	movs	r3, #0
 8003666:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003668:	2300      	movs	r3, #0
 800366a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800366c:	2300      	movs	r3, #0
 800366e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003670:	4b79      	ldr	r3, [pc, #484]	@ (8003858 <HAL_RCC_GetSysClockFreq+0x200>)
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f003 030c 	and.w	r3, r3, #12
 8003678:	2b08      	cmp	r3, #8
 800367a:	d00d      	beq.n	8003698 <HAL_RCC_GetSysClockFreq+0x40>
 800367c:	2b08      	cmp	r3, #8
 800367e:	f200 80e1 	bhi.w	8003844 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003682:	2b00      	cmp	r3, #0
 8003684:	d002      	beq.n	800368c <HAL_RCC_GetSysClockFreq+0x34>
 8003686:	2b04      	cmp	r3, #4
 8003688:	d003      	beq.n	8003692 <HAL_RCC_GetSysClockFreq+0x3a>
 800368a:	e0db      	b.n	8003844 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800368c:	4b73      	ldr	r3, [pc, #460]	@ (800385c <HAL_RCC_GetSysClockFreq+0x204>)
 800368e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003690:	e0db      	b.n	800384a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003692:	4b73      	ldr	r3, [pc, #460]	@ (8003860 <HAL_RCC_GetSysClockFreq+0x208>)
 8003694:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003696:	e0d8      	b.n	800384a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003698:	4b6f      	ldr	r3, [pc, #444]	@ (8003858 <HAL_RCC_GetSysClockFreq+0x200>)
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80036a0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036a2:	4b6d      	ldr	r3, [pc, #436]	@ (8003858 <HAL_RCC_GetSysClockFreq+0x200>)
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d063      	beq.n	8003776 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036ae:	4b6a      	ldr	r3, [pc, #424]	@ (8003858 <HAL_RCC_GetSysClockFreq+0x200>)
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	099b      	lsrs	r3, r3, #6
 80036b4:	2200      	movs	r2, #0
 80036b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80036b8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80036ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80036c2:	2300      	movs	r3, #0
 80036c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80036c6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80036ca:	4622      	mov	r2, r4
 80036cc:	462b      	mov	r3, r5
 80036ce:	f04f 0000 	mov.w	r0, #0
 80036d2:	f04f 0100 	mov.w	r1, #0
 80036d6:	0159      	lsls	r1, r3, #5
 80036d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036dc:	0150      	lsls	r0, r2, #5
 80036de:	4602      	mov	r2, r0
 80036e0:	460b      	mov	r3, r1
 80036e2:	4621      	mov	r1, r4
 80036e4:	1a51      	subs	r1, r2, r1
 80036e6:	6139      	str	r1, [r7, #16]
 80036e8:	4629      	mov	r1, r5
 80036ea:	eb63 0301 	sbc.w	r3, r3, r1
 80036ee:	617b      	str	r3, [r7, #20]
 80036f0:	f04f 0200 	mov.w	r2, #0
 80036f4:	f04f 0300 	mov.w	r3, #0
 80036f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80036fc:	4659      	mov	r1, fp
 80036fe:	018b      	lsls	r3, r1, #6
 8003700:	4651      	mov	r1, sl
 8003702:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003706:	4651      	mov	r1, sl
 8003708:	018a      	lsls	r2, r1, #6
 800370a:	4651      	mov	r1, sl
 800370c:	ebb2 0801 	subs.w	r8, r2, r1
 8003710:	4659      	mov	r1, fp
 8003712:	eb63 0901 	sbc.w	r9, r3, r1
 8003716:	f04f 0200 	mov.w	r2, #0
 800371a:	f04f 0300 	mov.w	r3, #0
 800371e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003722:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003726:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800372a:	4690      	mov	r8, r2
 800372c:	4699      	mov	r9, r3
 800372e:	4623      	mov	r3, r4
 8003730:	eb18 0303 	adds.w	r3, r8, r3
 8003734:	60bb      	str	r3, [r7, #8]
 8003736:	462b      	mov	r3, r5
 8003738:	eb49 0303 	adc.w	r3, r9, r3
 800373c:	60fb      	str	r3, [r7, #12]
 800373e:	f04f 0200 	mov.w	r2, #0
 8003742:	f04f 0300 	mov.w	r3, #0
 8003746:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800374a:	4629      	mov	r1, r5
 800374c:	024b      	lsls	r3, r1, #9
 800374e:	4621      	mov	r1, r4
 8003750:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003754:	4621      	mov	r1, r4
 8003756:	024a      	lsls	r2, r1, #9
 8003758:	4610      	mov	r0, r2
 800375a:	4619      	mov	r1, r3
 800375c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800375e:	2200      	movs	r2, #0
 8003760:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003762:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003764:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003768:	f7fc fd8a 	bl	8000280 <__aeabi_uldivmod>
 800376c:	4602      	mov	r2, r0
 800376e:	460b      	mov	r3, r1
 8003770:	4613      	mov	r3, r2
 8003772:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003774:	e058      	b.n	8003828 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003776:	4b38      	ldr	r3, [pc, #224]	@ (8003858 <HAL_RCC_GetSysClockFreq+0x200>)
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	099b      	lsrs	r3, r3, #6
 800377c:	2200      	movs	r2, #0
 800377e:	4618      	mov	r0, r3
 8003780:	4611      	mov	r1, r2
 8003782:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003786:	623b      	str	r3, [r7, #32]
 8003788:	2300      	movs	r3, #0
 800378a:	627b      	str	r3, [r7, #36]	@ 0x24
 800378c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003790:	4642      	mov	r2, r8
 8003792:	464b      	mov	r3, r9
 8003794:	f04f 0000 	mov.w	r0, #0
 8003798:	f04f 0100 	mov.w	r1, #0
 800379c:	0159      	lsls	r1, r3, #5
 800379e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037a2:	0150      	lsls	r0, r2, #5
 80037a4:	4602      	mov	r2, r0
 80037a6:	460b      	mov	r3, r1
 80037a8:	4641      	mov	r1, r8
 80037aa:	ebb2 0a01 	subs.w	sl, r2, r1
 80037ae:	4649      	mov	r1, r9
 80037b0:	eb63 0b01 	sbc.w	fp, r3, r1
 80037b4:	f04f 0200 	mov.w	r2, #0
 80037b8:	f04f 0300 	mov.w	r3, #0
 80037bc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80037c0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80037c4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80037c8:	ebb2 040a 	subs.w	r4, r2, sl
 80037cc:	eb63 050b 	sbc.w	r5, r3, fp
 80037d0:	f04f 0200 	mov.w	r2, #0
 80037d4:	f04f 0300 	mov.w	r3, #0
 80037d8:	00eb      	lsls	r3, r5, #3
 80037da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037de:	00e2      	lsls	r2, r4, #3
 80037e0:	4614      	mov	r4, r2
 80037e2:	461d      	mov	r5, r3
 80037e4:	4643      	mov	r3, r8
 80037e6:	18e3      	adds	r3, r4, r3
 80037e8:	603b      	str	r3, [r7, #0]
 80037ea:	464b      	mov	r3, r9
 80037ec:	eb45 0303 	adc.w	r3, r5, r3
 80037f0:	607b      	str	r3, [r7, #4]
 80037f2:	f04f 0200 	mov.w	r2, #0
 80037f6:	f04f 0300 	mov.w	r3, #0
 80037fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80037fe:	4629      	mov	r1, r5
 8003800:	028b      	lsls	r3, r1, #10
 8003802:	4621      	mov	r1, r4
 8003804:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003808:	4621      	mov	r1, r4
 800380a:	028a      	lsls	r2, r1, #10
 800380c:	4610      	mov	r0, r2
 800380e:	4619      	mov	r1, r3
 8003810:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003812:	2200      	movs	r2, #0
 8003814:	61bb      	str	r3, [r7, #24]
 8003816:	61fa      	str	r2, [r7, #28]
 8003818:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800381c:	f7fc fd30 	bl	8000280 <__aeabi_uldivmod>
 8003820:	4602      	mov	r2, r0
 8003822:	460b      	mov	r3, r1
 8003824:	4613      	mov	r3, r2
 8003826:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003828:	4b0b      	ldr	r3, [pc, #44]	@ (8003858 <HAL_RCC_GetSysClockFreq+0x200>)
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	0c1b      	lsrs	r3, r3, #16
 800382e:	f003 0303 	and.w	r3, r3, #3
 8003832:	3301      	adds	r3, #1
 8003834:	005b      	lsls	r3, r3, #1
 8003836:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003838:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800383a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800383c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003840:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003842:	e002      	b.n	800384a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003844:	4b05      	ldr	r3, [pc, #20]	@ (800385c <HAL_RCC_GetSysClockFreq+0x204>)
 8003846:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003848:	bf00      	nop
    }
  }
  return sysclockfreq;
 800384a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800384c:	4618      	mov	r0, r3
 800384e:	3750      	adds	r7, #80	@ 0x50
 8003850:	46bd      	mov	sp, r7
 8003852:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003856:	bf00      	nop
 8003858:	40023800 	.word	0x40023800
 800385c:	00f42400 	.word	0x00f42400
 8003860:	007a1200 	.word	0x007a1200

08003864 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003864:	b480      	push	{r7}
 8003866:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003868:	4b03      	ldr	r3, [pc, #12]	@ (8003878 <HAL_RCC_GetHCLKFreq+0x14>)
 800386a:	681b      	ldr	r3, [r3, #0]
}
 800386c:	4618      	mov	r0, r3
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr
 8003876:	bf00      	nop
 8003878:	2000003c 	.word	0x2000003c

0800387c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003880:	f7ff fff0 	bl	8003864 <HAL_RCC_GetHCLKFreq>
 8003884:	4602      	mov	r2, r0
 8003886:	4b05      	ldr	r3, [pc, #20]	@ (800389c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	0a9b      	lsrs	r3, r3, #10
 800388c:	f003 0307 	and.w	r3, r3, #7
 8003890:	4903      	ldr	r1, [pc, #12]	@ (80038a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003892:	5ccb      	ldrb	r3, [r1, r3]
 8003894:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003898:	4618      	mov	r0, r3
 800389a:	bd80      	pop	{r7, pc}
 800389c:	40023800 	.word	0x40023800
 80038a0:	080055ac 	.word	0x080055ac

080038a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d101      	bne.n	80038b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e041      	b.n	800393a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d106      	bne.n	80038d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f7fd fe26 	bl	800151c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2202      	movs	r2, #2
 80038d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	3304      	adds	r3, #4
 80038e0:	4619      	mov	r1, r3
 80038e2:	4610      	mov	r0, r2
 80038e4:	f000 fa70 	bl	8003dc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003938:	2300      	movs	r3, #0
}
 800393a:	4618      	mov	r0, r3
 800393c:	3708      	adds	r7, #8
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
	...

08003944 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003944:	b480      	push	{r7}
 8003946:	b085      	sub	sp, #20
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003952:	b2db      	uxtb	r3, r3
 8003954:	2b01      	cmp	r3, #1
 8003956:	d001      	beq.n	800395c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e044      	b.n	80039e6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2202      	movs	r2, #2
 8003960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	68da      	ldr	r2, [r3, #12]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f042 0201 	orr.w	r2, r2, #1
 8003972:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a1e      	ldr	r2, [pc, #120]	@ (80039f4 <HAL_TIM_Base_Start_IT+0xb0>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d018      	beq.n	80039b0 <HAL_TIM_Base_Start_IT+0x6c>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003986:	d013      	beq.n	80039b0 <HAL_TIM_Base_Start_IT+0x6c>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a1a      	ldr	r2, [pc, #104]	@ (80039f8 <HAL_TIM_Base_Start_IT+0xb4>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d00e      	beq.n	80039b0 <HAL_TIM_Base_Start_IT+0x6c>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a19      	ldr	r2, [pc, #100]	@ (80039fc <HAL_TIM_Base_Start_IT+0xb8>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d009      	beq.n	80039b0 <HAL_TIM_Base_Start_IT+0x6c>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a17      	ldr	r2, [pc, #92]	@ (8003a00 <HAL_TIM_Base_Start_IT+0xbc>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d004      	beq.n	80039b0 <HAL_TIM_Base_Start_IT+0x6c>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a16      	ldr	r2, [pc, #88]	@ (8003a04 <HAL_TIM_Base_Start_IT+0xc0>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d111      	bne.n	80039d4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f003 0307 	and.w	r3, r3, #7
 80039ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2b06      	cmp	r3, #6
 80039c0:	d010      	beq.n	80039e4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f042 0201 	orr.w	r2, r2, #1
 80039d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039d2:	e007      	b.n	80039e4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f042 0201 	orr.w	r2, r2, #1
 80039e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039e4:	2300      	movs	r3, #0
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3714      	adds	r7, #20
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	40010000 	.word	0x40010000
 80039f8:	40000400 	.word	0x40000400
 80039fc:	40000800 	.word	0x40000800
 8003a00:	40000c00 	.word	0x40000c00
 8003a04:	40014000 	.word	0x40014000

08003a08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	691b      	ldr	r3, [r3, #16]
 8003a1e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	f003 0302 	and.w	r3, r3, #2
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d020      	beq.n	8003a6c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	f003 0302 	and.w	r3, r3, #2
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d01b      	beq.n	8003a6c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f06f 0202 	mvn.w	r2, #2
 8003a3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2201      	movs	r2, #1
 8003a42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	699b      	ldr	r3, [r3, #24]
 8003a4a:	f003 0303 	and.w	r3, r3, #3
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d003      	beq.n	8003a5a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f000 f999 	bl	8003d8a <HAL_TIM_IC_CaptureCallback>
 8003a58:	e005      	b.n	8003a66 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f000 f98b 	bl	8003d76 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f000 f99c 	bl	8003d9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	f003 0304 	and.w	r3, r3, #4
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d020      	beq.n	8003ab8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	f003 0304 	and.w	r3, r3, #4
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d01b      	beq.n	8003ab8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f06f 0204 	mvn.w	r2, #4
 8003a88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2202      	movs	r2, #2
 8003a8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	699b      	ldr	r3, [r3, #24]
 8003a96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d003      	beq.n	8003aa6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f000 f973 	bl	8003d8a <HAL_TIM_IC_CaptureCallback>
 8003aa4:	e005      	b.n	8003ab2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f000 f965 	bl	8003d76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f000 f976 	bl	8003d9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	f003 0308 	and.w	r3, r3, #8
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d020      	beq.n	8003b04 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f003 0308 	and.w	r3, r3, #8
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d01b      	beq.n	8003b04 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f06f 0208 	mvn.w	r2, #8
 8003ad4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2204      	movs	r2, #4
 8003ada:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	69db      	ldr	r3, [r3, #28]
 8003ae2:	f003 0303 	and.w	r3, r3, #3
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d003      	beq.n	8003af2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f000 f94d 	bl	8003d8a <HAL_TIM_IC_CaptureCallback>
 8003af0:	e005      	b.n	8003afe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f000 f93f 	bl	8003d76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	f000 f950 	bl	8003d9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2200      	movs	r2, #0
 8003b02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	f003 0310 	and.w	r3, r3, #16
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d020      	beq.n	8003b50 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	f003 0310 	and.w	r3, r3, #16
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d01b      	beq.n	8003b50 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f06f 0210 	mvn.w	r2, #16
 8003b20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2208      	movs	r2, #8
 8003b26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	69db      	ldr	r3, [r3, #28]
 8003b2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d003      	beq.n	8003b3e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f000 f927 	bl	8003d8a <HAL_TIM_IC_CaptureCallback>
 8003b3c:	e005      	b.n	8003b4a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f000 f919 	bl	8003d76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	f000 f92a 	bl	8003d9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	f003 0301 	and.w	r3, r3, #1
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d00c      	beq.n	8003b74 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	f003 0301 	and.w	r3, r3, #1
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d007      	beq.n	8003b74 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f06f 0201 	mvn.w	r2, #1
 8003b6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f7fd fbb8 	bl	80012e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00c      	beq.n	8003b98 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d007      	beq.n	8003b98 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003b90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f000 fab0 	bl	80040f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d00c      	beq.n	8003bbc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d007      	beq.n	8003bbc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003bb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	f000 f8fb 	bl	8003db2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	f003 0320 	and.w	r3, r3, #32
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d00c      	beq.n	8003be0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	f003 0320 	and.w	r3, r3, #32
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d007      	beq.n	8003be0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f06f 0220 	mvn.w	r2, #32
 8003bd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f000 fa82 	bl	80040e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003be0:	bf00      	nop
 8003be2:	3710      	adds	r7, #16
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}

08003be8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b084      	sub	sp, #16
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d101      	bne.n	8003c04 <HAL_TIM_ConfigClockSource+0x1c>
 8003c00:	2302      	movs	r3, #2
 8003c02:	e0b4      	b.n	8003d6e <HAL_TIM_ConfigClockSource+0x186>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2202      	movs	r2, #2
 8003c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003c22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003c2a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	68ba      	ldr	r2, [r7, #8]
 8003c32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c3c:	d03e      	beq.n	8003cbc <HAL_TIM_ConfigClockSource+0xd4>
 8003c3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c42:	f200 8087 	bhi.w	8003d54 <HAL_TIM_ConfigClockSource+0x16c>
 8003c46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c4a:	f000 8086 	beq.w	8003d5a <HAL_TIM_ConfigClockSource+0x172>
 8003c4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c52:	d87f      	bhi.n	8003d54 <HAL_TIM_ConfigClockSource+0x16c>
 8003c54:	2b70      	cmp	r3, #112	@ 0x70
 8003c56:	d01a      	beq.n	8003c8e <HAL_TIM_ConfigClockSource+0xa6>
 8003c58:	2b70      	cmp	r3, #112	@ 0x70
 8003c5a:	d87b      	bhi.n	8003d54 <HAL_TIM_ConfigClockSource+0x16c>
 8003c5c:	2b60      	cmp	r3, #96	@ 0x60
 8003c5e:	d050      	beq.n	8003d02 <HAL_TIM_ConfigClockSource+0x11a>
 8003c60:	2b60      	cmp	r3, #96	@ 0x60
 8003c62:	d877      	bhi.n	8003d54 <HAL_TIM_ConfigClockSource+0x16c>
 8003c64:	2b50      	cmp	r3, #80	@ 0x50
 8003c66:	d03c      	beq.n	8003ce2 <HAL_TIM_ConfigClockSource+0xfa>
 8003c68:	2b50      	cmp	r3, #80	@ 0x50
 8003c6a:	d873      	bhi.n	8003d54 <HAL_TIM_ConfigClockSource+0x16c>
 8003c6c:	2b40      	cmp	r3, #64	@ 0x40
 8003c6e:	d058      	beq.n	8003d22 <HAL_TIM_ConfigClockSource+0x13a>
 8003c70:	2b40      	cmp	r3, #64	@ 0x40
 8003c72:	d86f      	bhi.n	8003d54 <HAL_TIM_ConfigClockSource+0x16c>
 8003c74:	2b30      	cmp	r3, #48	@ 0x30
 8003c76:	d064      	beq.n	8003d42 <HAL_TIM_ConfigClockSource+0x15a>
 8003c78:	2b30      	cmp	r3, #48	@ 0x30
 8003c7a:	d86b      	bhi.n	8003d54 <HAL_TIM_ConfigClockSource+0x16c>
 8003c7c:	2b20      	cmp	r3, #32
 8003c7e:	d060      	beq.n	8003d42 <HAL_TIM_ConfigClockSource+0x15a>
 8003c80:	2b20      	cmp	r3, #32
 8003c82:	d867      	bhi.n	8003d54 <HAL_TIM_ConfigClockSource+0x16c>
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d05c      	beq.n	8003d42 <HAL_TIM_ConfigClockSource+0x15a>
 8003c88:	2b10      	cmp	r3, #16
 8003c8a:	d05a      	beq.n	8003d42 <HAL_TIM_ConfigClockSource+0x15a>
 8003c8c:	e062      	b.n	8003d54 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c9e:	f000 f993 	bl	8003fc8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003cb0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	68ba      	ldr	r2, [r7, #8]
 8003cb8:	609a      	str	r2, [r3, #8]
      break;
 8003cba:	e04f      	b.n	8003d5c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003ccc:	f000 f97c 	bl	8003fc8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	689a      	ldr	r2, [r3, #8]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003cde:	609a      	str	r2, [r3, #8]
      break;
 8003ce0:	e03c      	b.n	8003d5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cee:	461a      	mov	r2, r3
 8003cf0:	f000 f8f0 	bl	8003ed4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	2150      	movs	r1, #80	@ 0x50
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f000 f949 	bl	8003f92 <TIM_ITRx_SetConfig>
      break;
 8003d00:	e02c      	b.n	8003d5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d0e:	461a      	mov	r2, r3
 8003d10:	f000 f90f 	bl	8003f32 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	2160      	movs	r1, #96	@ 0x60
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f000 f939 	bl	8003f92 <TIM_ITRx_SetConfig>
      break;
 8003d20:	e01c      	b.n	8003d5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d2e:	461a      	mov	r2, r3
 8003d30:	f000 f8d0 	bl	8003ed4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	2140      	movs	r1, #64	@ 0x40
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f000 f929 	bl	8003f92 <TIM_ITRx_SetConfig>
      break;
 8003d40:	e00c      	b.n	8003d5c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	4610      	mov	r0, r2
 8003d4e:	f000 f920 	bl	8003f92 <TIM_ITRx_SetConfig>
      break;
 8003d52:	e003      	b.n	8003d5c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	73fb      	strb	r3, [r7, #15]
      break;
 8003d58:	e000      	b.n	8003d5c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003d5a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2200      	movs	r2, #0
 8003d68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003d6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3710      	adds	r7, #16
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}

08003d76 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d76:	b480      	push	{r7}
 8003d78:	b083      	sub	sp, #12
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d7e:	bf00      	nop
 8003d80:	370c      	adds	r7, #12
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr

08003d8a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003d8a:	b480      	push	{r7}
 8003d8c:	b083      	sub	sp, #12
 8003d8e:	af00      	add	r7, sp, #0
 8003d90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003d92:	bf00      	nop
 8003d94:	370c      	adds	r7, #12
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr

08003d9e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003d9e:	b480      	push	{r7}
 8003da0:	b083      	sub	sp, #12
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003da6:	bf00      	nop
 8003da8:	370c      	adds	r7, #12
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr

08003db2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003db2:	b480      	push	{r7}
 8003db4:	b083      	sub	sp, #12
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003dba:	bf00      	nop
 8003dbc:	370c      	adds	r7, #12
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr
	...

08003dc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b085      	sub	sp, #20
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
 8003dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	4a37      	ldr	r2, [pc, #220]	@ (8003eb8 <TIM_Base_SetConfig+0xf0>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d00f      	beq.n	8003e00 <TIM_Base_SetConfig+0x38>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003de6:	d00b      	beq.n	8003e00 <TIM_Base_SetConfig+0x38>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	4a34      	ldr	r2, [pc, #208]	@ (8003ebc <TIM_Base_SetConfig+0xf4>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d007      	beq.n	8003e00 <TIM_Base_SetConfig+0x38>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	4a33      	ldr	r2, [pc, #204]	@ (8003ec0 <TIM_Base_SetConfig+0xf8>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d003      	beq.n	8003e00 <TIM_Base_SetConfig+0x38>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	4a32      	ldr	r2, [pc, #200]	@ (8003ec4 <TIM_Base_SetConfig+0xfc>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d108      	bne.n	8003e12 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	68fa      	ldr	r2, [r7, #12]
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a28      	ldr	r2, [pc, #160]	@ (8003eb8 <TIM_Base_SetConfig+0xf0>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d01b      	beq.n	8003e52 <TIM_Base_SetConfig+0x8a>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e20:	d017      	beq.n	8003e52 <TIM_Base_SetConfig+0x8a>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a25      	ldr	r2, [pc, #148]	@ (8003ebc <TIM_Base_SetConfig+0xf4>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d013      	beq.n	8003e52 <TIM_Base_SetConfig+0x8a>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	4a24      	ldr	r2, [pc, #144]	@ (8003ec0 <TIM_Base_SetConfig+0xf8>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d00f      	beq.n	8003e52 <TIM_Base_SetConfig+0x8a>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	4a23      	ldr	r2, [pc, #140]	@ (8003ec4 <TIM_Base_SetConfig+0xfc>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d00b      	beq.n	8003e52 <TIM_Base_SetConfig+0x8a>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	4a22      	ldr	r2, [pc, #136]	@ (8003ec8 <TIM_Base_SetConfig+0x100>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d007      	beq.n	8003e52 <TIM_Base_SetConfig+0x8a>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	4a21      	ldr	r2, [pc, #132]	@ (8003ecc <TIM_Base_SetConfig+0x104>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d003      	beq.n	8003e52 <TIM_Base_SetConfig+0x8a>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a20      	ldr	r2, [pc, #128]	@ (8003ed0 <TIM_Base_SetConfig+0x108>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d108      	bne.n	8003e64 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	68db      	ldr	r3, [r3, #12]
 8003e5e:	68fa      	ldr	r2, [r7, #12]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	695b      	ldr	r3, [r3, #20]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	689a      	ldr	r2, [r3, #8]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a0c      	ldr	r2, [pc, #48]	@ (8003eb8 <TIM_Base_SetConfig+0xf0>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d103      	bne.n	8003e92 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	691a      	ldr	r2, [r3, #16]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f043 0204 	orr.w	r2, r3, #4
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	68fa      	ldr	r2, [r7, #12]
 8003ea8:	601a      	str	r2, [r3, #0]
}
 8003eaa:	bf00      	nop
 8003eac:	3714      	adds	r7, #20
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr
 8003eb6:	bf00      	nop
 8003eb8:	40010000 	.word	0x40010000
 8003ebc:	40000400 	.word	0x40000400
 8003ec0:	40000800 	.word	0x40000800
 8003ec4:	40000c00 	.word	0x40000c00
 8003ec8:	40014000 	.word	0x40014000
 8003ecc:	40014400 	.word	0x40014400
 8003ed0:	40014800 	.word	0x40014800

08003ed4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b087      	sub	sp, #28
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	60f8      	str	r0, [r7, #12]
 8003edc:	60b9      	str	r1, [r7, #8]
 8003ede:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6a1b      	ldr	r3, [r3, #32]
 8003ee4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6a1b      	ldr	r3, [r3, #32]
 8003eea:	f023 0201 	bic.w	r2, r3, #1
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	699b      	ldr	r3, [r3, #24]
 8003ef6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003efe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	011b      	lsls	r3, r3, #4
 8003f04:	693a      	ldr	r2, [r7, #16]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	f023 030a 	bic.w	r3, r3, #10
 8003f10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003f12:	697a      	ldr	r2, [r7, #20]
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	693a      	ldr	r2, [r7, #16]
 8003f1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	697a      	ldr	r2, [r7, #20]
 8003f24:	621a      	str	r2, [r3, #32]
}
 8003f26:	bf00      	nop
 8003f28:	371c      	adds	r7, #28
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr

08003f32 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f32:	b480      	push	{r7}
 8003f34:	b087      	sub	sp, #28
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	60f8      	str	r0, [r7, #12]
 8003f3a:	60b9      	str	r1, [r7, #8]
 8003f3c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	6a1b      	ldr	r3, [r3, #32]
 8003f42:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6a1b      	ldr	r3, [r3, #32]
 8003f48:	f023 0210 	bic.w	r2, r3, #16
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	699b      	ldr	r3, [r3, #24]
 8003f54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003f5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	031b      	lsls	r3, r3, #12
 8003f62:	693a      	ldr	r2, [r7, #16]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003f6e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	011b      	lsls	r3, r3, #4
 8003f74:	697a      	ldr	r2, [r7, #20]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	693a      	ldr	r2, [r7, #16]
 8003f7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	697a      	ldr	r2, [r7, #20]
 8003f84:	621a      	str	r2, [r3, #32]
}
 8003f86:	bf00      	nop
 8003f88:	371c      	adds	r7, #28
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f90:	4770      	bx	lr

08003f92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f92:	b480      	push	{r7}
 8003f94:	b085      	sub	sp, #20
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	6078      	str	r0, [r7, #4]
 8003f9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fa8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003faa:	683a      	ldr	r2, [r7, #0]
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	f043 0307 	orr.w	r3, r3, #7
 8003fb4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	68fa      	ldr	r2, [r7, #12]
 8003fba:	609a      	str	r2, [r3, #8]
}
 8003fbc:	bf00      	nop
 8003fbe:	3714      	adds	r7, #20
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr

08003fc8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b087      	sub	sp, #28
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	60b9      	str	r1, [r7, #8]
 8003fd2:	607a      	str	r2, [r7, #4]
 8003fd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003fe2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	021a      	lsls	r2, r3, #8
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	431a      	orrs	r2, r3
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	697a      	ldr	r2, [r7, #20]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	697a      	ldr	r2, [r7, #20]
 8003ffa:	609a      	str	r2, [r3, #8]
}
 8003ffc:	bf00      	nop
 8003ffe:	371c      	adds	r7, #28
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr

08004008 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004008:	b480      	push	{r7}
 800400a:	b085      	sub	sp, #20
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004018:	2b01      	cmp	r3, #1
 800401a:	d101      	bne.n	8004020 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800401c:	2302      	movs	r3, #2
 800401e:	e050      	b.n	80040c2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2202      	movs	r2, #2
 800402c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004046:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68fa      	ldr	r2, [r7, #12]
 800404e:	4313      	orrs	r3, r2
 8004050:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	68fa      	ldr	r2, [r7, #12]
 8004058:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a1c      	ldr	r2, [pc, #112]	@ (80040d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d018      	beq.n	8004096 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800406c:	d013      	beq.n	8004096 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a18      	ldr	r2, [pc, #96]	@ (80040d4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d00e      	beq.n	8004096 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a16      	ldr	r2, [pc, #88]	@ (80040d8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d009      	beq.n	8004096 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a15      	ldr	r2, [pc, #84]	@ (80040dc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d004      	beq.n	8004096 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a13      	ldr	r2, [pc, #76]	@ (80040e0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d10c      	bne.n	80040b0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800409c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	68ba      	ldr	r2, [r7, #8]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	68ba      	ldr	r2, [r7, #8]
 80040ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80040c0:	2300      	movs	r3, #0
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3714      	adds	r7, #20
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr
 80040ce:	bf00      	nop
 80040d0:	40010000 	.word	0x40010000
 80040d4:	40000400 	.word	0x40000400
 80040d8:	40000800 	.word	0x40000800
 80040dc:	40000c00 	.word	0x40000c00
 80040e0:	40014000 	.word	0x40014000

080040e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80040ec:	bf00      	nop
 80040ee:	370c      	adds	r7, #12
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr

080040f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004100:	bf00      	nop
 8004102:	370c      	adds	r7, #12
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr

0800410c <srand>:
 800410c:	b538      	push	{r3, r4, r5, lr}
 800410e:	4b10      	ldr	r3, [pc, #64]	@ (8004150 <srand+0x44>)
 8004110:	681d      	ldr	r5, [r3, #0]
 8004112:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8004114:	4604      	mov	r4, r0
 8004116:	b9b3      	cbnz	r3, 8004146 <srand+0x3a>
 8004118:	2018      	movs	r0, #24
 800411a:	f000 fa6f 	bl	80045fc <malloc>
 800411e:	4602      	mov	r2, r0
 8004120:	6328      	str	r0, [r5, #48]	@ 0x30
 8004122:	b920      	cbnz	r0, 800412e <srand+0x22>
 8004124:	4b0b      	ldr	r3, [pc, #44]	@ (8004154 <srand+0x48>)
 8004126:	480c      	ldr	r0, [pc, #48]	@ (8004158 <srand+0x4c>)
 8004128:	2146      	movs	r1, #70	@ 0x46
 800412a:	f000 f9ff 	bl	800452c <__assert_func>
 800412e:	490b      	ldr	r1, [pc, #44]	@ (800415c <srand+0x50>)
 8004130:	4b0b      	ldr	r3, [pc, #44]	@ (8004160 <srand+0x54>)
 8004132:	e9c0 1300 	strd	r1, r3, [r0]
 8004136:	4b0b      	ldr	r3, [pc, #44]	@ (8004164 <srand+0x58>)
 8004138:	6083      	str	r3, [r0, #8]
 800413a:	230b      	movs	r3, #11
 800413c:	8183      	strh	r3, [r0, #12]
 800413e:	2100      	movs	r1, #0
 8004140:	2001      	movs	r0, #1
 8004142:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004146:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8004148:	2200      	movs	r2, #0
 800414a:	611c      	str	r4, [r3, #16]
 800414c:	615a      	str	r2, [r3, #20]
 800414e:	bd38      	pop	{r3, r4, r5, pc}
 8004150:	20000054 	.word	0x20000054
 8004154:	080055b4 	.word	0x080055b4
 8004158:	080055cb 	.word	0x080055cb
 800415c:	abcd330e 	.word	0xabcd330e
 8004160:	e66d1234 	.word	0xe66d1234
 8004164:	0005deec 	.word	0x0005deec

08004168 <rand>:
 8004168:	4b16      	ldr	r3, [pc, #88]	@ (80041c4 <rand+0x5c>)
 800416a:	b510      	push	{r4, lr}
 800416c:	681c      	ldr	r4, [r3, #0]
 800416e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004170:	b9b3      	cbnz	r3, 80041a0 <rand+0x38>
 8004172:	2018      	movs	r0, #24
 8004174:	f000 fa42 	bl	80045fc <malloc>
 8004178:	4602      	mov	r2, r0
 800417a:	6320      	str	r0, [r4, #48]	@ 0x30
 800417c:	b920      	cbnz	r0, 8004188 <rand+0x20>
 800417e:	4b12      	ldr	r3, [pc, #72]	@ (80041c8 <rand+0x60>)
 8004180:	4812      	ldr	r0, [pc, #72]	@ (80041cc <rand+0x64>)
 8004182:	2152      	movs	r1, #82	@ 0x52
 8004184:	f000 f9d2 	bl	800452c <__assert_func>
 8004188:	4911      	ldr	r1, [pc, #68]	@ (80041d0 <rand+0x68>)
 800418a:	4b12      	ldr	r3, [pc, #72]	@ (80041d4 <rand+0x6c>)
 800418c:	e9c0 1300 	strd	r1, r3, [r0]
 8004190:	4b11      	ldr	r3, [pc, #68]	@ (80041d8 <rand+0x70>)
 8004192:	6083      	str	r3, [r0, #8]
 8004194:	230b      	movs	r3, #11
 8004196:	8183      	strh	r3, [r0, #12]
 8004198:	2100      	movs	r1, #0
 800419a:	2001      	movs	r0, #1
 800419c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80041a0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80041a2:	480e      	ldr	r0, [pc, #56]	@ (80041dc <rand+0x74>)
 80041a4:	690b      	ldr	r3, [r1, #16]
 80041a6:	694c      	ldr	r4, [r1, #20]
 80041a8:	4a0d      	ldr	r2, [pc, #52]	@ (80041e0 <rand+0x78>)
 80041aa:	4358      	muls	r0, r3
 80041ac:	fb02 0004 	mla	r0, r2, r4, r0
 80041b0:	fba3 3202 	umull	r3, r2, r3, r2
 80041b4:	3301      	adds	r3, #1
 80041b6:	eb40 0002 	adc.w	r0, r0, r2
 80041ba:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80041be:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80041c2:	bd10      	pop	{r4, pc}
 80041c4:	20000054 	.word	0x20000054
 80041c8:	080055b4 	.word	0x080055b4
 80041cc:	080055cb 	.word	0x080055cb
 80041d0:	abcd330e 	.word	0xabcd330e
 80041d4:	e66d1234 	.word	0xe66d1234
 80041d8:	0005deec 	.word	0x0005deec
 80041dc:	5851f42d 	.word	0x5851f42d
 80041e0:	4c957f2d 	.word	0x4c957f2d

080041e4 <std>:
 80041e4:	2300      	movs	r3, #0
 80041e6:	b510      	push	{r4, lr}
 80041e8:	4604      	mov	r4, r0
 80041ea:	e9c0 3300 	strd	r3, r3, [r0]
 80041ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80041f2:	6083      	str	r3, [r0, #8]
 80041f4:	8181      	strh	r1, [r0, #12]
 80041f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80041f8:	81c2      	strh	r2, [r0, #14]
 80041fa:	6183      	str	r3, [r0, #24]
 80041fc:	4619      	mov	r1, r3
 80041fe:	2208      	movs	r2, #8
 8004200:	305c      	adds	r0, #92	@ 0x5c
 8004202:	f000 f916 	bl	8004432 <memset>
 8004206:	4b0d      	ldr	r3, [pc, #52]	@ (800423c <std+0x58>)
 8004208:	6263      	str	r3, [r4, #36]	@ 0x24
 800420a:	4b0d      	ldr	r3, [pc, #52]	@ (8004240 <std+0x5c>)
 800420c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800420e:	4b0d      	ldr	r3, [pc, #52]	@ (8004244 <std+0x60>)
 8004210:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004212:	4b0d      	ldr	r3, [pc, #52]	@ (8004248 <std+0x64>)
 8004214:	6323      	str	r3, [r4, #48]	@ 0x30
 8004216:	4b0d      	ldr	r3, [pc, #52]	@ (800424c <std+0x68>)
 8004218:	6224      	str	r4, [r4, #32]
 800421a:	429c      	cmp	r4, r3
 800421c:	d006      	beq.n	800422c <std+0x48>
 800421e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004222:	4294      	cmp	r4, r2
 8004224:	d002      	beq.n	800422c <std+0x48>
 8004226:	33d0      	adds	r3, #208	@ 0xd0
 8004228:	429c      	cmp	r4, r3
 800422a:	d105      	bne.n	8004238 <std+0x54>
 800422c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004230:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004234:	f000 b976 	b.w	8004524 <__retarget_lock_init_recursive>
 8004238:	bd10      	pop	{r4, pc}
 800423a:	bf00      	nop
 800423c:	080043ad 	.word	0x080043ad
 8004240:	080043cf 	.word	0x080043cf
 8004244:	08004407 	.word	0x08004407
 8004248:	0800442b 	.word	0x0800442b
 800424c:	200001e8 	.word	0x200001e8

08004250 <stdio_exit_handler>:
 8004250:	4a02      	ldr	r2, [pc, #8]	@ (800425c <stdio_exit_handler+0xc>)
 8004252:	4903      	ldr	r1, [pc, #12]	@ (8004260 <stdio_exit_handler+0x10>)
 8004254:	4803      	ldr	r0, [pc, #12]	@ (8004264 <stdio_exit_handler+0x14>)
 8004256:	f000 b869 	b.w	800432c <_fwalk_sglue>
 800425a:	bf00      	nop
 800425c:	20000048 	.word	0x20000048
 8004260:	08004e39 	.word	0x08004e39
 8004264:	20000058 	.word	0x20000058

08004268 <cleanup_stdio>:
 8004268:	6841      	ldr	r1, [r0, #4]
 800426a:	4b0c      	ldr	r3, [pc, #48]	@ (800429c <cleanup_stdio+0x34>)
 800426c:	4299      	cmp	r1, r3
 800426e:	b510      	push	{r4, lr}
 8004270:	4604      	mov	r4, r0
 8004272:	d001      	beq.n	8004278 <cleanup_stdio+0x10>
 8004274:	f000 fde0 	bl	8004e38 <_fflush_r>
 8004278:	68a1      	ldr	r1, [r4, #8]
 800427a:	4b09      	ldr	r3, [pc, #36]	@ (80042a0 <cleanup_stdio+0x38>)
 800427c:	4299      	cmp	r1, r3
 800427e:	d002      	beq.n	8004286 <cleanup_stdio+0x1e>
 8004280:	4620      	mov	r0, r4
 8004282:	f000 fdd9 	bl	8004e38 <_fflush_r>
 8004286:	68e1      	ldr	r1, [r4, #12]
 8004288:	4b06      	ldr	r3, [pc, #24]	@ (80042a4 <cleanup_stdio+0x3c>)
 800428a:	4299      	cmp	r1, r3
 800428c:	d004      	beq.n	8004298 <cleanup_stdio+0x30>
 800428e:	4620      	mov	r0, r4
 8004290:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004294:	f000 bdd0 	b.w	8004e38 <_fflush_r>
 8004298:	bd10      	pop	{r4, pc}
 800429a:	bf00      	nop
 800429c:	200001e8 	.word	0x200001e8
 80042a0:	20000250 	.word	0x20000250
 80042a4:	200002b8 	.word	0x200002b8

080042a8 <global_stdio_init.part.0>:
 80042a8:	b510      	push	{r4, lr}
 80042aa:	4b0b      	ldr	r3, [pc, #44]	@ (80042d8 <global_stdio_init.part.0+0x30>)
 80042ac:	4c0b      	ldr	r4, [pc, #44]	@ (80042dc <global_stdio_init.part.0+0x34>)
 80042ae:	4a0c      	ldr	r2, [pc, #48]	@ (80042e0 <global_stdio_init.part.0+0x38>)
 80042b0:	601a      	str	r2, [r3, #0]
 80042b2:	4620      	mov	r0, r4
 80042b4:	2200      	movs	r2, #0
 80042b6:	2104      	movs	r1, #4
 80042b8:	f7ff ff94 	bl	80041e4 <std>
 80042bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80042c0:	2201      	movs	r2, #1
 80042c2:	2109      	movs	r1, #9
 80042c4:	f7ff ff8e 	bl	80041e4 <std>
 80042c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80042cc:	2202      	movs	r2, #2
 80042ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80042d2:	2112      	movs	r1, #18
 80042d4:	f7ff bf86 	b.w	80041e4 <std>
 80042d8:	20000320 	.word	0x20000320
 80042dc:	200001e8 	.word	0x200001e8
 80042e0:	08004251 	.word	0x08004251

080042e4 <__sfp_lock_acquire>:
 80042e4:	4801      	ldr	r0, [pc, #4]	@ (80042ec <__sfp_lock_acquire+0x8>)
 80042e6:	f000 b91e 	b.w	8004526 <__retarget_lock_acquire_recursive>
 80042ea:	bf00      	nop
 80042ec:	20000329 	.word	0x20000329

080042f0 <__sfp_lock_release>:
 80042f0:	4801      	ldr	r0, [pc, #4]	@ (80042f8 <__sfp_lock_release+0x8>)
 80042f2:	f000 b919 	b.w	8004528 <__retarget_lock_release_recursive>
 80042f6:	bf00      	nop
 80042f8:	20000329 	.word	0x20000329

080042fc <__sinit>:
 80042fc:	b510      	push	{r4, lr}
 80042fe:	4604      	mov	r4, r0
 8004300:	f7ff fff0 	bl	80042e4 <__sfp_lock_acquire>
 8004304:	6a23      	ldr	r3, [r4, #32]
 8004306:	b11b      	cbz	r3, 8004310 <__sinit+0x14>
 8004308:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800430c:	f7ff bff0 	b.w	80042f0 <__sfp_lock_release>
 8004310:	4b04      	ldr	r3, [pc, #16]	@ (8004324 <__sinit+0x28>)
 8004312:	6223      	str	r3, [r4, #32]
 8004314:	4b04      	ldr	r3, [pc, #16]	@ (8004328 <__sinit+0x2c>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d1f5      	bne.n	8004308 <__sinit+0xc>
 800431c:	f7ff ffc4 	bl	80042a8 <global_stdio_init.part.0>
 8004320:	e7f2      	b.n	8004308 <__sinit+0xc>
 8004322:	bf00      	nop
 8004324:	08004269 	.word	0x08004269
 8004328:	20000320 	.word	0x20000320

0800432c <_fwalk_sglue>:
 800432c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004330:	4607      	mov	r7, r0
 8004332:	4688      	mov	r8, r1
 8004334:	4614      	mov	r4, r2
 8004336:	2600      	movs	r6, #0
 8004338:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800433c:	f1b9 0901 	subs.w	r9, r9, #1
 8004340:	d505      	bpl.n	800434e <_fwalk_sglue+0x22>
 8004342:	6824      	ldr	r4, [r4, #0]
 8004344:	2c00      	cmp	r4, #0
 8004346:	d1f7      	bne.n	8004338 <_fwalk_sglue+0xc>
 8004348:	4630      	mov	r0, r6
 800434a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800434e:	89ab      	ldrh	r3, [r5, #12]
 8004350:	2b01      	cmp	r3, #1
 8004352:	d907      	bls.n	8004364 <_fwalk_sglue+0x38>
 8004354:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004358:	3301      	adds	r3, #1
 800435a:	d003      	beq.n	8004364 <_fwalk_sglue+0x38>
 800435c:	4629      	mov	r1, r5
 800435e:	4638      	mov	r0, r7
 8004360:	47c0      	blx	r8
 8004362:	4306      	orrs	r6, r0
 8004364:	3568      	adds	r5, #104	@ 0x68
 8004366:	e7e9      	b.n	800433c <_fwalk_sglue+0x10>

08004368 <siprintf>:
 8004368:	b40e      	push	{r1, r2, r3}
 800436a:	b510      	push	{r4, lr}
 800436c:	b09d      	sub	sp, #116	@ 0x74
 800436e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004370:	9002      	str	r0, [sp, #8]
 8004372:	9006      	str	r0, [sp, #24]
 8004374:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004378:	480a      	ldr	r0, [pc, #40]	@ (80043a4 <siprintf+0x3c>)
 800437a:	9107      	str	r1, [sp, #28]
 800437c:	9104      	str	r1, [sp, #16]
 800437e:	490a      	ldr	r1, [pc, #40]	@ (80043a8 <siprintf+0x40>)
 8004380:	f853 2b04 	ldr.w	r2, [r3], #4
 8004384:	9105      	str	r1, [sp, #20]
 8004386:	2400      	movs	r4, #0
 8004388:	a902      	add	r1, sp, #8
 800438a:	6800      	ldr	r0, [r0, #0]
 800438c:	9301      	str	r3, [sp, #4]
 800438e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004390:	f000 fa46 	bl	8004820 <_svfiprintf_r>
 8004394:	9b02      	ldr	r3, [sp, #8]
 8004396:	701c      	strb	r4, [r3, #0]
 8004398:	b01d      	add	sp, #116	@ 0x74
 800439a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800439e:	b003      	add	sp, #12
 80043a0:	4770      	bx	lr
 80043a2:	bf00      	nop
 80043a4:	20000054 	.word	0x20000054
 80043a8:	ffff0208 	.word	0xffff0208

080043ac <__sread>:
 80043ac:	b510      	push	{r4, lr}
 80043ae:	460c      	mov	r4, r1
 80043b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043b4:	f000 f868 	bl	8004488 <_read_r>
 80043b8:	2800      	cmp	r0, #0
 80043ba:	bfab      	itete	ge
 80043bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80043be:	89a3      	ldrhlt	r3, [r4, #12]
 80043c0:	181b      	addge	r3, r3, r0
 80043c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80043c6:	bfac      	ite	ge
 80043c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80043ca:	81a3      	strhlt	r3, [r4, #12]
 80043cc:	bd10      	pop	{r4, pc}

080043ce <__swrite>:
 80043ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043d2:	461f      	mov	r7, r3
 80043d4:	898b      	ldrh	r3, [r1, #12]
 80043d6:	05db      	lsls	r3, r3, #23
 80043d8:	4605      	mov	r5, r0
 80043da:	460c      	mov	r4, r1
 80043dc:	4616      	mov	r6, r2
 80043de:	d505      	bpl.n	80043ec <__swrite+0x1e>
 80043e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043e4:	2302      	movs	r3, #2
 80043e6:	2200      	movs	r2, #0
 80043e8:	f000 f83c 	bl	8004464 <_lseek_r>
 80043ec:	89a3      	ldrh	r3, [r4, #12]
 80043ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80043f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80043f6:	81a3      	strh	r3, [r4, #12]
 80043f8:	4632      	mov	r2, r6
 80043fa:	463b      	mov	r3, r7
 80043fc:	4628      	mov	r0, r5
 80043fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004402:	f000 b853 	b.w	80044ac <_write_r>

08004406 <__sseek>:
 8004406:	b510      	push	{r4, lr}
 8004408:	460c      	mov	r4, r1
 800440a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800440e:	f000 f829 	bl	8004464 <_lseek_r>
 8004412:	1c43      	adds	r3, r0, #1
 8004414:	89a3      	ldrh	r3, [r4, #12]
 8004416:	bf15      	itete	ne
 8004418:	6560      	strne	r0, [r4, #84]	@ 0x54
 800441a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800441e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004422:	81a3      	strheq	r3, [r4, #12]
 8004424:	bf18      	it	ne
 8004426:	81a3      	strhne	r3, [r4, #12]
 8004428:	bd10      	pop	{r4, pc}

0800442a <__sclose>:
 800442a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800442e:	f000 b809 	b.w	8004444 <_close_r>

08004432 <memset>:
 8004432:	4402      	add	r2, r0
 8004434:	4603      	mov	r3, r0
 8004436:	4293      	cmp	r3, r2
 8004438:	d100      	bne.n	800443c <memset+0xa>
 800443a:	4770      	bx	lr
 800443c:	f803 1b01 	strb.w	r1, [r3], #1
 8004440:	e7f9      	b.n	8004436 <memset+0x4>
	...

08004444 <_close_r>:
 8004444:	b538      	push	{r3, r4, r5, lr}
 8004446:	4d06      	ldr	r5, [pc, #24]	@ (8004460 <_close_r+0x1c>)
 8004448:	2300      	movs	r3, #0
 800444a:	4604      	mov	r4, r0
 800444c:	4608      	mov	r0, r1
 800444e:	602b      	str	r3, [r5, #0]
 8004450:	f7fd f92c 	bl	80016ac <_close>
 8004454:	1c43      	adds	r3, r0, #1
 8004456:	d102      	bne.n	800445e <_close_r+0x1a>
 8004458:	682b      	ldr	r3, [r5, #0]
 800445a:	b103      	cbz	r3, 800445e <_close_r+0x1a>
 800445c:	6023      	str	r3, [r4, #0]
 800445e:	bd38      	pop	{r3, r4, r5, pc}
 8004460:	20000324 	.word	0x20000324

08004464 <_lseek_r>:
 8004464:	b538      	push	{r3, r4, r5, lr}
 8004466:	4d07      	ldr	r5, [pc, #28]	@ (8004484 <_lseek_r+0x20>)
 8004468:	4604      	mov	r4, r0
 800446a:	4608      	mov	r0, r1
 800446c:	4611      	mov	r1, r2
 800446e:	2200      	movs	r2, #0
 8004470:	602a      	str	r2, [r5, #0]
 8004472:	461a      	mov	r2, r3
 8004474:	f7fd f941 	bl	80016fa <_lseek>
 8004478:	1c43      	adds	r3, r0, #1
 800447a:	d102      	bne.n	8004482 <_lseek_r+0x1e>
 800447c:	682b      	ldr	r3, [r5, #0]
 800447e:	b103      	cbz	r3, 8004482 <_lseek_r+0x1e>
 8004480:	6023      	str	r3, [r4, #0]
 8004482:	bd38      	pop	{r3, r4, r5, pc}
 8004484:	20000324 	.word	0x20000324

08004488 <_read_r>:
 8004488:	b538      	push	{r3, r4, r5, lr}
 800448a:	4d07      	ldr	r5, [pc, #28]	@ (80044a8 <_read_r+0x20>)
 800448c:	4604      	mov	r4, r0
 800448e:	4608      	mov	r0, r1
 8004490:	4611      	mov	r1, r2
 8004492:	2200      	movs	r2, #0
 8004494:	602a      	str	r2, [r5, #0]
 8004496:	461a      	mov	r2, r3
 8004498:	f7fd f8cf 	bl	800163a <_read>
 800449c:	1c43      	adds	r3, r0, #1
 800449e:	d102      	bne.n	80044a6 <_read_r+0x1e>
 80044a0:	682b      	ldr	r3, [r5, #0]
 80044a2:	b103      	cbz	r3, 80044a6 <_read_r+0x1e>
 80044a4:	6023      	str	r3, [r4, #0]
 80044a6:	bd38      	pop	{r3, r4, r5, pc}
 80044a8:	20000324 	.word	0x20000324

080044ac <_write_r>:
 80044ac:	b538      	push	{r3, r4, r5, lr}
 80044ae:	4d07      	ldr	r5, [pc, #28]	@ (80044cc <_write_r+0x20>)
 80044b0:	4604      	mov	r4, r0
 80044b2:	4608      	mov	r0, r1
 80044b4:	4611      	mov	r1, r2
 80044b6:	2200      	movs	r2, #0
 80044b8:	602a      	str	r2, [r5, #0]
 80044ba:	461a      	mov	r2, r3
 80044bc:	f7fd f8da 	bl	8001674 <_write>
 80044c0:	1c43      	adds	r3, r0, #1
 80044c2:	d102      	bne.n	80044ca <_write_r+0x1e>
 80044c4:	682b      	ldr	r3, [r5, #0]
 80044c6:	b103      	cbz	r3, 80044ca <_write_r+0x1e>
 80044c8:	6023      	str	r3, [r4, #0]
 80044ca:	bd38      	pop	{r3, r4, r5, pc}
 80044cc:	20000324 	.word	0x20000324

080044d0 <__errno>:
 80044d0:	4b01      	ldr	r3, [pc, #4]	@ (80044d8 <__errno+0x8>)
 80044d2:	6818      	ldr	r0, [r3, #0]
 80044d4:	4770      	bx	lr
 80044d6:	bf00      	nop
 80044d8:	20000054 	.word	0x20000054

080044dc <__libc_init_array>:
 80044dc:	b570      	push	{r4, r5, r6, lr}
 80044de:	4d0d      	ldr	r5, [pc, #52]	@ (8004514 <__libc_init_array+0x38>)
 80044e0:	4c0d      	ldr	r4, [pc, #52]	@ (8004518 <__libc_init_array+0x3c>)
 80044e2:	1b64      	subs	r4, r4, r5
 80044e4:	10a4      	asrs	r4, r4, #2
 80044e6:	2600      	movs	r6, #0
 80044e8:	42a6      	cmp	r6, r4
 80044ea:	d109      	bne.n	8004500 <__libc_init_array+0x24>
 80044ec:	4d0b      	ldr	r5, [pc, #44]	@ (800451c <__libc_init_array+0x40>)
 80044ee:	4c0c      	ldr	r4, [pc, #48]	@ (8004520 <__libc_init_array+0x44>)
 80044f0:	f000 ffee 	bl	80054d0 <_init>
 80044f4:	1b64      	subs	r4, r4, r5
 80044f6:	10a4      	asrs	r4, r4, #2
 80044f8:	2600      	movs	r6, #0
 80044fa:	42a6      	cmp	r6, r4
 80044fc:	d105      	bne.n	800450a <__libc_init_array+0x2e>
 80044fe:	bd70      	pop	{r4, r5, r6, pc}
 8004500:	f855 3b04 	ldr.w	r3, [r5], #4
 8004504:	4798      	blx	r3
 8004506:	3601      	adds	r6, #1
 8004508:	e7ee      	b.n	80044e8 <__libc_init_array+0xc>
 800450a:	f855 3b04 	ldr.w	r3, [r5], #4
 800450e:	4798      	blx	r3
 8004510:	3601      	adds	r6, #1
 8004512:	e7f2      	b.n	80044fa <__libc_init_array+0x1e>
 8004514:	0800569c 	.word	0x0800569c
 8004518:	0800569c 	.word	0x0800569c
 800451c:	0800569c 	.word	0x0800569c
 8004520:	080056a0 	.word	0x080056a0

08004524 <__retarget_lock_init_recursive>:
 8004524:	4770      	bx	lr

08004526 <__retarget_lock_acquire_recursive>:
 8004526:	4770      	bx	lr

08004528 <__retarget_lock_release_recursive>:
 8004528:	4770      	bx	lr
	...

0800452c <__assert_func>:
 800452c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800452e:	4614      	mov	r4, r2
 8004530:	461a      	mov	r2, r3
 8004532:	4b09      	ldr	r3, [pc, #36]	@ (8004558 <__assert_func+0x2c>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4605      	mov	r5, r0
 8004538:	68d8      	ldr	r0, [r3, #12]
 800453a:	b14c      	cbz	r4, 8004550 <__assert_func+0x24>
 800453c:	4b07      	ldr	r3, [pc, #28]	@ (800455c <__assert_func+0x30>)
 800453e:	9100      	str	r1, [sp, #0]
 8004540:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004544:	4906      	ldr	r1, [pc, #24]	@ (8004560 <__assert_func+0x34>)
 8004546:	462b      	mov	r3, r5
 8004548:	f000 fc9e 	bl	8004e88 <fiprintf>
 800454c:	f000 fce6 	bl	8004f1c <abort>
 8004550:	4b04      	ldr	r3, [pc, #16]	@ (8004564 <__assert_func+0x38>)
 8004552:	461c      	mov	r4, r3
 8004554:	e7f3      	b.n	800453e <__assert_func+0x12>
 8004556:	bf00      	nop
 8004558:	20000054 	.word	0x20000054
 800455c:	08005623 	.word	0x08005623
 8004560:	08005630 	.word	0x08005630
 8004564:	0800565e 	.word	0x0800565e

08004568 <_free_r>:
 8004568:	b538      	push	{r3, r4, r5, lr}
 800456a:	4605      	mov	r5, r0
 800456c:	2900      	cmp	r1, #0
 800456e:	d041      	beq.n	80045f4 <_free_r+0x8c>
 8004570:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004574:	1f0c      	subs	r4, r1, #4
 8004576:	2b00      	cmp	r3, #0
 8004578:	bfb8      	it	lt
 800457a:	18e4      	addlt	r4, r4, r3
 800457c:	f000 f8e8 	bl	8004750 <__malloc_lock>
 8004580:	4a1d      	ldr	r2, [pc, #116]	@ (80045f8 <_free_r+0x90>)
 8004582:	6813      	ldr	r3, [r2, #0]
 8004584:	b933      	cbnz	r3, 8004594 <_free_r+0x2c>
 8004586:	6063      	str	r3, [r4, #4]
 8004588:	6014      	str	r4, [r2, #0]
 800458a:	4628      	mov	r0, r5
 800458c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004590:	f000 b8e4 	b.w	800475c <__malloc_unlock>
 8004594:	42a3      	cmp	r3, r4
 8004596:	d908      	bls.n	80045aa <_free_r+0x42>
 8004598:	6820      	ldr	r0, [r4, #0]
 800459a:	1821      	adds	r1, r4, r0
 800459c:	428b      	cmp	r3, r1
 800459e:	bf01      	itttt	eq
 80045a0:	6819      	ldreq	r1, [r3, #0]
 80045a2:	685b      	ldreq	r3, [r3, #4]
 80045a4:	1809      	addeq	r1, r1, r0
 80045a6:	6021      	streq	r1, [r4, #0]
 80045a8:	e7ed      	b.n	8004586 <_free_r+0x1e>
 80045aa:	461a      	mov	r2, r3
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	b10b      	cbz	r3, 80045b4 <_free_r+0x4c>
 80045b0:	42a3      	cmp	r3, r4
 80045b2:	d9fa      	bls.n	80045aa <_free_r+0x42>
 80045b4:	6811      	ldr	r1, [r2, #0]
 80045b6:	1850      	adds	r0, r2, r1
 80045b8:	42a0      	cmp	r0, r4
 80045ba:	d10b      	bne.n	80045d4 <_free_r+0x6c>
 80045bc:	6820      	ldr	r0, [r4, #0]
 80045be:	4401      	add	r1, r0
 80045c0:	1850      	adds	r0, r2, r1
 80045c2:	4283      	cmp	r3, r0
 80045c4:	6011      	str	r1, [r2, #0]
 80045c6:	d1e0      	bne.n	800458a <_free_r+0x22>
 80045c8:	6818      	ldr	r0, [r3, #0]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	6053      	str	r3, [r2, #4]
 80045ce:	4408      	add	r0, r1
 80045d0:	6010      	str	r0, [r2, #0]
 80045d2:	e7da      	b.n	800458a <_free_r+0x22>
 80045d4:	d902      	bls.n	80045dc <_free_r+0x74>
 80045d6:	230c      	movs	r3, #12
 80045d8:	602b      	str	r3, [r5, #0]
 80045da:	e7d6      	b.n	800458a <_free_r+0x22>
 80045dc:	6820      	ldr	r0, [r4, #0]
 80045de:	1821      	adds	r1, r4, r0
 80045e0:	428b      	cmp	r3, r1
 80045e2:	bf04      	itt	eq
 80045e4:	6819      	ldreq	r1, [r3, #0]
 80045e6:	685b      	ldreq	r3, [r3, #4]
 80045e8:	6063      	str	r3, [r4, #4]
 80045ea:	bf04      	itt	eq
 80045ec:	1809      	addeq	r1, r1, r0
 80045ee:	6021      	streq	r1, [r4, #0]
 80045f0:	6054      	str	r4, [r2, #4]
 80045f2:	e7ca      	b.n	800458a <_free_r+0x22>
 80045f4:	bd38      	pop	{r3, r4, r5, pc}
 80045f6:	bf00      	nop
 80045f8:	20000330 	.word	0x20000330

080045fc <malloc>:
 80045fc:	4b02      	ldr	r3, [pc, #8]	@ (8004608 <malloc+0xc>)
 80045fe:	4601      	mov	r1, r0
 8004600:	6818      	ldr	r0, [r3, #0]
 8004602:	f000 b825 	b.w	8004650 <_malloc_r>
 8004606:	bf00      	nop
 8004608:	20000054 	.word	0x20000054

0800460c <sbrk_aligned>:
 800460c:	b570      	push	{r4, r5, r6, lr}
 800460e:	4e0f      	ldr	r6, [pc, #60]	@ (800464c <sbrk_aligned+0x40>)
 8004610:	460c      	mov	r4, r1
 8004612:	6831      	ldr	r1, [r6, #0]
 8004614:	4605      	mov	r5, r0
 8004616:	b911      	cbnz	r1, 800461e <sbrk_aligned+0x12>
 8004618:	f000 fc62 	bl	8004ee0 <_sbrk_r>
 800461c:	6030      	str	r0, [r6, #0]
 800461e:	4621      	mov	r1, r4
 8004620:	4628      	mov	r0, r5
 8004622:	f000 fc5d 	bl	8004ee0 <_sbrk_r>
 8004626:	1c43      	adds	r3, r0, #1
 8004628:	d103      	bne.n	8004632 <sbrk_aligned+0x26>
 800462a:	f04f 34ff 	mov.w	r4, #4294967295
 800462e:	4620      	mov	r0, r4
 8004630:	bd70      	pop	{r4, r5, r6, pc}
 8004632:	1cc4      	adds	r4, r0, #3
 8004634:	f024 0403 	bic.w	r4, r4, #3
 8004638:	42a0      	cmp	r0, r4
 800463a:	d0f8      	beq.n	800462e <sbrk_aligned+0x22>
 800463c:	1a21      	subs	r1, r4, r0
 800463e:	4628      	mov	r0, r5
 8004640:	f000 fc4e 	bl	8004ee0 <_sbrk_r>
 8004644:	3001      	adds	r0, #1
 8004646:	d1f2      	bne.n	800462e <sbrk_aligned+0x22>
 8004648:	e7ef      	b.n	800462a <sbrk_aligned+0x1e>
 800464a:	bf00      	nop
 800464c:	2000032c 	.word	0x2000032c

08004650 <_malloc_r>:
 8004650:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004654:	1ccd      	adds	r5, r1, #3
 8004656:	f025 0503 	bic.w	r5, r5, #3
 800465a:	3508      	adds	r5, #8
 800465c:	2d0c      	cmp	r5, #12
 800465e:	bf38      	it	cc
 8004660:	250c      	movcc	r5, #12
 8004662:	2d00      	cmp	r5, #0
 8004664:	4606      	mov	r6, r0
 8004666:	db01      	blt.n	800466c <_malloc_r+0x1c>
 8004668:	42a9      	cmp	r1, r5
 800466a:	d904      	bls.n	8004676 <_malloc_r+0x26>
 800466c:	230c      	movs	r3, #12
 800466e:	6033      	str	r3, [r6, #0]
 8004670:	2000      	movs	r0, #0
 8004672:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004676:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800474c <_malloc_r+0xfc>
 800467a:	f000 f869 	bl	8004750 <__malloc_lock>
 800467e:	f8d8 3000 	ldr.w	r3, [r8]
 8004682:	461c      	mov	r4, r3
 8004684:	bb44      	cbnz	r4, 80046d8 <_malloc_r+0x88>
 8004686:	4629      	mov	r1, r5
 8004688:	4630      	mov	r0, r6
 800468a:	f7ff ffbf 	bl	800460c <sbrk_aligned>
 800468e:	1c43      	adds	r3, r0, #1
 8004690:	4604      	mov	r4, r0
 8004692:	d158      	bne.n	8004746 <_malloc_r+0xf6>
 8004694:	f8d8 4000 	ldr.w	r4, [r8]
 8004698:	4627      	mov	r7, r4
 800469a:	2f00      	cmp	r7, #0
 800469c:	d143      	bne.n	8004726 <_malloc_r+0xd6>
 800469e:	2c00      	cmp	r4, #0
 80046a0:	d04b      	beq.n	800473a <_malloc_r+0xea>
 80046a2:	6823      	ldr	r3, [r4, #0]
 80046a4:	4639      	mov	r1, r7
 80046a6:	4630      	mov	r0, r6
 80046a8:	eb04 0903 	add.w	r9, r4, r3
 80046ac:	f000 fc18 	bl	8004ee0 <_sbrk_r>
 80046b0:	4581      	cmp	r9, r0
 80046b2:	d142      	bne.n	800473a <_malloc_r+0xea>
 80046b4:	6821      	ldr	r1, [r4, #0]
 80046b6:	1a6d      	subs	r5, r5, r1
 80046b8:	4629      	mov	r1, r5
 80046ba:	4630      	mov	r0, r6
 80046bc:	f7ff ffa6 	bl	800460c <sbrk_aligned>
 80046c0:	3001      	adds	r0, #1
 80046c2:	d03a      	beq.n	800473a <_malloc_r+0xea>
 80046c4:	6823      	ldr	r3, [r4, #0]
 80046c6:	442b      	add	r3, r5
 80046c8:	6023      	str	r3, [r4, #0]
 80046ca:	f8d8 3000 	ldr.w	r3, [r8]
 80046ce:	685a      	ldr	r2, [r3, #4]
 80046d0:	bb62      	cbnz	r2, 800472c <_malloc_r+0xdc>
 80046d2:	f8c8 7000 	str.w	r7, [r8]
 80046d6:	e00f      	b.n	80046f8 <_malloc_r+0xa8>
 80046d8:	6822      	ldr	r2, [r4, #0]
 80046da:	1b52      	subs	r2, r2, r5
 80046dc:	d420      	bmi.n	8004720 <_malloc_r+0xd0>
 80046de:	2a0b      	cmp	r2, #11
 80046e0:	d917      	bls.n	8004712 <_malloc_r+0xc2>
 80046e2:	1961      	adds	r1, r4, r5
 80046e4:	42a3      	cmp	r3, r4
 80046e6:	6025      	str	r5, [r4, #0]
 80046e8:	bf18      	it	ne
 80046ea:	6059      	strne	r1, [r3, #4]
 80046ec:	6863      	ldr	r3, [r4, #4]
 80046ee:	bf08      	it	eq
 80046f0:	f8c8 1000 	streq.w	r1, [r8]
 80046f4:	5162      	str	r2, [r4, r5]
 80046f6:	604b      	str	r3, [r1, #4]
 80046f8:	4630      	mov	r0, r6
 80046fa:	f000 f82f 	bl	800475c <__malloc_unlock>
 80046fe:	f104 000b 	add.w	r0, r4, #11
 8004702:	1d23      	adds	r3, r4, #4
 8004704:	f020 0007 	bic.w	r0, r0, #7
 8004708:	1ac2      	subs	r2, r0, r3
 800470a:	bf1c      	itt	ne
 800470c:	1a1b      	subne	r3, r3, r0
 800470e:	50a3      	strne	r3, [r4, r2]
 8004710:	e7af      	b.n	8004672 <_malloc_r+0x22>
 8004712:	6862      	ldr	r2, [r4, #4]
 8004714:	42a3      	cmp	r3, r4
 8004716:	bf0c      	ite	eq
 8004718:	f8c8 2000 	streq.w	r2, [r8]
 800471c:	605a      	strne	r2, [r3, #4]
 800471e:	e7eb      	b.n	80046f8 <_malloc_r+0xa8>
 8004720:	4623      	mov	r3, r4
 8004722:	6864      	ldr	r4, [r4, #4]
 8004724:	e7ae      	b.n	8004684 <_malloc_r+0x34>
 8004726:	463c      	mov	r4, r7
 8004728:	687f      	ldr	r7, [r7, #4]
 800472a:	e7b6      	b.n	800469a <_malloc_r+0x4a>
 800472c:	461a      	mov	r2, r3
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	42a3      	cmp	r3, r4
 8004732:	d1fb      	bne.n	800472c <_malloc_r+0xdc>
 8004734:	2300      	movs	r3, #0
 8004736:	6053      	str	r3, [r2, #4]
 8004738:	e7de      	b.n	80046f8 <_malloc_r+0xa8>
 800473a:	230c      	movs	r3, #12
 800473c:	6033      	str	r3, [r6, #0]
 800473e:	4630      	mov	r0, r6
 8004740:	f000 f80c 	bl	800475c <__malloc_unlock>
 8004744:	e794      	b.n	8004670 <_malloc_r+0x20>
 8004746:	6005      	str	r5, [r0, #0]
 8004748:	e7d6      	b.n	80046f8 <_malloc_r+0xa8>
 800474a:	bf00      	nop
 800474c:	20000330 	.word	0x20000330

08004750 <__malloc_lock>:
 8004750:	4801      	ldr	r0, [pc, #4]	@ (8004758 <__malloc_lock+0x8>)
 8004752:	f7ff bee8 	b.w	8004526 <__retarget_lock_acquire_recursive>
 8004756:	bf00      	nop
 8004758:	20000328 	.word	0x20000328

0800475c <__malloc_unlock>:
 800475c:	4801      	ldr	r0, [pc, #4]	@ (8004764 <__malloc_unlock+0x8>)
 800475e:	f7ff bee3 	b.w	8004528 <__retarget_lock_release_recursive>
 8004762:	bf00      	nop
 8004764:	20000328 	.word	0x20000328

08004768 <__ssputs_r>:
 8004768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800476c:	688e      	ldr	r6, [r1, #8]
 800476e:	461f      	mov	r7, r3
 8004770:	42be      	cmp	r6, r7
 8004772:	680b      	ldr	r3, [r1, #0]
 8004774:	4682      	mov	sl, r0
 8004776:	460c      	mov	r4, r1
 8004778:	4690      	mov	r8, r2
 800477a:	d82d      	bhi.n	80047d8 <__ssputs_r+0x70>
 800477c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004780:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004784:	d026      	beq.n	80047d4 <__ssputs_r+0x6c>
 8004786:	6965      	ldr	r5, [r4, #20]
 8004788:	6909      	ldr	r1, [r1, #16]
 800478a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800478e:	eba3 0901 	sub.w	r9, r3, r1
 8004792:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004796:	1c7b      	adds	r3, r7, #1
 8004798:	444b      	add	r3, r9
 800479a:	106d      	asrs	r5, r5, #1
 800479c:	429d      	cmp	r5, r3
 800479e:	bf38      	it	cc
 80047a0:	461d      	movcc	r5, r3
 80047a2:	0553      	lsls	r3, r2, #21
 80047a4:	d527      	bpl.n	80047f6 <__ssputs_r+0x8e>
 80047a6:	4629      	mov	r1, r5
 80047a8:	f7ff ff52 	bl	8004650 <_malloc_r>
 80047ac:	4606      	mov	r6, r0
 80047ae:	b360      	cbz	r0, 800480a <__ssputs_r+0xa2>
 80047b0:	6921      	ldr	r1, [r4, #16]
 80047b2:	464a      	mov	r2, r9
 80047b4:	f000 fba4 	bl	8004f00 <memcpy>
 80047b8:	89a3      	ldrh	r3, [r4, #12]
 80047ba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80047be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047c2:	81a3      	strh	r3, [r4, #12]
 80047c4:	6126      	str	r6, [r4, #16]
 80047c6:	6165      	str	r5, [r4, #20]
 80047c8:	444e      	add	r6, r9
 80047ca:	eba5 0509 	sub.w	r5, r5, r9
 80047ce:	6026      	str	r6, [r4, #0]
 80047d0:	60a5      	str	r5, [r4, #8]
 80047d2:	463e      	mov	r6, r7
 80047d4:	42be      	cmp	r6, r7
 80047d6:	d900      	bls.n	80047da <__ssputs_r+0x72>
 80047d8:	463e      	mov	r6, r7
 80047da:	6820      	ldr	r0, [r4, #0]
 80047dc:	4632      	mov	r2, r6
 80047de:	4641      	mov	r1, r8
 80047e0:	f000 fb64 	bl	8004eac <memmove>
 80047e4:	68a3      	ldr	r3, [r4, #8]
 80047e6:	1b9b      	subs	r3, r3, r6
 80047e8:	60a3      	str	r3, [r4, #8]
 80047ea:	6823      	ldr	r3, [r4, #0]
 80047ec:	4433      	add	r3, r6
 80047ee:	6023      	str	r3, [r4, #0]
 80047f0:	2000      	movs	r0, #0
 80047f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047f6:	462a      	mov	r2, r5
 80047f8:	f000 fb97 	bl	8004f2a <_realloc_r>
 80047fc:	4606      	mov	r6, r0
 80047fe:	2800      	cmp	r0, #0
 8004800:	d1e0      	bne.n	80047c4 <__ssputs_r+0x5c>
 8004802:	6921      	ldr	r1, [r4, #16]
 8004804:	4650      	mov	r0, sl
 8004806:	f7ff feaf 	bl	8004568 <_free_r>
 800480a:	230c      	movs	r3, #12
 800480c:	f8ca 3000 	str.w	r3, [sl]
 8004810:	89a3      	ldrh	r3, [r4, #12]
 8004812:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004816:	81a3      	strh	r3, [r4, #12]
 8004818:	f04f 30ff 	mov.w	r0, #4294967295
 800481c:	e7e9      	b.n	80047f2 <__ssputs_r+0x8a>
	...

08004820 <_svfiprintf_r>:
 8004820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004824:	4698      	mov	r8, r3
 8004826:	898b      	ldrh	r3, [r1, #12]
 8004828:	061b      	lsls	r3, r3, #24
 800482a:	b09d      	sub	sp, #116	@ 0x74
 800482c:	4607      	mov	r7, r0
 800482e:	460d      	mov	r5, r1
 8004830:	4614      	mov	r4, r2
 8004832:	d510      	bpl.n	8004856 <_svfiprintf_r+0x36>
 8004834:	690b      	ldr	r3, [r1, #16]
 8004836:	b973      	cbnz	r3, 8004856 <_svfiprintf_r+0x36>
 8004838:	2140      	movs	r1, #64	@ 0x40
 800483a:	f7ff ff09 	bl	8004650 <_malloc_r>
 800483e:	6028      	str	r0, [r5, #0]
 8004840:	6128      	str	r0, [r5, #16]
 8004842:	b930      	cbnz	r0, 8004852 <_svfiprintf_r+0x32>
 8004844:	230c      	movs	r3, #12
 8004846:	603b      	str	r3, [r7, #0]
 8004848:	f04f 30ff 	mov.w	r0, #4294967295
 800484c:	b01d      	add	sp, #116	@ 0x74
 800484e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004852:	2340      	movs	r3, #64	@ 0x40
 8004854:	616b      	str	r3, [r5, #20]
 8004856:	2300      	movs	r3, #0
 8004858:	9309      	str	r3, [sp, #36]	@ 0x24
 800485a:	2320      	movs	r3, #32
 800485c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004860:	f8cd 800c 	str.w	r8, [sp, #12]
 8004864:	2330      	movs	r3, #48	@ 0x30
 8004866:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004a04 <_svfiprintf_r+0x1e4>
 800486a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800486e:	f04f 0901 	mov.w	r9, #1
 8004872:	4623      	mov	r3, r4
 8004874:	469a      	mov	sl, r3
 8004876:	f813 2b01 	ldrb.w	r2, [r3], #1
 800487a:	b10a      	cbz	r2, 8004880 <_svfiprintf_r+0x60>
 800487c:	2a25      	cmp	r2, #37	@ 0x25
 800487e:	d1f9      	bne.n	8004874 <_svfiprintf_r+0x54>
 8004880:	ebba 0b04 	subs.w	fp, sl, r4
 8004884:	d00b      	beq.n	800489e <_svfiprintf_r+0x7e>
 8004886:	465b      	mov	r3, fp
 8004888:	4622      	mov	r2, r4
 800488a:	4629      	mov	r1, r5
 800488c:	4638      	mov	r0, r7
 800488e:	f7ff ff6b 	bl	8004768 <__ssputs_r>
 8004892:	3001      	adds	r0, #1
 8004894:	f000 80a7 	beq.w	80049e6 <_svfiprintf_r+0x1c6>
 8004898:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800489a:	445a      	add	r2, fp
 800489c:	9209      	str	r2, [sp, #36]	@ 0x24
 800489e:	f89a 3000 	ldrb.w	r3, [sl]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	f000 809f 	beq.w	80049e6 <_svfiprintf_r+0x1c6>
 80048a8:	2300      	movs	r3, #0
 80048aa:	f04f 32ff 	mov.w	r2, #4294967295
 80048ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80048b2:	f10a 0a01 	add.w	sl, sl, #1
 80048b6:	9304      	str	r3, [sp, #16]
 80048b8:	9307      	str	r3, [sp, #28]
 80048ba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80048be:	931a      	str	r3, [sp, #104]	@ 0x68
 80048c0:	4654      	mov	r4, sl
 80048c2:	2205      	movs	r2, #5
 80048c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048c8:	484e      	ldr	r0, [pc, #312]	@ (8004a04 <_svfiprintf_r+0x1e4>)
 80048ca:	f7fb fc89 	bl	80001e0 <memchr>
 80048ce:	9a04      	ldr	r2, [sp, #16]
 80048d0:	b9d8      	cbnz	r0, 800490a <_svfiprintf_r+0xea>
 80048d2:	06d0      	lsls	r0, r2, #27
 80048d4:	bf44      	itt	mi
 80048d6:	2320      	movmi	r3, #32
 80048d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80048dc:	0711      	lsls	r1, r2, #28
 80048de:	bf44      	itt	mi
 80048e0:	232b      	movmi	r3, #43	@ 0x2b
 80048e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80048e6:	f89a 3000 	ldrb.w	r3, [sl]
 80048ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80048ec:	d015      	beq.n	800491a <_svfiprintf_r+0xfa>
 80048ee:	9a07      	ldr	r2, [sp, #28]
 80048f0:	4654      	mov	r4, sl
 80048f2:	2000      	movs	r0, #0
 80048f4:	f04f 0c0a 	mov.w	ip, #10
 80048f8:	4621      	mov	r1, r4
 80048fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80048fe:	3b30      	subs	r3, #48	@ 0x30
 8004900:	2b09      	cmp	r3, #9
 8004902:	d94b      	bls.n	800499c <_svfiprintf_r+0x17c>
 8004904:	b1b0      	cbz	r0, 8004934 <_svfiprintf_r+0x114>
 8004906:	9207      	str	r2, [sp, #28]
 8004908:	e014      	b.n	8004934 <_svfiprintf_r+0x114>
 800490a:	eba0 0308 	sub.w	r3, r0, r8
 800490e:	fa09 f303 	lsl.w	r3, r9, r3
 8004912:	4313      	orrs	r3, r2
 8004914:	9304      	str	r3, [sp, #16]
 8004916:	46a2      	mov	sl, r4
 8004918:	e7d2      	b.n	80048c0 <_svfiprintf_r+0xa0>
 800491a:	9b03      	ldr	r3, [sp, #12]
 800491c:	1d19      	adds	r1, r3, #4
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	9103      	str	r1, [sp, #12]
 8004922:	2b00      	cmp	r3, #0
 8004924:	bfbb      	ittet	lt
 8004926:	425b      	neglt	r3, r3
 8004928:	f042 0202 	orrlt.w	r2, r2, #2
 800492c:	9307      	strge	r3, [sp, #28]
 800492e:	9307      	strlt	r3, [sp, #28]
 8004930:	bfb8      	it	lt
 8004932:	9204      	strlt	r2, [sp, #16]
 8004934:	7823      	ldrb	r3, [r4, #0]
 8004936:	2b2e      	cmp	r3, #46	@ 0x2e
 8004938:	d10a      	bne.n	8004950 <_svfiprintf_r+0x130>
 800493a:	7863      	ldrb	r3, [r4, #1]
 800493c:	2b2a      	cmp	r3, #42	@ 0x2a
 800493e:	d132      	bne.n	80049a6 <_svfiprintf_r+0x186>
 8004940:	9b03      	ldr	r3, [sp, #12]
 8004942:	1d1a      	adds	r2, r3, #4
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	9203      	str	r2, [sp, #12]
 8004948:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800494c:	3402      	adds	r4, #2
 800494e:	9305      	str	r3, [sp, #20]
 8004950:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004a14 <_svfiprintf_r+0x1f4>
 8004954:	7821      	ldrb	r1, [r4, #0]
 8004956:	2203      	movs	r2, #3
 8004958:	4650      	mov	r0, sl
 800495a:	f7fb fc41 	bl	80001e0 <memchr>
 800495e:	b138      	cbz	r0, 8004970 <_svfiprintf_r+0x150>
 8004960:	9b04      	ldr	r3, [sp, #16]
 8004962:	eba0 000a 	sub.w	r0, r0, sl
 8004966:	2240      	movs	r2, #64	@ 0x40
 8004968:	4082      	lsls	r2, r0
 800496a:	4313      	orrs	r3, r2
 800496c:	3401      	adds	r4, #1
 800496e:	9304      	str	r3, [sp, #16]
 8004970:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004974:	4824      	ldr	r0, [pc, #144]	@ (8004a08 <_svfiprintf_r+0x1e8>)
 8004976:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800497a:	2206      	movs	r2, #6
 800497c:	f7fb fc30 	bl	80001e0 <memchr>
 8004980:	2800      	cmp	r0, #0
 8004982:	d036      	beq.n	80049f2 <_svfiprintf_r+0x1d2>
 8004984:	4b21      	ldr	r3, [pc, #132]	@ (8004a0c <_svfiprintf_r+0x1ec>)
 8004986:	bb1b      	cbnz	r3, 80049d0 <_svfiprintf_r+0x1b0>
 8004988:	9b03      	ldr	r3, [sp, #12]
 800498a:	3307      	adds	r3, #7
 800498c:	f023 0307 	bic.w	r3, r3, #7
 8004990:	3308      	adds	r3, #8
 8004992:	9303      	str	r3, [sp, #12]
 8004994:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004996:	4433      	add	r3, r6
 8004998:	9309      	str	r3, [sp, #36]	@ 0x24
 800499a:	e76a      	b.n	8004872 <_svfiprintf_r+0x52>
 800499c:	fb0c 3202 	mla	r2, ip, r2, r3
 80049a0:	460c      	mov	r4, r1
 80049a2:	2001      	movs	r0, #1
 80049a4:	e7a8      	b.n	80048f8 <_svfiprintf_r+0xd8>
 80049a6:	2300      	movs	r3, #0
 80049a8:	3401      	adds	r4, #1
 80049aa:	9305      	str	r3, [sp, #20]
 80049ac:	4619      	mov	r1, r3
 80049ae:	f04f 0c0a 	mov.w	ip, #10
 80049b2:	4620      	mov	r0, r4
 80049b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80049b8:	3a30      	subs	r2, #48	@ 0x30
 80049ba:	2a09      	cmp	r2, #9
 80049bc:	d903      	bls.n	80049c6 <_svfiprintf_r+0x1a6>
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d0c6      	beq.n	8004950 <_svfiprintf_r+0x130>
 80049c2:	9105      	str	r1, [sp, #20]
 80049c4:	e7c4      	b.n	8004950 <_svfiprintf_r+0x130>
 80049c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80049ca:	4604      	mov	r4, r0
 80049cc:	2301      	movs	r3, #1
 80049ce:	e7f0      	b.n	80049b2 <_svfiprintf_r+0x192>
 80049d0:	ab03      	add	r3, sp, #12
 80049d2:	9300      	str	r3, [sp, #0]
 80049d4:	462a      	mov	r2, r5
 80049d6:	4b0e      	ldr	r3, [pc, #56]	@ (8004a10 <_svfiprintf_r+0x1f0>)
 80049d8:	a904      	add	r1, sp, #16
 80049da:	4638      	mov	r0, r7
 80049dc:	f3af 8000 	nop.w
 80049e0:	1c42      	adds	r2, r0, #1
 80049e2:	4606      	mov	r6, r0
 80049e4:	d1d6      	bne.n	8004994 <_svfiprintf_r+0x174>
 80049e6:	89ab      	ldrh	r3, [r5, #12]
 80049e8:	065b      	lsls	r3, r3, #25
 80049ea:	f53f af2d 	bmi.w	8004848 <_svfiprintf_r+0x28>
 80049ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80049f0:	e72c      	b.n	800484c <_svfiprintf_r+0x2c>
 80049f2:	ab03      	add	r3, sp, #12
 80049f4:	9300      	str	r3, [sp, #0]
 80049f6:	462a      	mov	r2, r5
 80049f8:	4b05      	ldr	r3, [pc, #20]	@ (8004a10 <_svfiprintf_r+0x1f0>)
 80049fa:	a904      	add	r1, sp, #16
 80049fc:	4638      	mov	r0, r7
 80049fe:	f000 f879 	bl	8004af4 <_printf_i>
 8004a02:	e7ed      	b.n	80049e0 <_svfiprintf_r+0x1c0>
 8004a04:	0800565f 	.word	0x0800565f
 8004a08:	08005669 	.word	0x08005669
 8004a0c:	00000000 	.word	0x00000000
 8004a10:	08004769 	.word	0x08004769
 8004a14:	08005665 	.word	0x08005665

08004a18 <_printf_common>:
 8004a18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a1c:	4616      	mov	r6, r2
 8004a1e:	4698      	mov	r8, r3
 8004a20:	688a      	ldr	r2, [r1, #8]
 8004a22:	690b      	ldr	r3, [r1, #16]
 8004a24:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	bfb8      	it	lt
 8004a2c:	4613      	movlt	r3, r2
 8004a2e:	6033      	str	r3, [r6, #0]
 8004a30:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004a34:	4607      	mov	r7, r0
 8004a36:	460c      	mov	r4, r1
 8004a38:	b10a      	cbz	r2, 8004a3e <_printf_common+0x26>
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	6033      	str	r3, [r6, #0]
 8004a3e:	6823      	ldr	r3, [r4, #0]
 8004a40:	0699      	lsls	r1, r3, #26
 8004a42:	bf42      	ittt	mi
 8004a44:	6833      	ldrmi	r3, [r6, #0]
 8004a46:	3302      	addmi	r3, #2
 8004a48:	6033      	strmi	r3, [r6, #0]
 8004a4a:	6825      	ldr	r5, [r4, #0]
 8004a4c:	f015 0506 	ands.w	r5, r5, #6
 8004a50:	d106      	bne.n	8004a60 <_printf_common+0x48>
 8004a52:	f104 0a19 	add.w	sl, r4, #25
 8004a56:	68e3      	ldr	r3, [r4, #12]
 8004a58:	6832      	ldr	r2, [r6, #0]
 8004a5a:	1a9b      	subs	r3, r3, r2
 8004a5c:	42ab      	cmp	r3, r5
 8004a5e:	dc26      	bgt.n	8004aae <_printf_common+0x96>
 8004a60:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004a64:	6822      	ldr	r2, [r4, #0]
 8004a66:	3b00      	subs	r3, #0
 8004a68:	bf18      	it	ne
 8004a6a:	2301      	movne	r3, #1
 8004a6c:	0692      	lsls	r2, r2, #26
 8004a6e:	d42b      	bmi.n	8004ac8 <_printf_common+0xb0>
 8004a70:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004a74:	4641      	mov	r1, r8
 8004a76:	4638      	mov	r0, r7
 8004a78:	47c8      	blx	r9
 8004a7a:	3001      	adds	r0, #1
 8004a7c:	d01e      	beq.n	8004abc <_printf_common+0xa4>
 8004a7e:	6823      	ldr	r3, [r4, #0]
 8004a80:	6922      	ldr	r2, [r4, #16]
 8004a82:	f003 0306 	and.w	r3, r3, #6
 8004a86:	2b04      	cmp	r3, #4
 8004a88:	bf02      	ittt	eq
 8004a8a:	68e5      	ldreq	r5, [r4, #12]
 8004a8c:	6833      	ldreq	r3, [r6, #0]
 8004a8e:	1aed      	subeq	r5, r5, r3
 8004a90:	68a3      	ldr	r3, [r4, #8]
 8004a92:	bf0c      	ite	eq
 8004a94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a98:	2500      	movne	r5, #0
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	bfc4      	itt	gt
 8004a9e:	1a9b      	subgt	r3, r3, r2
 8004aa0:	18ed      	addgt	r5, r5, r3
 8004aa2:	2600      	movs	r6, #0
 8004aa4:	341a      	adds	r4, #26
 8004aa6:	42b5      	cmp	r5, r6
 8004aa8:	d11a      	bne.n	8004ae0 <_printf_common+0xc8>
 8004aaa:	2000      	movs	r0, #0
 8004aac:	e008      	b.n	8004ac0 <_printf_common+0xa8>
 8004aae:	2301      	movs	r3, #1
 8004ab0:	4652      	mov	r2, sl
 8004ab2:	4641      	mov	r1, r8
 8004ab4:	4638      	mov	r0, r7
 8004ab6:	47c8      	blx	r9
 8004ab8:	3001      	adds	r0, #1
 8004aba:	d103      	bne.n	8004ac4 <_printf_common+0xac>
 8004abc:	f04f 30ff 	mov.w	r0, #4294967295
 8004ac0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ac4:	3501      	adds	r5, #1
 8004ac6:	e7c6      	b.n	8004a56 <_printf_common+0x3e>
 8004ac8:	18e1      	adds	r1, r4, r3
 8004aca:	1c5a      	adds	r2, r3, #1
 8004acc:	2030      	movs	r0, #48	@ 0x30
 8004ace:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004ad2:	4422      	add	r2, r4
 8004ad4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004ad8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004adc:	3302      	adds	r3, #2
 8004ade:	e7c7      	b.n	8004a70 <_printf_common+0x58>
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	4622      	mov	r2, r4
 8004ae4:	4641      	mov	r1, r8
 8004ae6:	4638      	mov	r0, r7
 8004ae8:	47c8      	blx	r9
 8004aea:	3001      	adds	r0, #1
 8004aec:	d0e6      	beq.n	8004abc <_printf_common+0xa4>
 8004aee:	3601      	adds	r6, #1
 8004af0:	e7d9      	b.n	8004aa6 <_printf_common+0x8e>
	...

08004af4 <_printf_i>:
 8004af4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004af8:	7e0f      	ldrb	r7, [r1, #24]
 8004afa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004afc:	2f78      	cmp	r7, #120	@ 0x78
 8004afe:	4691      	mov	r9, r2
 8004b00:	4680      	mov	r8, r0
 8004b02:	460c      	mov	r4, r1
 8004b04:	469a      	mov	sl, r3
 8004b06:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004b0a:	d807      	bhi.n	8004b1c <_printf_i+0x28>
 8004b0c:	2f62      	cmp	r7, #98	@ 0x62
 8004b0e:	d80a      	bhi.n	8004b26 <_printf_i+0x32>
 8004b10:	2f00      	cmp	r7, #0
 8004b12:	f000 80d1 	beq.w	8004cb8 <_printf_i+0x1c4>
 8004b16:	2f58      	cmp	r7, #88	@ 0x58
 8004b18:	f000 80b8 	beq.w	8004c8c <_printf_i+0x198>
 8004b1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004b20:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004b24:	e03a      	b.n	8004b9c <_printf_i+0xa8>
 8004b26:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004b2a:	2b15      	cmp	r3, #21
 8004b2c:	d8f6      	bhi.n	8004b1c <_printf_i+0x28>
 8004b2e:	a101      	add	r1, pc, #4	@ (adr r1, 8004b34 <_printf_i+0x40>)
 8004b30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004b34:	08004b8d 	.word	0x08004b8d
 8004b38:	08004ba1 	.word	0x08004ba1
 8004b3c:	08004b1d 	.word	0x08004b1d
 8004b40:	08004b1d 	.word	0x08004b1d
 8004b44:	08004b1d 	.word	0x08004b1d
 8004b48:	08004b1d 	.word	0x08004b1d
 8004b4c:	08004ba1 	.word	0x08004ba1
 8004b50:	08004b1d 	.word	0x08004b1d
 8004b54:	08004b1d 	.word	0x08004b1d
 8004b58:	08004b1d 	.word	0x08004b1d
 8004b5c:	08004b1d 	.word	0x08004b1d
 8004b60:	08004c9f 	.word	0x08004c9f
 8004b64:	08004bcb 	.word	0x08004bcb
 8004b68:	08004c59 	.word	0x08004c59
 8004b6c:	08004b1d 	.word	0x08004b1d
 8004b70:	08004b1d 	.word	0x08004b1d
 8004b74:	08004cc1 	.word	0x08004cc1
 8004b78:	08004b1d 	.word	0x08004b1d
 8004b7c:	08004bcb 	.word	0x08004bcb
 8004b80:	08004b1d 	.word	0x08004b1d
 8004b84:	08004b1d 	.word	0x08004b1d
 8004b88:	08004c61 	.word	0x08004c61
 8004b8c:	6833      	ldr	r3, [r6, #0]
 8004b8e:	1d1a      	adds	r2, r3, #4
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	6032      	str	r2, [r6, #0]
 8004b94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004b98:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e09c      	b.n	8004cda <_printf_i+0x1e6>
 8004ba0:	6833      	ldr	r3, [r6, #0]
 8004ba2:	6820      	ldr	r0, [r4, #0]
 8004ba4:	1d19      	adds	r1, r3, #4
 8004ba6:	6031      	str	r1, [r6, #0]
 8004ba8:	0606      	lsls	r6, r0, #24
 8004baa:	d501      	bpl.n	8004bb0 <_printf_i+0xbc>
 8004bac:	681d      	ldr	r5, [r3, #0]
 8004bae:	e003      	b.n	8004bb8 <_printf_i+0xc4>
 8004bb0:	0645      	lsls	r5, r0, #25
 8004bb2:	d5fb      	bpl.n	8004bac <_printf_i+0xb8>
 8004bb4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004bb8:	2d00      	cmp	r5, #0
 8004bba:	da03      	bge.n	8004bc4 <_printf_i+0xd0>
 8004bbc:	232d      	movs	r3, #45	@ 0x2d
 8004bbe:	426d      	negs	r5, r5
 8004bc0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004bc4:	4858      	ldr	r0, [pc, #352]	@ (8004d28 <_printf_i+0x234>)
 8004bc6:	230a      	movs	r3, #10
 8004bc8:	e011      	b.n	8004bee <_printf_i+0xfa>
 8004bca:	6821      	ldr	r1, [r4, #0]
 8004bcc:	6833      	ldr	r3, [r6, #0]
 8004bce:	0608      	lsls	r0, r1, #24
 8004bd0:	f853 5b04 	ldr.w	r5, [r3], #4
 8004bd4:	d402      	bmi.n	8004bdc <_printf_i+0xe8>
 8004bd6:	0649      	lsls	r1, r1, #25
 8004bd8:	bf48      	it	mi
 8004bda:	b2ad      	uxthmi	r5, r5
 8004bdc:	2f6f      	cmp	r7, #111	@ 0x6f
 8004bde:	4852      	ldr	r0, [pc, #328]	@ (8004d28 <_printf_i+0x234>)
 8004be0:	6033      	str	r3, [r6, #0]
 8004be2:	bf14      	ite	ne
 8004be4:	230a      	movne	r3, #10
 8004be6:	2308      	moveq	r3, #8
 8004be8:	2100      	movs	r1, #0
 8004bea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004bee:	6866      	ldr	r6, [r4, #4]
 8004bf0:	60a6      	str	r6, [r4, #8]
 8004bf2:	2e00      	cmp	r6, #0
 8004bf4:	db05      	blt.n	8004c02 <_printf_i+0x10e>
 8004bf6:	6821      	ldr	r1, [r4, #0]
 8004bf8:	432e      	orrs	r6, r5
 8004bfa:	f021 0104 	bic.w	r1, r1, #4
 8004bfe:	6021      	str	r1, [r4, #0]
 8004c00:	d04b      	beq.n	8004c9a <_printf_i+0x1a6>
 8004c02:	4616      	mov	r6, r2
 8004c04:	fbb5 f1f3 	udiv	r1, r5, r3
 8004c08:	fb03 5711 	mls	r7, r3, r1, r5
 8004c0c:	5dc7      	ldrb	r7, [r0, r7]
 8004c0e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004c12:	462f      	mov	r7, r5
 8004c14:	42bb      	cmp	r3, r7
 8004c16:	460d      	mov	r5, r1
 8004c18:	d9f4      	bls.n	8004c04 <_printf_i+0x110>
 8004c1a:	2b08      	cmp	r3, #8
 8004c1c:	d10b      	bne.n	8004c36 <_printf_i+0x142>
 8004c1e:	6823      	ldr	r3, [r4, #0]
 8004c20:	07df      	lsls	r7, r3, #31
 8004c22:	d508      	bpl.n	8004c36 <_printf_i+0x142>
 8004c24:	6923      	ldr	r3, [r4, #16]
 8004c26:	6861      	ldr	r1, [r4, #4]
 8004c28:	4299      	cmp	r1, r3
 8004c2a:	bfde      	ittt	le
 8004c2c:	2330      	movle	r3, #48	@ 0x30
 8004c2e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004c32:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004c36:	1b92      	subs	r2, r2, r6
 8004c38:	6122      	str	r2, [r4, #16]
 8004c3a:	f8cd a000 	str.w	sl, [sp]
 8004c3e:	464b      	mov	r3, r9
 8004c40:	aa03      	add	r2, sp, #12
 8004c42:	4621      	mov	r1, r4
 8004c44:	4640      	mov	r0, r8
 8004c46:	f7ff fee7 	bl	8004a18 <_printf_common>
 8004c4a:	3001      	adds	r0, #1
 8004c4c:	d14a      	bne.n	8004ce4 <_printf_i+0x1f0>
 8004c4e:	f04f 30ff 	mov.w	r0, #4294967295
 8004c52:	b004      	add	sp, #16
 8004c54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c58:	6823      	ldr	r3, [r4, #0]
 8004c5a:	f043 0320 	orr.w	r3, r3, #32
 8004c5e:	6023      	str	r3, [r4, #0]
 8004c60:	4832      	ldr	r0, [pc, #200]	@ (8004d2c <_printf_i+0x238>)
 8004c62:	2778      	movs	r7, #120	@ 0x78
 8004c64:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004c68:	6823      	ldr	r3, [r4, #0]
 8004c6a:	6831      	ldr	r1, [r6, #0]
 8004c6c:	061f      	lsls	r7, r3, #24
 8004c6e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004c72:	d402      	bmi.n	8004c7a <_printf_i+0x186>
 8004c74:	065f      	lsls	r7, r3, #25
 8004c76:	bf48      	it	mi
 8004c78:	b2ad      	uxthmi	r5, r5
 8004c7a:	6031      	str	r1, [r6, #0]
 8004c7c:	07d9      	lsls	r1, r3, #31
 8004c7e:	bf44      	itt	mi
 8004c80:	f043 0320 	orrmi.w	r3, r3, #32
 8004c84:	6023      	strmi	r3, [r4, #0]
 8004c86:	b11d      	cbz	r5, 8004c90 <_printf_i+0x19c>
 8004c88:	2310      	movs	r3, #16
 8004c8a:	e7ad      	b.n	8004be8 <_printf_i+0xf4>
 8004c8c:	4826      	ldr	r0, [pc, #152]	@ (8004d28 <_printf_i+0x234>)
 8004c8e:	e7e9      	b.n	8004c64 <_printf_i+0x170>
 8004c90:	6823      	ldr	r3, [r4, #0]
 8004c92:	f023 0320 	bic.w	r3, r3, #32
 8004c96:	6023      	str	r3, [r4, #0]
 8004c98:	e7f6      	b.n	8004c88 <_printf_i+0x194>
 8004c9a:	4616      	mov	r6, r2
 8004c9c:	e7bd      	b.n	8004c1a <_printf_i+0x126>
 8004c9e:	6833      	ldr	r3, [r6, #0]
 8004ca0:	6825      	ldr	r5, [r4, #0]
 8004ca2:	6961      	ldr	r1, [r4, #20]
 8004ca4:	1d18      	adds	r0, r3, #4
 8004ca6:	6030      	str	r0, [r6, #0]
 8004ca8:	062e      	lsls	r6, r5, #24
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	d501      	bpl.n	8004cb2 <_printf_i+0x1be>
 8004cae:	6019      	str	r1, [r3, #0]
 8004cb0:	e002      	b.n	8004cb8 <_printf_i+0x1c4>
 8004cb2:	0668      	lsls	r0, r5, #25
 8004cb4:	d5fb      	bpl.n	8004cae <_printf_i+0x1ba>
 8004cb6:	8019      	strh	r1, [r3, #0]
 8004cb8:	2300      	movs	r3, #0
 8004cba:	6123      	str	r3, [r4, #16]
 8004cbc:	4616      	mov	r6, r2
 8004cbe:	e7bc      	b.n	8004c3a <_printf_i+0x146>
 8004cc0:	6833      	ldr	r3, [r6, #0]
 8004cc2:	1d1a      	adds	r2, r3, #4
 8004cc4:	6032      	str	r2, [r6, #0]
 8004cc6:	681e      	ldr	r6, [r3, #0]
 8004cc8:	6862      	ldr	r2, [r4, #4]
 8004cca:	2100      	movs	r1, #0
 8004ccc:	4630      	mov	r0, r6
 8004cce:	f7fb fa87 	bl	80001e0 <memchr>
 8004cd2:	b108      	cbz	r0, 8004cd8 <_printf_i+0x1e4>
 8004cd4:	1b80      	subs	r0, r0, r6
 8004cd6:	6060      	str	r0, [r4, #4]
 8004cd8:	6863      	ldr	r3, [r4, #4]
 8004cda:	6123      	str	r3, [r4, #16]
 8004cdc:	2300      	movs	r3, #0
 8004cde:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ce2:	e7aa      	b.n	8004c3a <_printf_i+0x146>
 8004ce4:	6923      	ldr	r3, [r4, #16]
 8004ce6:	4632      	mov	r2, r6
 8004ce8:	4649      	mov	r1, r9
 8004cea:	4640      	mov	r0, r8
 8004cec:	47d0      	blx	sl
 8004cee:	3001      	adds	r0, #1
 8004cf0:	d0ad      	beq.n	8004c4e <_printf_i+0x15a>
 8004cf2:	6823      	ldr	r3, [r4, #0]
 8004cf4:	079b      	lsls	r3, r3, #30
 8004cf6:	d413      	bmi.n	8004d20 <_printf_i+0x22c>
 8004cf8:	68e0      	ldr	r0, [r4, #12]
 8004cfa:	9b03      	ldr	r3, [sp, #12]
 8004cfc:	4298      	cmp	r0, r3
 8004cfe:	bfb8      	it	lt
 8004d00:	4618      	movlt	r0, r3
 8004d02:	e7a6      	b.n	8004c52 <_printf_i+0x15e>
 8004d04:	2301      	movs	r3, #1
 8004d06:	4632      	mov	r2, r6
 8004d08:	4649      	mov	r1, r9
 8004d0a:	4640      	mov	r0, r8
 8004d0c:	47d0      	blx	sl
 8004d0e:	3001      	adds	r0, #1
 8004d10:	d09d      	beq.n	8004c4e <_printf_i+0x15a>
 8004d12:	3501      	adds	r5, #1
 8004d14:	68e3      	ldr	r3, [r4, #12]
 8004d16:	9903      	ldr	r1, [sp, #12]
 8004d18:	1a5b      	subs	r3, r3, r1
 8004d1a:	42ab      	cmp	r3, r5
 8004d1c:	dcf2      	bgt.n	8004d04 <_printf_i+0x210>
 8004d1e:	e7eb      	b.n	8004cf8 <_printf_i+0x204>
 8004d20:	2500      	movs	r5, #0
 8004d22:	f104 0619 	add.w	r6, r4, #25
 8004d26:	e7f5      	b.n	8004d14 <_printf_i+0x220>
 8004d28:	08005670 	.word	0x08005670
 8004d2c:	08005681 	.word	0x08005681

08004d30 <__sflush_r>:
 8004d30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d38:	0716      	lsls	r6, r2, #28
 8004d3a:	4605      	mov	r5, r0
 8004d3c:	460c      	mov	r4, r1
 8004d3e:	d454      	bmi.n	8004dea <__sflush_r+0xba>
 8004d40:	684b      	ldr	r3, [r1, #4]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	dc02      	bgt.n	8004d4c <__sflush_r+0x1c>
 8004d46:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	dd48      	ble.n	8004dde <__sflush_r+0xae>
 8004d4c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004d4e:	2e00      	cmp	r6, #0
 8004d50:	d045      	beq.n	8004dde <__sflush_r+0xae>
 8004d52:	2300      	movs	r3, #0
 8004d54:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004d58:	682f      	ldr	r7, [r5, #0]
 8004d5a:	6a21      	ldr	r1, [r4, #32]
 8004d5c:	602b      	str	r3, [r5, #0]
 8004d5e:	d030      	beq.n	8004dc2 <__sflush_r+0x92>
 8004d60:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004d62:	89a3      	ldrh	r3, [r4, #12]
 8004d64:	0759      	lsls	r1, r3, #29
 8004d66:	d505      	bpl.n	8004d74 <__sflush_r+0x44>
 8004d68:	6863      	ldr	r3, [r4, #4]
 8004d6a:	1ad2      	subs	r2, r2, r3
 8004d6c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004d6e:	b10b      	cbz	r3, 8004d74 <__sflush_r+0x44>
 8004d70:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004d72:	1ad2      	subs	r2, r2, r3
 8004d74:	2300      	movs	r3, #0
 8004d76:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004d78:	6a21      	ldr	r1, [r4, #32]
 8004d7a:	4628      	mov	r0, r5
 8004d7c:	47b0      	blx	r6
 8004d7e:	1c43      	adds	r3, r0, #1
 8004d80:	89a3      	ldrh	r3, [r4, #12]
 8004d82:	d106      	bne.n	8004d92 <__sflush_r+0x62>
 8004d84:	6829      	ldr	r1, [r5, #0]
 8004d86:	291d      	cmp	r1, #29
 8004d88:	d82b      	bhi.n	8004de2 <__sflush_r+0xb2>
 8004d8a:	4a2a      	ldr	r2, [pc, #168]	@ (8004e34 <__sflush_r+0x104>)
 8004d8c:	40ca      	lsrs	r2, r1
 8004d8e:	07d6      	lsls	r6, r2, #31
 8004d90:	d527      	bpl.n	8004de2 <__sflush_r+0xb2>
 8004d92:	2200      	movs	r2, #0
 8004d94:	6062      	str	r2, [r4, #4]
 8004d96:	04d9      	lsls	r1, r3, #19
 8004d98:	6922      	ldr	r2, [r4, #16]
 8004d9a:	6022      	str	r2, [r4, #0]
 8004d9c:	d504      	bpl.n	8004da8 <__sflush_r+0x78>
 8004d9e:	1c42      	adds	r2, r0, #1
 8004da0:	d101      	bne.n	8004da6 <__sflush_r+0x76>
 8004da2:	682b      	ldr	r3, [r5, #0]
 8004da4:	b903      	cbnz	r3, 8004da8 <__sflush_r+0x78>
 8004da6:	6560      	str	r0, [r4, #84]	@ 0x54
 8004da8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004daa:	602f      	str	r7, [r5, #0]
 8004dac:	b1b9      	cbz	r1, 8004dde <__sflush_r+0xae>
 8004dae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004db2:	4299      	cmp	r1, r3
 8004db4:	d002      	beq.n	8004dbc <__sflush_r+0x8c>
 8004db6:	4628      	mov	r0, r5
 8004db8:	f7ff fbd6 	bl	8004568 <_free_r>
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	6363      	str	r3, [r4, #52]	@ 0x34
 8004dc0:	e00d      	b.n	8004dde <__sflush_r+0xae>
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	4628      	mov	r0, r5
 8004dc6:	47b0      	blx	r6
 8004dc8:	4602      	mov	r2, r0
 8004dca:	1c50      	adds	r0, r2, #1
 8004dcc:	d1c9      	bne.n	8004d62 <__sflush_r+0x32>
 8004dce:	682b      	ldr	r3, [r5, #0]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d0c6      	beq.n	8004d62 <__sflush_r+0x32>
 8004dd4:	2b1d      	cmp	r3, #29
 8004dd6:	d001      	beq.n	8004ddc <__sflush_r+0xac>
 8004dd8:	2b16      	cmp	r3, #22
 8004dda:	d11e      	bne.n	8004e1a <__sflush_r+0xea>
 8004ddc:	602f      	str	r7, [r5, #0]
 8004dde:	2000      	movs	r0, #0
 8004de0:	e022      	b.n	8004e28 <__sflush_r+0xf8>
 8004de2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004de6:	b21b      	sxth	r3, r3
 8004de8:	e01b      	b.n	8004e22 <__sflush_r+0xf2>
 8004dea:	690f      	ldr	r7, [r1, #16]
 8004dec:	2f00      	cmp	r7, #0
 8004dee:	d0f6      	beq.n	8004dde <__sflush_r+0xae>
 8004df0:	0793      	lsls	r3, r2, #30
 8004df2:	680e      	ldr	r6, [r1, #0]
 8004df4:	bf08      	it	eq
 8004df6:	694b      	ldreq	r3, [r1, #20]
 8004df8:	600f      	str	r7, [r1, #0]
 8004dfa:	bf18      	it	ne
 8004dfc:	2300      	movne	r3, #0
 8004dfe:	eba6 0807 	sub.w	r8, r6, r7
 8004e02:	608b      	str	r3, [r1, #8]
 8004e04:	f1b8 0f00 	cmp.w	r8, #0
 8004e08:	dde9      	ble.n	8004dde <__sflush_r+0xae>
 8004e0a:	6a21      	ldr	r1, [r4, #32]
 8004e0c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004e0e:	4643      	mov	r3, r8
 8004e10:	463a      	mov	r2, r7
 8004e12:	4628      	mov	r0, r5
 8004e14:	47b0      	blx	r6
 8004e16:	2800      	cmp	r0, #0
 8004e18:	dc08      	bgt.n	8004e2c <__sflush_r+0xfc>
 8004e1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e22:	81a3      	strh	r3, [r4, #12]
 8004e24:	f04f 30ff 	mov.w	r0, #4294967295
 8004e28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e2c:	4407      	add	r7, r0
 8004e2e:	eba8 0800 	sub.w	r8, r8, r0
 8004e32:	e7e7      	b.n	8004e04 <__sflush_r+0xd4>
 8004e34:	20400001 	.word	0x20400001

08004e38 <_fflush_r>:
 8004e38:	b538      	push	{r3, r4, r5, lr}
 8004e3a:	690b      	ldr	r3, [r1, #16]
 8004e3c:	4605      	mov	r5, r0
 8004e3e:	460c      	mov	r4, r1
 8004e40:	b913      	cbnz	r3, 8004e48 <_fflush_r+0x10>
 8004e42:	2500      	movs	r5, #0
 8004e44:	4628      	mov	r0, r5
 8004e46:	bd38      	pop	{r3, r4, r5, pc}
 8004e48:	b118      	cbz	r0, 8004e52 <_fflush_r+0x1a>
 8004e4a:	6a03      	ldr	r3, [r0, #32]
 8004e4c:	b90b      	cbnz	r3, 8004e52 <_fflush_r+0x1a>
 8004e4e:	f7ff fa55 	bl	80042fc <__sinit>
 8004e52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d0f3      	beq.n	8004e42 <_fflush_r+0xa>
 8004e5a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004e5c:	07d0      	lsls	r0, r2, #31
 8004e5e:	d404      	bmi.n	8004e6a <_fflush_r+0x32>
 8004e60:	0599      	lsls	r1, r3, #22
 8004e62:	d402      	bmi.n	8004e6a <_fflush_r+0x32>
 8004e64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004e66:	f7ff fb5e 	bl	8004526 <__retarget_lock_acquire_recursive>
 8004e6a:	4628      	mov	r0, r5
 8004e6c:	4621      	mov	r1, r4
 8004e6e:	f7ff ff5f 	bl	8004d30 <__sflush_r>
 8004e72:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004e74:	07da      	lsls	r2, r3, #31
 8004e76:	4605      	mov	r5, r0
 8004e78:	d4e4      	bmi.n	8004e44 <_fflush_r+0xc>
 8004e7a:	89a3      	ldrh	r3, [r4, #12]
 8004e7c:	059b      	lsls	r3, r3, #22
 8004e7e:	d4e1      	bmi.n	8004e44 <_fflush_r+0xc>
 8004e80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004e82:	f7ff fb51 	bl	8004528 <__retarget_lock_release_recursive>
 8004e86:	e7dd      	b.n	8004e44 <_fflush_r+0xc>

08004e88 <fiprintf>:
 8004e88:	b40e      	push	{r1, r2, r3}
 8004e8a:	b503      	push	{r0, r1, lr}
 8004e8c:	4601      	mov	r1, r0
 8004e8e:	ab03      	add	r3, sp, #12
 8004e90:	4805      	ldr	r0, [pc, #20]	@ (8004ea8 <fiprintf+0x20>)
 8004e92:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e96:	6800      	ldr	r0, [r0, #0]
 8004e98:	9301      	str	r3, [sp, #4]
 8004e9a:	f000 f89d 	bl	8004fd8 <_vfiprintf_r>
 8004e9e:	b002      	add	sp, #8
 8004ea0:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ea4:	b003      	add	sp, #12
 8004ea6:	4770      	bx	lr
 8004ea8:	20000054 	.word	0x20000054

08004eac <memmove>:
 8004eac:	4288      	cmp	r0, r1
 8004eae:	b510      	push	{r4, lr}
 8004eb0:	eb01 0402 	add.w	r4, r1, r2
 8004eb4:	d902      	bls.n	8004ebc <memmove+0x10>
 8004eb6:	4284      	cmp	r4, r0
 8004eb8:	4623      	mov	r3, r4
 8004eba:	d807      	bhi.n	8004ecc <memmove+0x20>
 8004ebc:	1e43      	subs	r3, r0, #1
 8004ebe:	42a1      	cmp	r1, r4
 8004ec0:	d008      	beq.n	8004ed4 <memmove+0x28>
 8004ec2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ec6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004eca:	e7f8      	b.n	8004ebe <memmove+0x12>
 8004ecc:	4402      	add	r2, r0
 8004ece:	4601      	mov	r1, r0
 8004ed0:	428a      	cmp	r2, r1
 8004ed2:	d100      	bne.n	8004ed6 <memmove+0x2a>
 8004ed4:	bd10      	pop	{r4, pc}
 8004ed6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004eda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004ede:	e7f7      	b.n	8004ed0 <memmove+0x24>

08004ee0 <_sbrk_r>:
 8004ee0:	b538      	push	{r3, r4, r5, lr}
 8004ee2:	4d06      	ldr	r5, [pc, #24]	@ (8004efc <_sbrk_r+0x1c>)
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	4604      	mov	r4, r0
 8004ee8:	4608      	mov	r0, r1
 8004eea:	602b      	str	r3, [r5, #0]
 8004eec:	f7fc fc12 	bl	8001714 <_sbrk>
 8004ef0:	1c43      	adds	r3, r0, #1
 8004ef2:	d102      	bne.n	8004efa <_sbrk_r+0x1a>
 8004ef4:	682b      	ldr	r3, [r5, #0]
 8004ef6:	b103      	cbz	r3, 8004efa <_sbrk_r+0x1a>
 8004ef8:	6023      	str	r3, [r4, #0]
 8004efa:	bd38      	pop	{r3, r4, r5, pc}
 8004efc:	20000324 	.word	0x20000324

08004f00 <memcpy>:
 8004f00:	440a      	add	r2, r1
 8004f02:	4291      	cmp	r1, r2
 8004f04:	f100 33ff 	add.w	r3, r0, #4294967295
 8004f08:	d100      	bne.n	8004f0c <memcpy+0xc>
 8004f0a:	4770      	bx	lr
 8004f0c:	b510      	push	{r4, lr}
 8004f0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f16:	4291      	cmp	r1, r2
 8004f18:	d1f9      	bne.n	8004f0e <memcpy+0xe>
 8004f1a:	bd10      	pop	{r4, pc}

08004f1c <abort>:
 8004f1c:	b508      	push	{r3, lr}
 8004f1e:	2006      	movs	r0, #6
 8004f20:	f000 fa2e 	bl	8005380 <raise>
 8004f24:	2001      	movs	r0, #1
 8004f26:	f7fc fb7d 	bl	8001624 <_exit>

08004f2a <_realloc_r>:
 8004f2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f2e:	4607      	mov	r7, r0
 8004f30:	4614      	mov	r4, r2
 8004f32:	460d      	mov	r5, r1
 8004f34:	b921      	cbnz	r1, 8004f40 <_realloc_r+0x16>
 8004f36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f3a:	4611      	mov	r1, r2
 8004f3c:	f7ff bb88 	b.w	8004650 <_malloc_r>
 8004f40:	b92a      	cbnz	r2, 8004f4e <_realloc_r+0x24>
 8004f42:	f7ff fb11 	bl	8004568 <_free_r>
 8004f46:	4625      	mov	r5, r4
 8004f48:	4628      	mov	r0, r5
 8004f4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f4e:	f000 fa33 	bl	80053b8 <_malloc_usable_size_r>
 8004f52:	4284      	cmp	r4, r0
 8004f54:	4606      	mov	r6, r0
 8004f56:	d802      	bhi.n	8004f5e <_realloc_r+0x34>
 8004f58:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004f5c:	d8f4      	bhi.n	8004f48 <_realloc_r+0x1e>
 8004f5e:	4621      	mov	r1, r4
 8004f60:	4638      	mov	r0, r7
 8004f62:	f7ff fb75 	bl	8004650 <_malloc_r>
 8004f66:	4680      	mov	r8, r0
 8004f68:	b908      	cbnz	r0, 8004f6e <_realloc_r+0x44>
 8004f6a:	4645      	mov	r5, r8
 8004f6c:	e7ec      	b.n	8004f48 <_realloc_r+0x1e>
 8004f6e:	42b4      	cmp	r4, r6
 8004f70:	4622      	mov	r2, r4
 8004f72:	4629      	mov	r1, r5
 8004f74:	bf28      	it	cs
 8004f76:	4632      	movcs	r2, r6
 8004f78:	f7ff ffc2 	bl	8004f00 <memcpy>
 8004f7c:	4629      	mov	r1, r5
 8004f7e:	4638      	mov	r0, r7
 8004f80:	f7ff faf2 	bl	8004568 <_free_r>
 8004f84:	e7f1      	b.n	8004f6a <_realloc_r+0x40>

08004f86 <__sfputc_r>:
 8004f86:	6893      	ldr	r3, [r2, #8]
 8004f88:	3b01      	subs	r3, #1
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	b410      	push	{r4}
 8004f8e:	6093      	str	r3, [r2, #8]
 8004f90:	da08      	bge.n	8004fa4 <__sfputc_r+0x1e>
 8004f92:	6994      	ldr	r4, [r2, #24]
 8004f94:	42a3      	cmp	r3, r4
 8004f96:	db01      	blt.n	8004f9c <__sfputc_r+0x16>
 8004f98:	290a      	cmp	r1, #10
 8004f9a:	d103      	bne.n	8004fa4 <__sfputc_r+0x1e>
 8004f9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fa0:	f000 b932 	b.w	8005208 <__swbuf_r>
 8004fa4:	6813      	ldr	r3, [r2, #0]
 8004fa6:	1c58      	adds	r0, r3, #1
 8004fa8:	6010      	str	r0, [r2, #0]
 8004faa:	7019      	strb	r1, [r3, #0]
 8004fac:	4608      	mov	r0, r1
 8004fae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fb2:	4770      	bx	lr

08004fb4 <__sfputs_r>:
 8004fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fb6:	4606      	mov	r6, r0
 8004fb8:	460f      	mov	r7, r1
 8004fba:	4614      	mov	r4, r2
 8004fbc:	18d5      	adds	r5, r2, r3
 8004fbe:	42ac      	cmp	r4, r5
 8004fc0:	d101      	bne.n	8004fc6 <__sfputs_r+0x12>
 8004fc2:	2000      	movs	r0, #0
 8004fc4:	e007      	b.n	8004fd6 <__sfputs_r+0x22>
 8004fc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fca:	463a      	mov	r2, r7
 8004fcc:	4630      	mov	r0, r6
 8004fce:	f7ff ffda 	bl	8004f86 <__sfputc_r>
 8004fd2:	1c43      	adds	r3, r0, #1
 8004fd4:	d1f3      	bne.n	8004fbe <__sfputs_r+0xa>
 8004fd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004fd8 <_vfiprintf_r>:
 8004fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fdc:	460d      	mov	r5, r1
 8004fde:	b09d      	sub	sp, #116	@ 0x74
 8004fe0:	4614      	mov	r4, r2
 8004fe2:	4698      	mov	r8, r3
 8004fe4:	4606      	mov	r6, r0
 8004fe6:	b118      	cbz	r0, 8004ff0 <_vfiprintf_r+0x18>
 8004fe8:	6a03      	ldr	r3, [r0, #32]
 8004fea:	b90b      	cbnz	r3, 8004ff0 <_vfiprintf_r+0x18>
 8004fec:	f7ff f986 	bl	80042fc <__sinit>
 8004ff0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004ff2:	07d9      	lsls	r1, r3, #31
 8004ff4:	d405      	bmi.n	8005002 <_vfiprintf_r+0x2a>
 8004ff6:	89ab      	ldrh	r3, [r5, #12]
 8004ff8:	059a      	lsls	r2, r3, #22
 8004ffa:	d402      	bmi.n	8005002 <_vfiprintf_r+0x2a>
 8004ffc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004ffe:	f7ff fa92 	bl	8004526 <__retarget_lock_acquire_recursive>
 8005002:	89ab      	ldrh	r3, [r5, #12]
 8005004:	071b      	lsls	r3, r3, #28
 8005006:	d501      	bpl.n	800500c <_vfiprintf_r+0x34>
 8005008:	692b      	ldr	r3, [r5, #16]
 800500a:	b99b      	cbnz	r3, 8005034 <_vfiprintf_r+0x5c>
 800500c:	4629      	mov	r1, r5
 800500e:	4630      	mov	r0, r6
 8005010:	f000 f938 	bl	8005284 <__swsetup_r>
 8005014:	b170      	cbz	r0, 8005034 <_vfiprintf_r+0x5c>
 8005016:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005018:	07dc      	lsls	r4, r3, #31
 800501a:	d504      	bpl.n	8005026 <_vfiprintf_r+0x4e>
 800501c:	f04f 30ff 	mov.w	r0, #4294967295
 8005020:	b01d      	add	sp, #116	@ 0x74
 8005022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005026:	89ab      	ldrh	r3, [r5, #12]
 8005028:	0598      	lsls	r0, r3, #22
 800502a:	d4f7      	bmi.n	800501c <_vfiprintf_r+0x44>
 800502c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800502e:	f7ff fa7b 	bl	8004528 <__retarget_lock_release_recursive>
 8005032:	e7f3      	b.n	800501c <_vfiprintf_r+0x44>
 8005034:	2300      	movs	r3, #0
 8005036:	9309      	str	r3, [sp, #36]	@ 0x24
 8005038:	2320      	movs	r3, #32
 800503a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800503e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005042:	2330      	movs	r3, #48	@ 0x30
 8005044:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80051f4 <_vfiprintf_r+0x21c>
 8005048:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800504c:	f04f 0901 	mov.w	r9, #1
 8005050:	4623      	mov	r3, r4
 8005052:	469a      	mov	sl, r3
 8005054:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005058:	b10a      	cbz	r2, 800505e <_vfiprintf_r+0x86>
 800505a:	2a25      	cmp	r2, #37	@ 0x25
 800505c:	d1f9      	bne.n	8005052 <_vfiprintf_r+0x7a>
 800505e:	ebba 0b04 	subs.w	fp, sl, r4
 8005062:	d00b      	beq.n	800507c <_vfiprintf_r+0xa4>
 8005064:	465b      	mov	r3, fp
 8005066:	4622      	mov	r2, r4
 8005068:	4629      	mov	r1, r5
 800506a:	4630      	mov	r0, r6
 800506c:	f7ff ffa2 	bl	8004fb4 <__sfputs_r>
 8005070:	3001      	adds	r0, #1
 8005072:	f000 80a7 	beq.w	80051c4 <_vfiprintf_r+0x1ec>
 8005076:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005078:	445a      	add	r2, fp
 800507a:	9209      	str	r2, [sp, #36]	@ 0x24
 800507c:	f89a 3000 	ldrb.w	r3, [sl]
 8005080:	2b00      	cmp	r3, #0
 8005082:	f000 809f 	beq.w	80051c4 <_vfiprintf_r+0x1ec>
 8005086:	2300      	movs	r3, #0
 8005088:	f04f 32ff 	mov.w	r2, #4294967295
 800508c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005090:	f10a 0a01 	add.w	sl, sl, #1
 8005094:	9304      	str	r3, [sp, #16]
 8005096:	9307      	str	r3, [sp, #28]
 8005098:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800509c:	931a      	str	r3, [sp, #104]	@ 0x68
 800509e:	4654      	mov	r4, sl
 80050a0:	2205      	movs	r2, #5
 80050a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050a6:	4853      	ldr	r0, [pc, #332]	@ (80051f4 <_vfiprintf_r+0x21c>)
 80050a8:	f7fb f89a 	bl	80001e0 <memchr>
 80050ac:	9a04      	ldr	r2, [sp, #16]
 80050ae:	b9d8      	cbnz	r0, 80050e8 <_vfiprintf_r+0x110>
 80050b0:	06d1      	lsls	r1, r2, #27
 80050b2:	bf44      	itt	mi
 80050b4:	2320      	movmi	r3, #32
 80050b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80050ba:	0713      	lsls	r3, r2, #28
 80050bc:	bf44      	itt	mi
 80050be:	232b      	movmi	r3, #43	@ 0x2b
 80050c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80050c4:	f89a 3000 	ldrb.w	r3, [sl]
 80050c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80050ca:	d015      	beq.n	80050f8 <_vfiprintf_r+0x120>
 80050cc:	9a07      	ldr	r2, [sp, #28]
 80050ce:	4654      	mov	r4, sl
 80050d0:	2000      	movs	r0, #0
 80050d2:	f04f 0c0a 	mov.w	ip, #10
 80050d6:	4621      	mov	r1, r4
 80050d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80050dc:	3b30      	subs	r3, #48	@ 0x30
 80050de:	2b09      	cmp	r3, #9
 80050e0:	d94b      	bls.n	800517a <_vfiprintf_r+0x1a2>
 80050e2:	b1b0      	cbz	r0, 8005112 <_vfiprintf_r+0x13a>
 80050e4:	9207      	str	r2, [sp, #28]
 80050e6:	e014      	b.n	8005112 <_vfiprintf_r+0x13a>
 80050e8:	eba0 0308 	sub.w	r3, r0, r8
 80050ec:	fa09 f303 	lsl.w	r3, r9, r3
 80050f0:	4313      	orrs	r3, r2
 80050f2:	9304      	str	r3, [sp, #16]
 80050f4:	46a2      	mov	sl, r4
 80050f6:	e7d2      	b.n	800509e <_vfiprintf_r+0xc6>
 80050f8:	9b03      	ldr	r3, [sp, #12]
 80050fa:	1d19      	adds	r1, r3, #4
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	9103      	str	r1, [sp, #12]
 8005100:	2b00      	cmp	r3, #0
 8005102:	bfbb      	ittet	lt
 8005104:	425b      	neglt	r3, r3
 8005106:	f042 0202 	orrlt.w	r2, r2, #2
 800510a:	9307      	strge	r3, [sp, #28]
 800510c:	9307      	strlt	r3, [sp, #28]
 800510e:	bfb8      	it	lt
 8005110:	9204      	strlt	r2, [sp, #16]
 8005112:	7823      	ldrb	r3, [r4, #0]
 8005114:	2b2e      	cmp	r3, #46	@ 0x2e
 8005116:	d10a      	bne.n	800512e <_vfiprintf_r+0x156>
 8005118:	7863      	ldrb	r3, [r4, #1]
 800511a:	2b2a      	cmp	r3, #42	@ 0x2a
 800511c:	d132      	bne.n	8005184 <_vfiprintf_r+0x1ac>
 800511e:	9b03      	ldr	r3, [sp, #12]
 8005120:	1d1a      	adds	r2, r3, #4
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	9203      	str	r2, [sp, #12]
 8005126:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800512a:	3402      	adds	r4, #2
 800512c:	9305      	str	r3, [sp, #20]
 800512e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005204 <_vfiprintf_r+0x22c>
 8005132:	7821      	ldrb	r1, [r4, #0]
 8005134:	2203      	movs	r2, #3
 8005136:	4650      	mov	r0, sl
 8005138:	f7fb f852 	bl	80001e0 <memchr>
 800513c:	b138      	cbz	r0, 800514e <_vfiprintf_r+0x176>
 800513e:	9b04      	ldr	r3, [sp, #16]
 8005140:	eba0 000a 	sub.w	r0, r0, sl
 8005144:	2240      	movs	r2, #64	@ 0x40
 8005146:	4082      	lsls	r2, r0
 8005148:	4313      	orrs	r3, r2
 800514a:	3401      	adds	r4, #1
 800514c:	9304      	str	r3, [sp, #16]
 800514e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005152:	4829      	ldr	r0, [pc, #164]	@ (80051f8 <_vfiprintf_r+0x220>)
 8005154:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005158:	2206      	movs	r2, #6
 800515a:	f7fb f841 	bl	80001e0 <memchr>
 800515e:	2800      	cmp	r0, #0
 8005160:	d03f      	beq.n	80051e2 <_vfiprintf_r+0x20a>
 8005162:	4b26      	ldr	r3, [pc, #152]	@ (80051fc <_vfiprintf_r+0x224>)
 8005164:	bb1b      	cbnz	r3, 80051ae <_vfiprintf_r+0x1d6>
 8005166:	9b03      	ldr	r3, [sp, #12]
 8005168:	3307      	adds	r3, #7
 800516a:	f023 0307 	bic.w	r3, r3, #7
 800516e:	3308      	adds	r3, #8
 8005170:	9303      	str	r3, [sp, #12]
 8005172:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005174:	443b      	add	r3, r7
 8005176:	9309      	str	r3, [sp, #36]	@ 0x24
 8005178:	e76a      	b.n	8005050 <_vfiprintf_r+0x78>
 800517a:	fb0c 3202 	mla	r2, ip, r2, r3
 800517e:	460c      	mov	r4, r1
 8005180:	2001      	movs	r0, #1
 8005182:	e7a8      	b.n	80050d6 <_vfiprintf_r+0xfe>
 8005184:	2300      	movs	r3, #0
 8005186:	3401      	adds	r4, #1
 8005188:	9305      	str	r3, [sp, #20]
 800518a:	4619      	mov	r1, r3
 800518c:	f04f 0c0a 	mov.w	ip, #10
 8005190:	4620      	mov	r0, r4
 8005192:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005196:	3a30      	subs	r2, #48	@ 0x30
 8005198:	2a09      	cmp	r2, #9
 800519a:	d903      	bls.n	80051a4 <_vfiprintf_r+0x1cc>
 800519c:	2b00      	cmp	r3, #0
 800519e:	d0c6      	beq.n	800512e <_vfiprintf_r+0x156>
 80051a0:	9105      	str	r1, [sp, #20]
 80051a2:	e7c4      	b.n	800512e <_vfiprintf_r+0x156>
 80051a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80051a8:	4604      	mov	r4, r0
 80051aa:	2301      	movs	r3, #1
 80051ac:	e7f0      	b.n	8005190 <_vfiprintf_r+0x1b8>
 80051ae:	ab03      	add	r3, sp, #12
 80051b0:	9300      	str	r3, [sp, #0]
 80051b2:	462a      	mov	r2, r5
 80051b4:	4b12      	ldr	r3, [pc, #72]	@ (8005200 <_vfiprintf_r+0x228>)
 80051b6:	a904      	add	r1, sp, #16
 80051b8:	4630      	mov	r0, r6
 80051ba:	f3af 8000 	nop.w
 80051be:	4607      	mov	r7, r0
 80051c0:	1c78      	adds	r0, r7, #1
 80051c2:	d1d6      	bne.n	8005172 <_vfiprintf_r+0x19a>
 80051c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80051c6:	07d9      	lsls	r1, r3, #31
 80051c8:	d405      	bmi.n	80051d6 <_vfiprintf_r+0x1fe>
 80051ca:	89ab      	ldrh	r3, [r5, #12]
 80051cc:	059a      	lsls	r2, r3, #22
 80051ce:	d402      	bmi.n	80051d6 <_vfiprintf_r+0x1fe>
 80051d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80051d2:	f7ff f9a9 	bl	8004528 <__retarget_lock_release_recursive>
 80051d6:	89ab      	ldrh	r3, [r5, #12]
 80051d8:	065b      	lsls	r3, r3, #25
 80051da:	f53f af1f 	bmi.w	800501c <_vfiprintf_r+0x44>
 80051de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80051e0:	e71e      	b.n	8005020 <_vfiprintf_r+0x48>
 80051e2:	ab03      	add	r3, sp, #12
 80051e4:	9300      	str	r3, [sp, #0]
 80051e6:	462a      	mov	r2, r5
 80051e8:	4b05      	ldr	r3, [pc, #20]	@ (8005200 <_vfiprintf_r+0x228>)
 80051ea:	a904      	add	r1, sp, #16
 80051ec:	4630      	mov	r0, r6
 80051ee:	f7ff fc81 	bl	8004af4 <_printf_i>
 80051f2:	e7e4      	b.n	80051be <_vfiprintf_r+0x1e6>
 80051f4:	0800565f 	.word	0x0800565f
 80051f8:	08005669 	.word	0x08005669
 80051fc:	00000000 	.word	0x00000000
 8005200:	08004fb5 	.word	0x08004fb5
 8005204:	08005665 	.word	0x08005665

08005208 <__swbuf_r>:
 8005208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800520a:	460e      	mov	r6, r1
 800520c:	4614      	mov	r4, r2
 800520e:	4605      	mov	r5, r0
 8005210:	b118      	cbz	r0, 800521a <__swbuf_r+0x12>
 8005212:	6a03      	ldr	r3, [r0, #32]
 8005214:	b90b      	cbnz	r3, 800521a <__swbuf_r+0x12>
 8005216:	f7ff f871 	bl	80042fc <__sinit>
 800521a:	69a3      	ldr	r3, [r4, #24]
 800521c:	60a3      	str	r3, [r4, #8]
 800521e:	89a3      	ldrh	r3, [r4, #12]
 8005220:	071a      	lsls	r2, r3, #28
 8005222:	d501      	bpl.n	8005228 <__swbuf_r+0x20>
 8005224:	6923      	ldr	r3, [r4, #16]
 8005226:	b943      	cbnz	r3, 800523a <__swbuf_r+0x32>
 8005228:	4621      	mov	r1, r4
 800522a:	4628      	mov	r0, r5
 800522c:	f000 f82a 	bl	8005284 <__swsetup_r>
 8005230:	b118      	cbz	r0, 800523a <__swbuf_r+0x32>
 8005232:	f04f 37ff 	mov.w	r7, #4294967295
 8005236:	4638      	mov	r0, r7
 8005238:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800523a:	6823      	ldr	r3, [r4, #0]
 800523c:	6922      	ldr	r2, [r4, #16]
 800523e:	1a98      	subs	r0, r3, r2
 8005240:	6963      	ldr	r3, [r4, #20]
 8005242:	b2f6      	uxtb	r6, r6
 8005244:	4283      	cmp	r3, r0
 8005246:	4637      	mov	r7, r6
 8005248:	dc05      	bgt.n	8005256 <__swbuf_r+0x4e>
 800524a:	4621      	mov	r1, r4
 800524c:	4628      	mov	r0, r5
 800524e:	f7ff fdf3 	bl	8004e38 <_fflush_r>
 8005252:	2800      	cmp	r0, #0
 8005254:	d1ed      	bne.n	8005232 <__swbuf_r+0x2a>
 8005256:	68a3      	ldr	r3, [r4, #8]
 8005258:	3b01      	subs	r3, #1
 800525a:	60a3      	str	r3, [r4, #8]
 800525c:	6823      	ldr	r3, [r4, #0]
 800525e:	1c5a      	adds	r2, r3, #1
 8005260:	6022      	str	r2, [r4, #0]
 8005262:	701e      	strb	r6, [r3, #0]
 8005264:	6962      	ldr	r2, [r4, #20]
 8005266:	1c43      	adds	r3, r0, #1
 8005268:	429a      	cmp	r2, r3
 800526a:	d004      	beq.n	8005276 <__swbuf_r+0x6e>
 800526c:	89a3      	ldrh	r3, [r4, #12]
 800526e:	07db      	lsls	r3, r3, #31
 8005270:	d5e1      	bpl.n	8005236 <__swbuf_r+0x2e>
 8005272:	2e0a      	cmp	r6, #10
 8005274:	d1df      	bne.n	8005236 <__swbuf_r+0x2e>
 8005276:	4621      	mov	r1, r4
 8005278:	4628      	mov	r0, r5
 800527a:	f7ff fddd 	bl	8004e38 <_fflush_r>
 800527e:	2800      	cmp	r0, #0
 8005280:	d0d9      	beq.n	8005236 <__swbuf_r+0x2e>
 8005282:	e7d6      	b.n	8005232 <__swbuf_r+0x2a>

08005284 <__swsetup_r>:
 8005284:	b538      	push	{r3, r4, r5, lr}
 8005286:	4b29      	ldr	r3, [pc, #164]	@ (800532c <__swsetup_r+0xa8>)
 8005288:	4605      	mov	r5, r0
 800528a:	6818      	ldr	r0, [r3, #0]
 800528c:	460c      	mov	r4, r1
 800528e:	b118      	cbz	r0, 8005298 <__swsetup_r+0x14>
 8005290:	6a03      	ldr	r3, [r0, #32]
 8005292:	b90b      	cbnz	r3, 8005298 <__swsetup_r+0x14>
 8005294:	f7ff f832 	bl	80042fc <__sinit>
 8005298:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800529c:	0719      	lsls	r1, r3, #28
 800529e:	d422      	bmi.n	80052e6 <__swsetup_r+0x62>
 80052a0:	06da      	lsls	r2, r3, #27
 80052a2:	d407      	bmi.n	80052b4 <__swsetup_r+0x30>
 80052a4:	2209      	movs	r2, #9
 80052a6:	602a      	str	r2, [r5, #0]
 80052a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052ac:	81a3      	strh	r3, [r4, #12]
 80052ae:	f04f 30ff 	mov.w	r0, #4294967295
 80052b2:	e033      	b.n	800531c <__swsetup_r+0x98>
 80052b4:	0758      	lsls	r0, r3, #29
 80052b6:	d512      	bpl.n	80052de <__swsetup_r+0x5a>
 80052b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80052ba:	b141      	cbz	r1, 80052ce <__swsetup_r+0x4a>
 80052bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80052c0:	4299      	cmp	r1, r3
 80052c2:	d002      	beq.n	80052ca <__swsetup_r+0x46>
 80052c4:	4628      	mov	r0, r5
 80052c6:	f7ff f94f 	bl	8004568 <_free_r>
 80052ca:	2300      	movs	r3, #0
 80052cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80052ce:	89a3      	ldrh	r3, [r4, #12]
 80052d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80052d4:	81a3      	strh	r3, [r4, #12]
 80052d6:	2300      	movs	r3, #0
 80052d8:	6063      	str	r3, [r4, #4]
 80052da:	6923      	ldr	r3, [r4, #16]
 80052dc:	6023      	str	r3, [r4, #0]
 80052de:	89a3      	ldrh	r3, [r4, #12]
 80052e0:	f043 0308 	orr.w	r3, r3, #8
 80052e4:	81a3      	strh	r3, [r4, #12]
 80052e6:	6923      	ldr	r3, [r4, #16]
 80052e8:	b94b      	cbnz	r3, 80052fe <__swsetup_r+0x7a>
 80052ea:	89a3      	ldrh	r3, [r4, #12]
 80052ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80052f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052f4:	d003      	beq.n	80052fe <__swsetup_r+0x7a>
 80052f6:	4621      	mov	r1, r4
 80052f8:	4628      	mov	r0, r5
 80052fa:	f000 f88b 	bl	8005414 <__smakebuf_r>
 80052fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005302:	f013 0201 	ands.w	r2, r3, #1
 8005306:	d00a      	beq.n	800531e <__swsetup_r+0x9a>
 8005308:	2200      	movs	r2, #0
 800530a:	60a2      	str	r2, [r4, #8]
 800530c:	6962      	ldr	r2, [r4, #20]
 800530e:	4252      	negs	r2, r2
 8005310:	61a2      	str	r2, [r4, #24]
 8005312:	6922      	ldr	r2, [r4, #16]
 8005314:	b942      	cbnz	r2, 8005328 <__swsetup_r+0xa4>
 8005316:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800531a:	d1c5      	bne.n	80052a8 <__swsetup_r+0x24>
 800531c:	bd38      	pop	{r3, r4, r5, pc}
 800531e:	0799      	lsls	r1, r3, #30
 8005320:	bf58      	it	pl
 8005322:	6962      	ldrpl	r2, [r4, #20]
 8005324:	60a2      	str	r2, [r4, #8]
 8005326:	e7f4      	b.n	8005312 <__swsetup_r+0x8e>
 8005328:	2000      	movs	r0, #0
 800532a:	e7f7      	b.n	800531c <__swsetup_r+0x98>
 800532c:	20000054 	.word	0x20000054

08005330 <_raise_r>:
 8005330:	291f      	cmp	r1, #31
 8005332:	b538      	push	{r3, r4, r5, lr}
 8005334:	4605      	mov	r5, r0
 8005336:	460c      	mov	r4, r1
 8005338:	d904      	bls.n	8005344 <_raise_r+0x14>
 800533a:	2316      	movs	r3, #22
 800533c:	6003      	str	r3, [r0, #0]
 800533e:	f04f 30ff 	mov.w	r0, #4294967295
 8005342:	bd38      	pop	{r3, r4, r5, pc}
 8005344:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005346:	b112      	cbz	r2, 800534e <_raise_r+0x1e>
 8005348:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800534c:	b94b      	cbnz	r3, 8005362 <_raise_r+0x32>
 800534e:	4628      	mov	r0, r5
 8005350:	f000 f830 	bl	80053b4 <_getpid_r>
 8005354:	4622      	mov	r2, r4
 8005356:	4601      	mov	r1, r0
 8005358:	4628      	mov	r0, r5
 800535a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800535e:	f000 b817 	b.w	8005390 <_kill_r>
 8005362:	2b01      	cmp	r3, #1
 8005364:	d00a      	beq.n	800537c <_raise_r+0x4c>
 8005366:	1c59      	adds	r1, r3, #1
 8005368:	d103      	bne.n	8005372 <_raise_r+0x42>
 800536a:	2316      	movs	r3, #22
 800536c:	6003      	str	r3, [r0, #0]
 800536e:	2001      	movs	r0, #1
 8005370:	e7e7      	b.n	8005342 <_raise_r+0x12>
 8005372:	2100      	movs	r1, #0
 8005374:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005378:	4620      	mov	r0, r4
 800537a:	4798      	blx	r3
 800537c:	2000      	movs	r0, #0
 800537e:	e7e0      	b.n	8005342 <_raise_r+0x12>

08005380 <raise>:
 8005380:	4b02      	ldr	r3, [pc, #8]	@ (800538c <raise+0xc>)
 8005382:	4601      	mov	r1, r0
 8005384:	6818      	ldr	r0, [r3, #0]
 8005386:	f7ff bfd3 	b.w	8005330 <_raise_r>
 800538a:	bf00      	nop
 800538c:	20000054 	.word	0x20000054

08005390 <_kill_r>:
 8005390:	b538      	push	{r3, r4, r5, lr}
 8005392:	4d07      	ldr	r5, [pc, #28]	@ (80053b0 <_kill_r+0x20>)
 8005394:	2300      	movs	r3, #0
 8005396:	4604      	mov	r4, r0
 8005398:	4608      	mov	r0, r1
 800539a:	4611      	mov	r1, r2
 800539c:	602b      	str	r3, [r5, #0]
 800539e:	f7fc f931 	bl	8001604 <_kill>
 80053a2:	1c43      	adds	r3, r0, #1
 80053a4:	d102      	bne.n	80053ac <_kill_r+0x1c>
 80053a6:	682b      	ldr	r3, [r5, #0]
 80053a8:	b103      	cbz	r3, 80053ac <_kill_r+0x1c>
 80053aa:	6023      	str	r3, [r4, #0]
 80053ac:	bd38      	pop	{r3, r4, r5, pc}
 80053ae:	bf00      	nop
 80053b0:	20000324 	.word	0x20000324

080053b4 <_getpid_r>:
 80053b4:	f7fc b91e 	b.w	80015f4 <_getpid>

080053b8 <_malloc_usable_size_r>:
 80053b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053bc:	1f18      	subs	r0, r3, #4
 80053be:	2b00      	cmp	r3, #0
 80053c0:	bfbc      	itt	lt
 80053c2:	580b      	ldrlt	r3, [r1, r0]
 80053c4:	18c0      	addlt	r0, r0, r3
 80053c6:	4770      	bx	lr

080053c8 <__swhatbuf_r>:
 80053c8:	b570      	push	{r4, r5, r6, lr}
 80053ca:	460c      	mov	r4, r1
 80053cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053d0:	2900      	cmp	r1, #0
 80053d2:	b096      	sub	sp, #88	@ 0x58
 80053d4:	4615      	mov	r5, r2
 80053d6:	461e      	mov	r6, r3
 80053d8:	da0d      	bge.n	80053f6 <__swhatbuf_r+0x2e>
 80053da:	89a3      	ldrh	r3, [r4, #12]
 80053dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80053e0:	f04f 0100 	mov.w	r1, #0
 80053e4:	bf14      	ite	ne
 80053e6:	2340      	movne	r3, #64	@ 0x40
 80053e8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80053ec:	2000      	movs	r0, #0
 80053ee:	6031      	str	r1, [r6, #0]
 80053f0:	602b      	str	r3, [r5, #0]
 80053f2:	b016      	add	sp, #88	@ 0x58
 80053f4:	bd70      	pop	{r4, r5, r6, pc}
 80053f6:	466a      	mov	r2, sp
 80053f8:	f000 f848 	bl	800548c <_fstat_r>
 80053fc:	2800      	cmp	r0, #0
 80053fe:	dbec      	blt.n	80053da <__swhatbuf_r+0x12>
 8005400:	9901      	ldr	r1, [sp, #4]
 8005402:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005406:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800540a:	4259      	negs	r1, r3
 800540c:	4159      	adcs	r1, r3
 800540e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005412:	e7eb      	b.n	80053ec <__swhatbuf_r+0x24>

08005414 <__smakebuf_r>:
 8005414:	898b      	ldrh	r3, [r1, #12]
 8005416:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005418:	079d      	lsls	r5, r3, #30
 800541a:	4606      	mov	r6, r0
 800541c:	460c      	mov	r4, r1
 800541e:	d507      	bpl.n	8005430 <__smakebuf_r+0x1c>
 8005420:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005424:	6023      	str	r3, [r4, #0]
 8005426:	6123      	str	r3, [r4, #16]
 8005428:	2301      	movs	r3, #1
 800542a:	6163      	str	r3, [r4, #20]
 800542c:	b003      	add	sp, #12
 800542e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005430:	ab01      	add	r3, sp, #4
 8005432:	466a      	mov	r2, sp
 8005434:	f7ff ffc8 	bl	80053c8 <__swhatbuf_r>
 8005438:	9f00      	ldr	r7, [sp, #0]
 800543a:	4605      	mov	r5, r0
 800543c:	4639      	mov	r1, r7
 800543e:	4630      	mov	r0, r6
 8005440:	f7ff f906 	bl	8004650 <_malloc_r>
 8005444:	b948      	cbnz	r0, 800545a <__smakebuf_r+0x46>
 8005446:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800544a:	059a      	lsls	r2, r3, #22
 800544c:	d4ee      	bmi.n	800542c <__smakebuf_r+0x18>
 800544e:	f023 0303 	bic.w	r3, r3, #3
 8005452:	f043 0302 	orr.w	r3, r3, #2
 8005456:	81a3      	strh	r3, [r4, #12]
 8005458:	e7e2      	b.n	8005420 <__smakebuf_r+0xc>
 800545a:	89a3      	ldrh	r3, [r4, #12]
 800545c:	6020      	str	r0, [r4, #0]
 800545e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005462:	81a3      	strh	r3, [r4, #12]
 8005464:	9b01      	ldr	r3, [sp, #4]
 8005466:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800546a:	b15b      	cbz	r3, 8005484 <__smakebuf_r+0x70>
 800546c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005470:	4630      	mov	r0, r6
 8005472:	f000 f81d 	bl	80054b0 <_isatty_r>
 8005476:	b128      	cbz	r0, 8005484 <__smakebuf_r+0x70>
 8005478:	89a3      	ldrh	r3, [r4, #12]
 800547a:	f023 0303 	bic.w	r3, r3, #3
 800547e:	f043 0301 	orr.w	r3, r3, #1
 8005482:	81a3      	strh	r3, [r4, #12]
 8005484:	89a3      	ldrh	r3, [r4, #12]
 8005486:	431d      	orrs	r5, r3
 8005488:	81a5      	strh	r5, [r4, #12]
 800548a:	e7cf      	b.n	800542c <__smakebuf_r+0x18>

0800548c <_fstat_r>:
 800548c:	b538      	push	{r3, r4, r5, lr}
 800548e:	4d07      	ldr	r5, [pc, #28]	@ (80054ac <_fstat_r+0x20>)
 8005490:	2300      	movs	r3, #0
 8005492:	4604      	mov	r4, r0
 8005494:	4608      	mov	r0, r1
 8005496:	4611      	mov	r1, r2
 8005498:	602b      	str	r3, [r5, #0]
 800549a:	f7fc f913 	bl	80016c4 <_fstat>
 800549e:	1c43      	adds	r3, r0, #1
 80054a0:	d102      	bne.n	80054a8 <_fstat_r+0x1c>
 80054a2:	682b      	ldr	r3, [r5, #0]
 80054a4:	b103      	cbz	r3, 80054a8 <_fstat_r+0x1c>
 80054a6:	6023      	str	r3, [r4, #0]
 80054a8:	bd38      	pop	{r3, r4, r5, pc}
 80054aa:	bf00      	nop
 80054ac:	20000324 	.word	0x20000324

080054b0 <_isatty_r>:
 80054b0:	b538      	push	{r3, r4, r5, lr}
 80054b2:	4d06      	ldr	r5, [pc, #24]	@ (80054cc <_isatty_r+0x1c>)
 80054b4:	2300      	movs	r3, #0
 80054b6:	4604      	mov	r4, r0
 80054b8:	4608      	mov	r0, r1
 80054ba:	602b      	str	r3, [r5, #0]
 80054bc:	f7fc f912 	bl	80016e4 <_isatty>
 80054c0:	1c43      	adds	r3, r0, #1
 80054c2:	d102      	bne.n	80054ca <_isatty_r+0x1a>
 80054c4:	682b      	ldr	r3, [r5, #0]
 80054c6:	b103      	cbz	r3, 80054ca <_isatty_r+0x1a>
 80054c8:	6023      	str	r3, [r4, #0]
 80054ca:	bd38      	pop	{r3, r4, r5, pc}
 80054cc:	20000324 	.word	0x20000324

080054d0 <_init>:
 80054d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054d2:	bf00      	nop
 80054d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054d6:	bc08      	pop	{r3}
 80054d8:	469e      	mov	lr, r3
 80054da:	4770      	bx	lr

080054dc <_fini>:
 80054dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054de:	bf00      	nop
 80054e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054e2:	bc08      	pop	{r3}
 80054e4:	469e      	mov	lr, r3
 80054e6:	4770      	bx	lr
