Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jan  6 22:41:13 2021
| Host         : DESKTOP-SUVK77O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/md/controls_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/md/controls_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/md/controls_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/md/controls_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/regE/q_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/regE/q_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/regE/q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/regE/q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/regE/q_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/regE/q_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/regE/q_reg[16]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/regE/q_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/regE/q_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/regE/q_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/regM/q_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/regM/q_reg[18]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/regM/q_reg[2]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/regM/q_reg[3]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/regM/q_reg[4]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/regM/q_reg[5]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/regM/q_reg[6]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/regM/q_reg[7]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/regM/q_reg[8]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: u_cpu/mips/c/regM/q_reg[9]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[20]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[21]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[23]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[24]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[28]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[29]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[31]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2D/q_reg[5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2M/q_reg[0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r2M/q_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r3M/q_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r3M/q_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r3M/q_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r3M/q_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r3M/q_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r5E/q_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r5E/q_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r5E/q_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r5E/q_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r5E/q_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r6E/q_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r6E/q_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r6E/q_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r6E/q_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r6E/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r8W/q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r8W/q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r8W/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mips/dp/r8W/q_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 218 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.160       -0.606                      9                 6964        0.039        0.000                      0                 6964        3.000        0.000                       0                  2436  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     7.845        0.000                       0                     3  
  cpu_clk_clk_pll         -0.160       -0.606                      9                 5885        0.039        0.000                      0                 5885        8.750        0.000                       0                  2331  
  timer_clk_clk_pll        5.595        0.000                      0                   66        0.119        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
timer_clk_clk_pll  cpu_clk_clk_pll          6.904        0.000                      0                   33        0.173        0.000                      0                   33  
cpu_clk_clk_pll    timer_clk_clk_pll        1.527        0.000                      0                   65        0.157        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk_clk_pll    cpu_clk_clk_pll          3.578        0.000                      0                  915        9.956        0.000                      0                  915  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            9  Failing Endpoints,  Worst Slack       -0.160ns,  Total Violation       -0.606ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.160ns  (required time - arrival time)
  Source:                 u_cpu/mips/dp/r4E/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r4M/q_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll fall@30.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        20.050ns  (logic 11.692ns (58.314%)  route 8.358ns (41.686%))
  Logic Levels:           31  (CARRY4=15 DSP48E1=2 LUT1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.330ns = ( 30.330 - 30.000 ) 
    Source Clock Delay      (SCD):    0.197ns = ( 10.197 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.779     7.780    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.904 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     8.470    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.566 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.630    10.197    u_cpu/mips/dp/r4E/n_0_3810_BUFG
    SLICE_X65Y57         FDCE                                         r  u_cpu/mips/dp/r4E/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.456    10.653 r  u_cpu/mips/dp/r4E/q_reg[0]/Q
                         net (fo=4, routed)           0.829    11.482    u_cpu/mips/dp/r4E/rsE[0]
    SLICE_X67Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.606 f  u_cpu/mips/dp/r4E/result_i_19/O
                         net (fo=1, routed)           0.585    12.192    u_cpu/mips/dp/r4E/result_i_19_n_6
    SLICE_X65Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.316 f  u_cpu/mips/dp/r4E/result_i_15/O
                         net (fo=1, routed)           0.421    12.736    u_cpu/mips/dp/r8W/result_i_3_0
    SLICE_X64Y57         LUT3 (Prop_lut3_I2_O)        0.124    12.860 f  u_cpu/mips/dp/r8W/result_i_11/O
                         net (fo=12, routed)          0.451    13.311    u_cpu/mips/dp/r8W/forwardaE0
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.124    13.435 f  u_cpu/mips/dp/r8W/result_i_10/O
                         net (fo=27, routed)          0.682    14.117    u_cpu/mips/dp/forwardaemux/hilo_temp2_i_83
    SLICE_X66Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.241 f  u_cpu/mips/dp/forwardaemux/hilo_temp2__1_i_131/O
                         net (fo=1, routed)           0.433    14.675    u_cpu/mips/dp/r4E/hilo_temp2__1_i_49
    SLICE_X64Y61         LUT5 (Prop_lut5_I1_O)        0.124    14.799 f  u_cpu/mips/dp/r4E/hilo_temp2__1_i_92/O
                         net (fo=1, routed)           0.784    15.582    u_cpu/mips/dp/hilosrc2/srca2E_1[12]
    SLICE_X64Y56         LUT5 (Prop_lut5_I2_O)        0.124    15.706 f  u_cpu/mips/dp/hilosrc2/hilo_temp2__1_i_49/O
                         net (fo=1, routed)           0.414    16.120    u_cpu/mips/dp/forwardcpaEmux/srca2E_3[12]
    SLICE_X63Y56         LUT5 (Prop_lut5_I1_O)        0.124    16.244 f  u_cpu/mips/dp/forwardcpaEmux/hilo_temp2__1_i_23/O
                         net (fo=18, routed)          0.640    16.884    u_cpu/mips/dp/r13M/srca2E[10]
    SLICE_X59Y56         LUT1 (Prop_lut1_I0_O)        0.124    17.008 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_50/O
                         net (fo=1, routed)           0.000    17.008    u_cpu/mips/dp/r13M/hilo_temp2__1_i_50_n_6
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.409 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.409    u_cpu/mips/dp/r13M/hilo_temp2__1_i_24_n_6
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.648 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_19/O[2]
                         net (fo=1, routed)           0.303    17.951    u_cpu/mips/dp/r13M/alu/mult_a0[15]
    SLICE_X60Y57         LUT4 (Prop_lut4_I3_O)        0.302    18.253 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_2/O
                         net (fo=2, routed)           0.751    19.004    u_cpu/mips/dp/alu/mult_a[14]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    23.040 r  u_cpu/mips/dp/alu/hilo_temp2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.042    u_cpu/mips/dp/alu/hilo_temp2__1_n_112
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.560 r  u_cpu/mips/dp/alu/hilo_temp2__2/P[0]
                         net (fo=2, routed)           0.760    25.320    u_cpu/mips/dp/alu/p_1_in__0[17]
    SLICE_X57Y54         LUT2 (Prop_lut2_I0_O)        0.124    25.444 r  u_cpu/mips/dp/alu/q[19]_i_6/O
                         net (fo=1, routed)           0.000    25.444    u_cpu/mips/dp/alu/q[19]_i_6_n_6
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.994 r  u_cpu/mips/dp/alu/q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.994    u_cpu/mips/dp/alu/q_reg[19]_i_3_n_6
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.108 r  u_cpu/mips/dp/alu/q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.108    u_cpu/mips/dp/alu/q_reg[23]_i_3_n_6
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.222 r  u_cpu/mips/dp/alu/q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.222    u_cpu/mips/dp/alu/q_reg[27]_i_3_n_6
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.556 f  u_cpu/mips/dp/alu/q_reg[31]_i_3/O[1]
                         net (fo=2, routed)           0.683    27.239    u_cpu/mips/dp/alu/data0[29]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.303    27.542 r  u_cpu/mips/dp/alu/q[32]_i_8/O
                         net (fo=1, routed)           0.000    27.542    u_cpu/mips/dp/alu/q[32]_i_8_n_6
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.055 r  u_cpu/mips/dp/alu/q_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.055    u_cpu/mips/dp/alu/q_reg[32]_i_4_n_6
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.172 r  u_cpu/mips/dp/alu/q_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.172    u_cpu/mips/dp/alu/q_reg[36]_i_3_n_6
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.289 r  u_cpu/mips/dp/alu/q_reg[40]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.289    u_cpu/mips/dp/alu/q_reg[40]_i_3_n_6
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.406 r  u_cpu/mips/dp/alu/q_reg[44]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.406    u_cpu/mips/dp/alu/q_reg[44]_i_3_n_6
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.523 r  u_cpu/mips/dp/alu/q_reg[48]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.523    u_cpu/mips/dp/alu/q_reg[48]_i_3_n_6
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.640 r  u_cpu/mips/dp/alu/q_reg[52]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.640    u_cpu/mips/dp/alu/q_reg[52]_i_3_n_6
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.757 r  u_cpu/mips/dp/alu/q_reg[56]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.757    u_cpu/mips/dp/alu/q_reg[56]_i_3_n_6
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.874 r  u_cpu/mips/dp/alu/q_reg[63]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.874    u_cpu/mips/dp/alu/q_reg[63]_i_8_n_6
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.197 r  u_cpu/mips/dp/alu/q_reg[63]_i_3/O[1]
                         net (fo=1, routed)           0.466    29.663    u_cpu/mips/dp/alu/hilo_temp0[62]
    SLICE_X57Y66         LUT6 (Prop_lut6_I4_O)        0.306    29.969 r  u_cpu/mips/dp/alu/q[62]_i_2/O
                         net (fo=1, routed)           0.154    30.123    u_cpu/mips/dp/r4M/mul_oE[61]
    SLICE_X57Y66         LUT4 (Prop_lut4_I1_O)        0.124    30.247 r  u_cpu/mips/dp/r4M/q[62]_i_1/O
                         net (fo=1, routed)           0.000    30.247    u_cpu/mips/dp/r4M/p_0_in[62]
    SLICE_X57Y66         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     30.000    30.000 f  
    E3                                                0.000    30.000 f  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    32.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    24.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.626    28.133    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    28.233 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    28.744    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.835 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.495    30.330    u_cpu/mips/dp/r4M/n_0_3810_BUFG
    SLICE_X57Y66         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[62]/C
                         clock pessimism             -0.188    30.142    
                         clock uncertainty           -0.087    30.055    
    SLICE_X57Y66         FDCE (Setup_fdce_C_D)        0.032    30.087    u_cpu/mips/dp/r4M/q_reg[62]
  -------------------------------------------------------------------
                         required time                         30.087    
                         arrival time                         -30.247    
  -------------------------------------------------------------------
                         slack                                 -0.160    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 u_cpu/mips/dp/r4E/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r4M/q_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll fall@30.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        19.988ns  (logic 11.252ns (56.294%)  route 8.736ns (43.706%))
  Logic Levels:           28  (CARRY4=12 DSP48E1=2 LUT1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.332ns = ( 30.332 - 30.000 ) 
    Source Clock Delay      (SCD):    0.197ns = ( 10.197 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.779     7.780    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.904 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     8.470    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.566 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.630    10.197    u_cpu/mips/dp/r4E/n_0_3810_BUFG
    SLICE_X65Y57         FDCE                                         r  u_cpu/mips/dp/r4E/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.456    10.653 r  u_cpu/mips/dp/r4E/q_reg[0]/Q
                         net (fo=4, routed)           0.829    11.482    u_cpu/mips/dp/r4E/rsE[0]
    SLICE_X67Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.606 f  u_cpu/mips/dp/r4E/result_i_19/O
                         net (fo=1, routed)           0.585    12.192    u_cpu/mips/dp/r4E/result_i_19_n_6
    SLICE_X65Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.316 f  u_cpu/mips/dp/r4E/result_i_15/O
                         net (fo=1, routed)           0.421    12.736    u_cpu/mips/dp/r8W/result_i_3_0
    SLICE_X64Y57         LUT3 (Prop_lut3_I2_O)        0.124    12.860 f  u_cpu/mips/dp/r8W/result_i_11/O
                         net (fo=12, routed)          0.451    13.311    u_cpu/mips/dp/r8W/forwardaE0
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.124    13.435 f  u_cpu/mips/dp/r8W/result_i_10/O
                         net (fo=27, routed)          0.682    14.117    u_cpu/mips/dp/forwardaemux/hilo_temp2_i_83
    SLICE_X66Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.241 f  u_cpu/mips/dp/forwardaemux/hilo_temp2__1_i_131/O
                         net (fo=1, routed)           0.433    14.675    u_cpu/mips/dp/r4E/hilo_temp2__1_i_49
    SLICE_X64Y61         LUT5 (Prop_lut5_I1_O)        0.124    14.799 f  u_cpu/mips/dp/r4E/hilo_temp2__1_i_92/O
                         net (fo=1, routed)           0.784    15.582    u_cpu/mips/dp/hilosrc2/srca2E_1[12]
    SLICE_X64Y56         LUT5 (Prop_lut5_I2_O)        0.124    15.706 f  u_cpu/mips/dp/hilosrc2/hilo_temp2__1_i_49/O
                         net (fo=1, routed)           0.414    16.120    u_cpu/mips/dp/forwardcpaEmux/srca2E_3[12]
    SLICE_X63Y56         LUT5 (Prop_lut5_I1_O)        0.124    16.244 f  u_cpu/mips/dp/forwardcpaEmux/hilo_temp2__1_i_23/O
                         net (fo=18, routed)          0.640    16.884    u_cpu/mips/dp/r13M/srca2E[10]
    SLICE_X59Y56         LUT1 (Prop_lut1_I0_O)        0.124    17.008 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_50/O
                         net (fo=1, routed)           0.000    17.008    u_cpu/mips/dp/r13M/hilo_temp2__1_i_50_n_6
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.409 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.409    u_cpu/mips/dp/r13M/hilo_temp2__1_i_24_n_6
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.648 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_19/O[2]
                         net (fo=1, routed)           0.303    17.951    u_cpu/mips/dp/r13M/alu/mult_a0[15]
    SLICE_X60Y57         LUT4 (Prop_lut4_I3_O)        0.302    18.253 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_2/O
                         net (fo=2, routed)           0.751    19.004    u_cpu/mips/dp/alu/mult_a[14]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    23.040 r  u_cpu/mips/dp/alu/hilo_temp2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.042    u_cpu/mips/dp/alu/hilo_temp2__1_n_112
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.560 r  u_cpu/mips/dp/alu/hilo_temp2__2/P[0]
                         net (fo=2, routed)           0.760    25.320    u_cpu/mips/dp/alu/p_1_in__0[17]
    SLICE_X57Y54         LUT2 (Prop_lut2_I0_O)        0.124    25.444 r  u_cpu/mips/dp/alu/q[19]_i_6/O
                         net (fo=1, routed)           0.000    25.444    u_cpu/mips/dp/alu/q[19]_i_6_n_6
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.994 r  u_cpu/mips/dp/alu/q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.994    u_cpu/mips/dp/alu/q_reg[19]_i_3_n_6
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.108 r  u_cpu/mips/dp/alu/q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.108    u_cpu/mips/dp/alu/q_reg[23]_i_3_n_6
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.222 r  u_cpu/mips/dp/alu/q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.222    u_cpu/mips/dp/alu/q_reg[27]_i_3_n_6
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.556 f  u_cpu/mips/dp/alu/q_reg[31]_i_3/O[1]
                         net (fo=2, routed)           0.683    27.239    u_cpu/mips/dp/alu/data0[29]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.303    27.542 r  u_cpu/mips/dp/alu/q[32]_i_8/O
                         net (fo=1, routed)           0.000    27.542    u_cpu/mips/dp/alu/q[32]_i_8_n_6
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.055 r  u_cpu/mips/dp/alu/q_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.055    u_cpu/mips/dp/alu/q_reg[32]_i_4_n_6
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.172 r  u_cpu/mips/dp/alu/q_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.172    u_cpu/mips/dp/alu/q_reg[36]_i_3_n_6
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.289 r  u_cpu/mips/dp/alu/q_reg[40]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.289    u_cpu/mips/dp/alu/q_reg[40]_i_3_n_6
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.406 r  u_cpu/mips/dp/alu/q_reg[44]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.406    u_cpu/mips/dp/alu/q_reg[44]_i_3_n_6
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.523 r  u_cpu/mips/dp/alu/q_reg[48]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.523    u_cpu/mips/dp/alu/q_reg[48]_i_3_n_6
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.762 r  u_cpu/mips/dp/alu/q_reg[52]_i_3/O[2]
                         net (fo=1, routed)           0.570    29.331    u_cpu/mips/dp/alu/hilo_temp0[51]
    SLICE_X55Y62         LUT6 (Prop_lut6_I4_O)        0.301    29.632 r  u_cpu/mips/dp/alu/q[51]_i_2/O
                         net (fo=1, routed)           0.428    30.061    u_cpu/mips/dp/r4M/mul_oE[50]
    SLICE_X53Y62         LUT4 (Prop_lut4_I1_O)        0.124    30.185 r  u_cpu/mips/dp/r4M/q[51]_i_1/O
                         net (fo=1, routed)           0.000    30.185    u_cpu/mips/dp/r4M/p_0_in[51]
    SLICE_X53Y62         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     30.000    30.000 f  
    E3                                                0.000    30.000 f  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    32.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    24.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.626    28.133    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    28.233 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    28.744    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.835 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.497    30.332    u_cpu/mips/dp/r4M/n_0_3810_BUFG
    SLICE_X53Y62         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[51]/C
                         clock pessimism             -0.188    30.144    
                         clock uncertainty           -0.087    30.057    
    SLICE_X53Y62         FDCE (Setup_fdce_C_D)        0.029    30.086    u_cpu/mips/dp/r4M/q_reg[51]
  -------------------------------------------------------------------
                         required time                         30.086    
                         arrival time                         -30.185    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 u_cpu/mips/dp/r4E/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r4M/q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll fall@30.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        19.970ns  (logic 11.369ns (56.932%)  route 8.601ns (43.068%))
  Logic Levels:           29  (CARRY4=13 DSP48E1=2 LUT1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.331ns = ( 30.331 - 30.000 ) 
    Source Clock Delay      (SCD):    0.197ns = ( 10.197 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.779     7.780    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.904 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     8.470    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.566 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.630    10.197    u_cpu/mips/dp/r4E/n_0_3810_BUFG
    SLICE_X65Y57         FDCE                                         r  u_cpu/mips/dp/r4E/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.456    10.653 r  u_cpu/mips/dp/r4E/q_reg[0]/Q
                         net (fo=4, routed)           0.829    11.482    u_cpu/mips/dp/r4E/rsE[0]
    SLICE_X67Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.606 f  u_cpu/mips/dp/r4E/result_i_19/O
                         net (fo=1, routed)           0.585    12.192    u_cpu/mips/dp/r4E/result_i_19_n_6
    SLICE_X65Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.316 f  u_cpu/mips/dp/r4E/result_i_15/O
                         net (fo=1, routed)           0.421    12.736    u_cpu/mips/dp/r8W/result_i_3_0
    SLICE_X64Y57         LUT3 (Prop_lut3_I2_O)        0.124    12.860 f  u_cpu/mips/dp/r8W/result_i_11/O
                         net (fo=12, routed)          0.451    13.311    u_cpu/mips/dp/r8W/forwardaE0
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.124    13.435 f  u_cpu/mips/dp/r8W/result_i_10/O
                         net (fo=27, routed)          0.682    14.117    u_cpu/mips/dp/forwardaemux/hilo_temp2_i_83
    SLICE_X66Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.241 f  u_cpu/mips/dp/forwardaemux/hilo_temp2__1_i_131/O
                         net (fo=1, routed)           0.433    14.675    u_cpu/mips/dp/r4E/hilo_temp2__1_i_49
    SLICE_X64Y61         LUT5 (Prop_lut5_I1_O)        0.124    14.799 f  u_cpu/mips/dp/r4E/hilo_temp2__1_i_92/O
                         net (fo=1, routed)           0.784    15.582    u_cpu/mips/dp/hilosrc2/srca2E_1[12]
    SLICE_X64Y56         LUT5 (Prop_lut5_I2_O)        0.124    15.706 f  u_cpu/mips/dp/hilosrc2/hilo_temp2__1_i_49/O
                         net (fo=1, routed)           0.414    16.120    u_cpu/mips/dp/forwardcpaEmux/srca2E_3[12]
    SLICE_X63Y56         LUT5 (Prop_lut5_I1_O)        0.124    16.244 f  u_cpu/mips/dp/forwardcpaEmux/hilo_temp2__1_i_23/O
                         net (fo=18, routed)          0.640    16.884    u_cpu/mips/dp/r13M/srca2E[10]
    SLICE_X59Y56         LUT1 (Prop_lut1_I0_O)        0.124    17.008 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_50/O
                         net (fo=1, routed)           0.000    17.008    u_cpu/mips/dp/r13M/hilo_temp2__1_i_50_n_6
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.409 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.409    u_cpu/mips/dp/r13M/hilo_temp2__1_i_24_n_6
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.648 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_19/O[2]
                         net (fo=1, routed)           0.303    17.951    u_cpu/mips/dp/r13M/alu/mult_a0[15]
    SLICE_X60Y57         LUT4 (Prop_lut4_I3_O)        0.302    18.253 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_2/O
                         net (fo=2, routed)           0.751    19.004    u_cpu/mips/dp/alu/mult_a[14]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    23.040 r  u_cpu/mips/dp/alu/hilo_temp2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.042    u_cpu/mips/dp/alu/hilo_temp2__1_n_112
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.560 r  u_cpu/mips/dp/alu/hilo_temp2__2/P[0]
                         net (fo=2, routed)           0.760    25.320    u_cpu/mips/dp/alu/p_1_in__0[17]
    SLICE_X57Y54         LUT2 (Prop_lut2_I0_O)        0.124    25.444 r  u_cpu/mips/dp/alu/q[19]_i_6/O
                         net (fo=1, routed)           0.000    25.444    u_cpu/mips/dp/alu/q[19]_i_6_n_6
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.994 r  u_cpu/mips/dp/alu/q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.994    u_cpu/mips/dp/alu/q_reg[19]_i_3_n_6
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.108 r  u_cpu/mips/dp/alu/q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.108    u_cpu/mips/dp/alu/q_reg[23]_i_3_n_6
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.222 r  u_cpu/mips/dp/alu/q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.222    u_cpu/mips/dp/alu/q_reg[27]_i_3_n_6
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.556 f  u_cpu/mips/dp/alu/q_reg[31]_i_3/O[1]
                         net (fo=2, routed)           0.683    27.239    u_cpu/mips/dp/alu/data0[29]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.303    27.542 r  u_cpu/mips/dp/alu/q[32]_i_8/O
                         net (fo=1, routed)           0.000    27.542    u_cpu/mips/dp/alu/q[32]_i_8_n_6
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.055 r  u_cpu/mips/dp/alu/q_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.055    u_cpu/mips/dp/alu/q_reg[32]_i_4_n_6
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.172 r  u_cpu/mips/dp/alu/q_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.172    u_cpu/mips/dp/alu/q_reg[36]_i_3_n_6
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.289 r  u_cpu/mips/dp/alu/q_reg[40]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.289    u_cpu/mips/dp/alu/q_reg[40]_i_3_n_6
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.406 r  u_cpu/mips/dp/alu/q_reg[44]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.406    u_cpu/mips/dp/alu/q_reg[44]_i_3_n_6
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.523 r  u_cpu/mips/dp/alu/q_reg[48]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.523    u_cpu/mips/dp/alu/q_reg[48]_i_3_n_6
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.640 r  u_cpu/mips/dp/alu/q_reg[52]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.640    u_cpu/mips/dp/alu/q_reg[52]_i_3_n_6
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.879 r  u_cpu/mips/dp/alu/q_reg[56]_i_3/O[2]
                         net (fo=1, routed)           0.453    29.332    u_cpu/mips/dp/alu/hilo_temp0[55]
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.301    29.633 r  u_cpu/mips/dp/alu/q[55]_i_2/O
                         net (fo=1, routed)           0.410    30.042    u_cpu/mips/dp/r4M/mul_oE[54]
    SLICE_X52Y64         LUT4 (Prop_lut4_I1_O)        0.124    30.166 r  u_cpu/mips/dp/r4M/q[55]_i_1/O
                         net (fo=1, routed)           0.000    30.166    u_cpu/mips/dp/r4M/p_0_in[55]
    SLICE_X52Y64         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     30.000    30.000 f  
    E3                                                0.000    30.000 f  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    32.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    24.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.626    28.133    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    28.233 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    28.744    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.835 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.496    30.331    u_cpu/mips/dp/r4M/n_0_3810_BUFG
    SLICE_X52Y64         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[55]/C
                         clock pessimism             -0.188    30.143    
                         clock uncertainty           -0.087    30.056    
    SLICE_X52Y64         FDCE (Setup_fdce_C_D)        0.029    30.085    u_cpu/mips/dp/r4M/q_reg[55]
  -------------------------------------------------------------------
                         required time                         30.085    
                         arrival time                         -30.166    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 u_cpu/mips/dp/r4E/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r4M/q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll fall@30.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        19.972ns  (logic 11.486ns (57.510%)  route 8.486ns (42.490%))
  Logic Levels:           30  (CARRY4=14 DSP48E1=2 LUT1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.331ns = ( 30.331 - 30.000 ) 
    Source Clock Delay      (SCD):    0.197ns = ( 10.197 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.779     7.780    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.904 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     8.470    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.566 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.630    10.197    u_cpu/mips/dp/r4E/n_0_3810_BUFG
    SLICE_X65Y57         FDCE                                         r  u_cpu/mips/dp/r4E/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.456    10.653 r  u_cpu/mips/dp/r4E/q_reg[0]/Q
                         net (fo=4, routed)           0.829    11.482    u_cpu/mips/dp/r4E/rsE[0]
    SLICE_X67Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.606 f  u_cpu/mips/dp/r4E/result_i_19/O
                         net (fo=1, routed)           0.585    12.192    u_cpu/mips/dp/r4E/result_i_19_n_6
    SLICE_X65Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.316 f  u_cpu/mips/dp/r4E/result_i_15/O
                         net (fo=1, routed)           0.421    12.736    u_cpu/mips/dp/r8W/result_i_3_0
    SLICE_X64Y57         LUT3 (Prop_lut3_I2_O)        0.124    12.860 f  u_cpu/mips/dp/r8W/result_i_11/O
                         net (fo=12, routed)          0.451    13.311    u_cpu/mips/dp/r8W/forwardaE0
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.124    13.435 f  u_cpu/mips/dp/r8W/result_i_10/O
                         net (fo=27, routed)          0.682    14.117    u_cpu/mips/dp/forwardaemux/hilo_temp2_i_83
    SLICE_X66Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.241 f  u_cpu/mips/dp/forwardaemux/hilo_temp2__1_i_131/O
                         net (fo=1, routed)           0.433    14.675    u_cpu/mips/dp/r4E/hilo_temp2__1_i_49
    SLICE_X64Y61         LUT5 (Prop_lut5_I1_O)        0.124    14.799 f  u_cpu/mips/dp/r4E/hilo_temp2__1_i_92/O
                         net (fo=1, routed)           0.784    15.582    u_cpu/mips/dp/hilosrc2/srca2E_1[12]
    SLICE_X64Y56         LUT5 (Prop_lut5_I2_O)        0.124    15.706 f  u_cpu/mips/dp/hilosrc2/hilo_temp2__1_i_49/O
                         net (fo=1, routed)           0.414    16.120    u_cpu/mips/dp/forwardcpaEmux/srca2E_3[12]
    SLICE_X63Y56         LUT5 (Prop_lut5_I1_O)        0.124    16.244 f  u_cpu/mips/dp/forwardcpaEmux/hilo_temp2__1_i_23/O
                         net (fo=18, routed)          0.640    16.884    u_cpu/mips/dp/r13M/srca2E[10]
    SLICE_X59Y56         LUT1 (Prop_lut1_I0_O)        0.124    17.008 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_50/O
                         net (fo=1, routed)           0.000    17.008    u_cpu/mips/dp/r13M/hilo_temp2__1_i_50_n_6
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.409 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.409    u_cpu/mips/dp/r13M/hilo_temp2__1_i_24_n_6
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.648 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_19/O[2]
                         net (fo=1, routed)           0.303    17.951    u_cpu/mips/dp/r13M/alu/mult_a0[15]
    SLICE_X60Y57         LUT4 (Prop_lut4_I3_O)        0.302    18.253 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_2/O
                         net (fo=2, routed)           0.751    19.004    u_cpu/mips/dp/alu/mult_a[14]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    23.040 r  u_cpu/mips/dp/alu/hilo_temp2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.042    u_cpu/mips/dp/alu/hilo_temp2__1_n_112
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.560 r  u_cpu/mips/dp/alu/hilo_temp2__2/P[0]
                         net (fo=2, routed)           0.760    25.320    u_cpu/mips/dp/alu/p_1_in__0[17]
    SLICE_X57Y54         LUT2 (Prop_lut2_I0_O)        0.124    25.444 r  u_cpu/mips/dp/alu/q[19]_i_6/O
                         net (fo=1, routed)           0.000    25.444    u_cpu/mips/dp/alu/q[19]_i_6_n_6
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.994 r  u_cpu/mips/dp/alu/q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.994    u_cpu/mips/dp/alu/q_reg[19]_i_3_n_6
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.108 r  u_cpu/mips/dp/alu/q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.108    u_cpu/mips/dp/alu/q_reg[23]_i_3_n_6
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.222 r  u_cpu/mips/dp/alu/q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.222    u_cpu/mips/dp/alu/q_reg[27]_i_3_n_6
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.556 f  u_cpu/mips/dp/alu/q_reg[31]_i_3/O[1]
                         net (fo=2, routed)           0.683    27.239    u_cpu/mips/dp/alu/data0[29]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.303    27.542 r  u_cpu/mips/dp/alu/q[32]_i_8/O
                         net (fo=1, routed)           0.000    27.542    u_cpu/mips/dp/alu/q[32]_i_8_n_6
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.055 r  u_cpu/mips/dp/alu/q_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.055    u_cpu/mips/dp/alu/q_reg[32]_i_4_n_6
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.172 r  u_cpu/mips/dp/alu/q_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.172    u_cpu/mips/dp/alu/q_reg[36]_i_3_n_6
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.289 r  u_cpu/mips/dp/alu/q_reg[40]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.289    u_cpu/mips/dp/alu/q_reg[40]_i_3_n_6
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.406 r  u_cpu/mips/dp/alu/q_reg[44]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.406    u_cpu/mips/dp/alu/q_reg[44]_i_3_n_6
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.523 r  u_cpu/mips/dp/alu/q_reg[48]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.523    u_cpu/mips/dp/alu/q_reg[48]_i_3_n_6
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.640 r  u_cpu/mips/dp/alu/q_reg[52]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.640    u_cpu/mips/dp/alu/q_reg[52]_i_3_n_6
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.757 r  u_cpu/mips/dp/alu/q_reg[56]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.757    u_cpu/mips/dp/alu/q_reg[56]_i_3_n_6
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.996 r  u_cpu/mips/dp/alu/q_reg[63]_i_8/O[2]
                         net (fo=1, routed)           0.302    29.298    u_cpu/mips/dp/alu/hilo_temp0[59]
    SLICE_X55Y64         LUT6 (Prop_lut6_I4_O)        0.301    29.599 r  u_cpu/mips/dp/alu/q[59]_i_2/O
                         net (fo=1, routed)           0.446    30.045    u_cpu/mips/dp/r4M/mul_oE[58]
    SLICE_X55Y63         LUT4 (Prop_lut4_I1_O)        0.124    30.169 r  u_cpu/mips/dp/r4M/q[59]_i_1/O
                         net (fo=1, routed)           0.000    30.169    u_cpu/mips/dp/r4M/p_0_in[59]
    SLICE_X55Y63         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     30.000    30.000 f  
    E3                                                0.000    30.000 f  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    32.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    24.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.626    28.133    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    28.233 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    28.744    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.835 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.496    30.331    u_cpu/mips/dp/r4M/n_0_3810_BUFG
    SLICE_X55Y63         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[59]/C
                         clock pessimism             -0.188    30.143    
                         clock uncertainty           -0.087    30.056    
    SLICE_X55Y63         FDCE (Setup_fdce_C_D)        0.032    30.088    u_cpu/mips/dp/r4M/q_reg[59]
  -------------------------------------------------------------------
                         required time                         30.088    
                         arrival time                         -30.169    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.060ns  (required time - arrival time)
  Source:                 u_cpu/mips/dp/r4E/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r4M/q_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll fall@30.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        19.953ns  (logic 11.460ns (57.436%)  route 8.493ns (42.564%))
  Logic Levels:           30  (CARRY4=14 DSP48E1=2 LUT1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.334ns = ( 30.334 - 30.000 ) 
    Source Clock Delay      (SCD):    0.197ns = ( 10.197 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.779     7.780    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.904 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     8.470    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.566 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.630    10.197    u_cpu/mips/dp/r4E/n_0_3810_BUFG
    SLICE_X65Y57         FDCE                                         r  u_cpu/mips/dp/r4E/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.456    10.653 r  u_cpu/mips/dp/r4E/q_reg[0]/Q
                         net (fo=4, routed)           0.829    11.482    u_cpu/mips/dp/r4E/rsE[0]
    SLICE_X67Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.606 f  u_cpu/mips/dp/r4E/result_i_19/O
                         net (fo=1, routed)           0.585    12.192    u_cpu/mips/dp/r4E/result_i_19_n_6
    SLICE_X65Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.316 f  u_cpu/mips/dp/r4E/result_i_15/O
                         net (fo=1, routed)           0.421    12.736    u_cpu/mips/dp/r8W/result_i_3_0
    SLICE_X64Y57         LUT3 (Prop_lut3_I2_O)        0.124    12.860 f  u_cpu/mips/dp/r8W/result_i_11/O
                         net (fo=12, routed)          0.451    13.311    u_cpu/mips/dp/r8W/forwardaE0
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.124    13.435 f  u_cpu/mips/dp/r8W/result_i_10/O
                         net (fo=27, routed)          0.682    14.117    u_cpu/mips/dp/forwardaemux/hilo_temp2_i_83
    SLICE_X66Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.241 f  u_cpu/mips/dp/forwardaemux/hilo_temp2__1_i_131/O
                         net (fo=1, routed)           0.433    14.675    u_cpu/mips/dp/r4E/hilo_temp2__1_i_49
    SLICE_X64Y61         LUT5 (Prop_lut5_I1_O)        0.124    14.799 f  u_cpu/mips/dp/r4E/hilo_temp2__1_i_92/O
                         net (fo=1, routed)           0.784    15.582    u_cpu/mips/dp/hilosrc2/srca2E_1[12]
    SLICE_X64Y56         LUT5 (Prop_lut5_I2_O)        0.124    15.706 f  u_cpu/mips/dp/hilosrc2/hilo_temp2__1_i_49/O
                         net (fo=1, routed)           0.414    16.120    u_cpu/mips/dp/forwardcpaEmux/srca2E_3[12]
    SLICE_X63Y56         LUT5 (Prop_lut5_I1_O)        0.124    16.244 f  u_cpu/mips/dp/forwardcpaEmux/hilo_temp2__1_i_23/O
                         net (fo=18, routed)          0.640    16.884    u_cpu/mips/dp/r13M/srca2E[10]
    SLICE_X59Y56         LUT1 (Prop_lut1_I0_O)        0.124    17.008 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_50/O
                         net (fo=1, routed)           0.000    17.008    u_cpu/mips/dp/r13M/hilo_temp2__1_i_50_n_6
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.409 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.409    u_cpu/mips/dp/r13M/hilo_temp2__1_i_24_n_6
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.648 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_19/O[2]
                         net (fo=1, routed)           0.303    17.951    u_cpu/mips/dp/r13M/alu/mult_a0[15]
    SLICE_X60Y57         LUT4 (Prop_lut4_I3_O)        0.302    18.253 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_2/O
                         net (fo=2, routed)           0.751    19.004    u_cpu/mips/dp/alu/mult_a[14]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    23.040 r  u_cpu/mips/dp/alu/hilo_temp2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.042    u_cpu/mips/dp/alu/hilo_temp2__1_n_112
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.560 r  u_cpu/mips/dp/alu/hilo_temp2__2/P[0]
                         net (fo=2, routed)           0.760    25.320    u_cpu/mips/dp/alu/p_1_in__0[17]
    SLICE_X57Y54         LUT2 (Prop_lut2_I0_O)        0.124    25.444 r  u_cpu/mips/dp/alu/q[19]_i_6/O
                         net (fo=1, routed)           0.000    25.444    u_cpu/mips/dp/alu/q[19]_i_6_n_6
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.994 r  u_cpu/mips/dp/alu/q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.994    u_cpu/mips/dp/alu/q_reg[19]_i_3_n_6
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.108 r  u_cpu/mips/dp/alu/q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.108    u_cpu/mips/dp/alu/q_reg[23]_i_3_n_6
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.222 r  u_cpu/mips/dp/alu/q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.222    u_cpu/mips/dp/alu/q_reg[27]_i_3_n_6
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.556 f  u_cpu/mips/dp/alu/q_reg[31]_i_3/O[1]
                         net (fo=2, routed)           0.683    27.239    u_cpu/mips/dp/alu/data0[29]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.303    27.542 r  u_cpu/mips/dp/alu/q[32]_i_8/O
                         net (fo=1, routed)           0.000    27.542    u_cpu/mips/dp/alu/q[32]_i_8_n_6
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.055 r  u_cpu/mips/dp/alu/q_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.055    u_cpu/mips/dp/alu/q_reg[32]_i_4_n_6
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.172 r  u_cpu/mips/dp/alu/q_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.172    u_cpu/mips/dp/alu/q_reg[36]_i_3_n_6
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.289 r  u_cpu/mips/dp/alu/q_reg[40]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.289    u_cpu/mips/dp/alu/q_reg[40]_i_3_n_6
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.406 r  u_cpu/mips/dp/alu/q_reg[44]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.406    u_cpu/mips/dp/alu/q_reg[44]_i_3_n_6
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.523 r  u_cpu/mips/dp/alu/q_reg[48]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.523    u_cpu/mips/dp/alu/q_reg[48]_i_3_n_6
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.640 r  u_cpu/mips/dp/alu/q_reg[52]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.640    u_cpu/mips/dp/alu/q_reg[52]_i_3_n_6
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.757 r  u_cpu/mips/dp/alu/q_reg[56]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.757    u_cpu/mips/dp/alu/q_reg[56]_i_3_n_6
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.976 r  u_cpu/mips/dp/alu/q_reg[63]_i_8/O[0]
                         net (fo=1, routed)           0.464    29.439    u_cpu/mips/dp/alu/hilo_temp0[57]
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.295    29.734 r  u_cpu/mips/dp/alu/q[57]_i_2/O
                         net (fo=1, routed)           0.291    30.025    u_cpu/mips/dp/r4M/mul_oE[56]
    SLICE_X61Y66         LUT4 (Prop_lut4_I1_O)        0.124    30.149 r  u_cpu/mips/dp/r4M/q[57]_i_1/O
                         net (fo=1, routed)           0.000    30.149    u_cpu/mips/dp/r4M/p_0_in[57]
    SLICE_X61Y66         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     30.000    30.000 f  
    E3                                                0.000    30.000 f  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    32.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    24.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.626    28.133    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    28.233 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    28.744    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.835 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.499    30.334    u_cpu/mips/dp/r4M/n_0_3810_BUFG
    SLICE_X61Y66         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[57]/C
                         clock pessimism             -0.188    30.146    
                         clock uncertainty           -0.087    30.059    
    SLICE_X61Y66         FDCE (Setup_fdce_C_D)        0.031    30.090    u_cpu/mips/dp/r4M/q_reg[57]
  -------------------------------------------------------------------
                         required time                         30.090    
                         arrival time                         -30.149    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.045ns  (required time - arrival time)
  Source:                 u_cpu/mips/dp/r4E/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r4M/q_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll fall@30.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        19.939ns  (logic 11.577ns (58.063%)  route 8.362ns (41.937%))
  Logic Levels:           31  (CARRY4=15 DSP48E1=2 LUT1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.334ns = ( 30.334 - 30.000 ) 
    Source Clock Delay      (SCD):    0.197ns = ( 10.197 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.779     7.780    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.904 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     8.470    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.566 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.630    10.197    u_cpu/mips/dp/r4E/n_0_3810_BUFG
    SLICE_X65Y57         FDCE                                         r  u_cpu/mips/dp/r4E/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.456    10.653 r  u_cpu/mips/dp/r4E/q_reg[0]/Q
                         net (fo=4, routed)           0.829    11.482    u_cpu/mips/dp/r4E/rsE[0]
    SLICE_X67Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.606 f  u_cpu/mips/dp/r4E/result_i_19/O
                         net (fo=1, routed)           0.585    12.192    u_cpu/mips/dp/r4E/result_i_19_n_6
    SLICE_X65Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.316 f  u_cpu/mips/dp/r4E/result_i_15/O
                         net (fo=1, routed)           0.421    12.736    u_cpu/mips/dp/r8W/result_i_3_0
    SLICE_X64Y57         LUT3 (Prop_lut3_I2_O)        0.124    12.860 f  u_cpu/mips/dp/r8W/result_i_11/O
                         net (fo=12, routed)          0.451    13.311    u_cpu/mips/dp/r8W/forwardaE0
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.124    13.435 f  u_cpu/mips/dp/r8W/result_i_10/O
                         net (fo=27, routed)          0.682    14.117    u_cpu/mips/dp/forwardaemux/hilo_temp2_i_83
    SLICE_X66Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.241 f  u_cpu/mips/dp/forwardaemux/hilo_temp2__1_i_131/O
                         net (fo=1, routed)           0.433    14.675    u_cpu/mips/dp/r4E/hilo_temp2__1_i_49
    SLICE_X64Y61         LUT5 (Prop_lut5_I1_O)        0.124    14.799 f  u_cpu/mips/dp/r4E/hilo_temp2__1_i_92/O
                         net (fo=1, routed)           0.784    15.582    u_cpu/mips/dp/hilosrc2/srca2E_1[12]
    SLICE_X64Y56         LUT5 (Prop_lut5_I2_O)        0.124    15.706 f  u_cpu/mips/dp/hilosrc2/hilo_temp2__1_i_49/O
                         net (fo=1, routed)           0.414    16.120    u_cpu/mips/dp/forwardcpaEmux/srca2E_3[12]
    SLICE_X63Y56         LUT5 (Prop_lut5_I1_O)        0.124    16.244 f  u_cpu/mips/dp/forwardcpaEmux/hilo_temp2__1_i_23/O
                         net (fo=18, routed)          0.640    16.884    u_cpu/mips/dp/r13M/srca2E[10]
    SLICE_X59Y56         LUT1 (Prop_lut1_I0_O)        0.124    17.008 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_50/O
                         net (fo=1, routed)           0.000    17.008    u_cpu/mips/dp/r13M/hilo_temp2__1_i_50_n_6
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.409 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.409    u_cpu/mips/dp/r13M/hilo_temp2__1_i_24_n_6
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.648 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_19/O[2]
                         net (fo=1, routed)           0.303    17.951    u_cpu/mips/dp/r13M/alu/mult_a0[15]
    SLICE_X60Y57         LUT4 (Prop_lut4_I3_O)        0.302    18.253 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_2/O
                         net (fo=2, routed)           0.751    19.004    u_cpu/mips/dp/alu/mult_a[14]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    23.040 r  u_cpu/mips/dp/alu/hilo_temp2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.042    u_cpu/mips/dp/alu/hilo_temp2__1_n_112
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.560 r  u_cpu/mips/dp/alu/hilo_temp2__2/P[0]
                         net (fo=2, routed)           0.760    25.320    u_cpu/mips/dp/alu/p_1_in__0[17]
    SLICE_X57Y54         LUT2 (Prop_lut2_I0_O)        0.124    25.444 r  u_cpu/mips/dp/alu/q[19]_i_6/O
                         net (fo=1, routed)           0.000    25.444    u_cpu/mips/dp/alu/q[19]_i_6_n_6
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.994 r  u_cpu/mips/dp/alu/q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.994    u_cpu/mips/dp/alu/q_reg[19]_i_3_n_6
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.108 r  u_cpu/mips/dp/alu/q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.108    u_cpu/mips/dp/alu/q_reg[23]_i_3_n_6
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.222 r  u_cpu/mips/dp/alu/q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.222    u_cpu/mips/dp/alu/q_reg[27]_i_3_n_6
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.556 f  u_cpu/mips/dp/alu/q_reg[31]_i_3/O[1]
                         net (fo=2, routed)           0.683    27.239    u_cpu/mips/dp/alu/data0[29]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.303    27.542 r  u_cpu/mips/dp/alu/q[32]_i_8/O
                         net (fo=1, routed)           0.000    27.542    u_cpu/mips/dp/alu/q[32]_i_8_n_6
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.055 r  u_cpu/mips/dp/alu/q_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.055    u_cpu/mips/dp/alu/q_reg[32]_i_4_n_6
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.172 r  u_cpu/mips/dp/alu/q_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.172    u_cpu/mips/dp/alu/q_reg[36]_i_3_n_6
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.289 r  u_cpu/mips/dp/alu/q_reg[40]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.289    u_cpu/mips/dp/alu/q_reg[40]_i_3_n_6
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.406 r  u_cpu/mips/dp/alu/q_reg[44]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.406    u_cpu/mips/dp/alu/q_reg[44]_i_3_n_6
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.523 r  u_cpu/mips/dp/alu/q_reg[48]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.523    u_cpu/mips/dp/alu/q_reg[48]_i_3_n_6
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.640 r  u_cpu/mips/dp/alu/q_reg[52]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.640    u_cpu/mips/dp/alu/q_reg[52]_i_3_n_6
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.757 r  u_cpu/mips/dp/alu/q_reg[56]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.757    u_cpu/mips/dp/alu/q_reg[56]_i_3_n_6
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.874 r  u_cpu/mips/dp/alu/q_reg[63]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.874    u_cpu/mips/dp/alu/q_reg[63]_i_8_n_6
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.093 r  u_cpu/mips/dp/alu/q_reg[63]_i_3/O[0]
                         net (fo=1, routed)           0.326    29.418    u_cpu/mips/dp/alu/hilo_temp0[61]
    SLICE_X58Y65         LUT6 (Prop_lut6_I4_O)        0.295    29.713 r  u_cpu/mips/dp/alu/q[61]_i_2/O
                         net (fo=1, routed)           0.298    30.012    u_cpu/mips/dp/r4M/mul_oE[60]
    SLICE_X61Y66         LUT4 (Prop_lut4_I1_O)        0.124    30.136 r  u_cpu/mips/dp/r4M/q[61]_i_1/O
                         net (fo=1, routed)           0.000    30.136    u_cpu/mips/dp/r4M/p_0_in[61]
    SLICE_X61Y66         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     30.000    30.000 f  
    E3                                                0.000    30.000 f  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    32.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    24.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.626    28.133    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    28.233 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    28.744    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.835 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.499    30.334    u_cpu/mips/dp/r4M/n_0_3810_BUFG
    SLICE_X61Y66         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[61]/C
                         clock pessimism             -0.188    30.146    
                         clock uncertainty           -0.087    30.059    
    SLICE_X61Y66         FDCE (Setup_fdce_C_D)        0.032    30.091    u_cpu/mips/dp/r4M/q_reg[61]
  -------------------------------------------------------------------
                         required time                         30.091    
                         arrival time                         -30.136    
  -------------------------------------------------------------------
                         slack                                 -0.045    

Slack (VIOLATED) :        -0.034ns  (required time - arrival time)
  Source:                 u_cpu/mips/dp/r4E/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r4M/q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll fall@30.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        19.922ns  (logic 11.458ns (57.516%)  route 8.464ns (42.484%))
  Logic Levels:           29  (CARRY4=13 DSP48E1=2 LUT1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.331ns = ( 30.331 - 30.000 ) 
    Source Clock Delay      (SCD):    0.197ns = ( 10.197 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.779     7.780    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.904 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     8.470    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.566 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.630    10.197    u_cpu/mips/dp/r4E/n_0_3810_BUFG
    SLICE_X65Y57         FDCE                                         r  u_cpu/mips/dp/r4E/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.456    10.653 r  u_cpu/mips/dp/r4E/q_reg[0]/Q
                         net (fo=4, routed)           0.829    11.482    u_cpu/mips/dp/r4E/rsE[0]
    SLICE_X67Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.606 f  u_cpu/mips/dp/r4E/result_i_19/O
                         net (fo=1, routed)           0.585    12.192    u_cpu/mips/dp/r4E/result_i_19_n_6
    SLICE_X65Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.316 f  u_cpu/mips/dp/r4E/result_i_15/O
                         net (fo=1, routed)           0.421    12.736    u_cpu/mips/dp/r8W/result_i_3_0
    SLICE_X64Y57         LUT3 (Prop_lut3_I2_O)        0.124    12.860 f  u_cpu/mips/dp/r8W/result_i_11/O
                         net (fo=12, routed)          0.451    13.311    u_cpu/mips/dp/r8W/forwardaE0
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.124    13.435 f  u_cpu/mips/dp/r8W/result_i_10/O
                         net (fo=27, routed)          0.682    14.117    u_cpu/mips/dp/forwardaemux/hilo_temp2_i_83
    SLICE_X66Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.241 f  u_cpu/mips/dp/forwardaemux/hilo_temp2__1_i_131/O
                         net (fo=1, routed)           0.433    14.675    u_cpu/mips/dp/r4E/hilo_temp2__1_i_49
    SLICE_X64Y61         LUT5 (Prop_lut5_I1_O)        0.124    14.799 f  u_cpu/mips/dp/r4E/hilo_temp2__1_i_92/O
                         net (fo=1, routed)           0.784    15.582    u_cpu/mips/dp/hilosrc2/srca2E_1[12]
    SLICE_X64Y56         LUT5 (Prop_lut5_I2_O)        0.124    15.706 f  u_cpu/mips/dp/hilosrc2/hilo_temp2__1_i_49/O
                         net (fo=1, routed)           0.414    16.120    u_cpu/mips/dp/forwardcpaEmux/srca2E_3[12]
    SLICE_X63Y56         LUT5 (Prop_lut5_I1_O)        0.124    16.244 f  u_cpu/mips/dp/forwardcpaEmux/hilo_temp2__1_i_23/O
                         net (fo=18, routed)          0.640    16.884    u_cpu/mips/dp/r13M/srca2E[10]
    SLICE_X59Y56         LUT1 (Prop_lut1_I0_O)        0.124    17.008 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_50/O
                         net (fo=1, routed)           0.000    17.008    u_cpu/mips/dp/r13M/hilo_temp2__1_i_50_n_6
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.409 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.409    u_cpu/mips/dp/r13M/hilo_temp2__1_i_24_n_6
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.648 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_19/O[2]
                         net (fo=1, routed)           0.303    17.951    u_cpu/mips/dp/r13M/alu/mult_a0[15]
    SLICE_X60Y57         LUT4 (Prop_lut4_I3_O)        0.302    18.253 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_2/O
                         net (fo=2, routed)           0.751    19.004    u_cpu/mips/dp/alu/mult_a[14]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    23.040 r  u_cpu/mips/dp/alu/hilo_temp2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.042    u_cpu/mips/dp/alu/hilo_temp2__1_n_112
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.560 r  u_cpu/mips/dp/alu/hilo_temp2__2/P[0]
                         net (fo=2, routed)           0.760    25.320    u_cpu/mips/dp/alu/p_1_in__0[17]
    SLICE_X57Y54         LUT2 (Prop_lut2_I0_O)        0.124    25.444 r  u_cpu/mips/dp/alu/q[19]_i_6/O
                         net (fo=1, routed)           0.000    25.444    u_cpu/mips/dp/alu/q[19]_i_6_n_6
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.994 r  u_cpu/mips/dp/alu/q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.994    u_cpu/mips/dp/alu/q_reg[19]_i_3_n_6
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.108 r  u_cpu/mips/dp/alu/q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.108    u_cpu/mips/dp/alu/q_reg[23]_i_3_n_6
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.222 r  u_cpu/mips/dp/alu/q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.222    u_cpu/mips/dp/alu/q_reg[27]_i_3_n_6
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.556 f  u_cpu/mips/dp/alu/q_reg[31]_i_3/O[1]
                         net (fo=2, routed)           0.683    27.239    u_cpu/mips/dp/alu/data0[29]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.303    27.542 r  u_cpu/mips/dp/alu/q[32]_i_8/O
                         net (fo=1, routed)           0.000    27.542    u_cpu/mips/dp/alu/q[32]_i_8_n_6
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.055 r  u_cpu/mips/dp/alu/q_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.055    u_cpu/mips/dp/alu/q_reg[32]_i_4_n_6
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.172 r  u_cpu/mips/dp/alu/q_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.172    u_cpu/mips/dp/alu/q_reg[36]_i_3_n_6
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.289 r  u_cpu/mips/dp/alu/q_reg[40]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.289    u_cpu/mips/dp/alu/q_reg[40]_i_3_n_6
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.406 r  u_cpu/mips/dp/alu/q_reg[44]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.406    u_cpu/mips/dp/alu/q_reg[44]_i_3_n_6
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.523 r  u_cpu/mips/dp/alu/q_reg[48]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.523    u_cpu/mips/dp/alu/q_reg[48]_i_3_n_6
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.640 r  u_cpu/mips/dp/alu/q_reg[52]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.640    u_cpu/mips/dp/alu/q_reg[52]_i_3_n_6
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.963 r  u_cpu/mips/dp/alu/q_reg[56]_i_3/O[1]
                         net (fo=1, routed)           0.571    29.534    u_cpu/mips/dp/alu/hilo_temp0[54]
    SLICE_X55Y63         LUT6 (Prop_lut6_I4_O)        0.306    29.840 r  u_cpu/mips/dp/alu/q[54]_i_2/O
                         net (fo=1, routed)           0.154    29.994    u_cpu/mips/dp/r4M/mul_oE[53]
    SLICE_X55Y63         LUT4 (Prop_lut4_I1_O)        0.124    30.118 r  u_cpu/mips/dp/r4M/q[54]_i_1/O
                         net (fo=1, routed)           0.000    30.118    u_cpu/mips/dp/r4M/p_0_in[54]
    SLICE_X55Y63         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     30.000    30.000 f  
    E3                                                0.000    30.000 f  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    32.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    24.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.626    28.133    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    28.233 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    28.744    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.835 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.496    30.331    u_cpu/mips/dp/r4M/n_0_3810_BUFG
    SLICE_X55Y63         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[54]/C
                         clock pessimism             -0.188    30.143    
                         clock uncertainty           -0.087    30.056    
    SLICE_X55Y63         FDCE (Setup_fdce_C_D)        0.029    30.085    u_cpu/mips/dp/r4M/q_reg[54]
  -------------------------------------------------------------------
                         required time                         30.085    
                         arrival time                         -30.118    
  -------------------------------------------------------------------
                         slack                                 -0.034    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 u_cpu/mips/dp/r4E/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r4M/q_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll fall@30.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        19.916ns  (logic 11.451ns (57.497%)  route 8.465ns (42.503%))
  Logic Levels:           29  (CARRY4=13 DSP48E1=2 LUT1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.331ns = ( 30.331 - 30.000 ) 
    Source Clock Delay      (SCD):    0.197ns = ( 10.197 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.779     7.780    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.904 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     8.470    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.566 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.630    10.197    u_cpu/mips/dp/r4E/n_0_3810_BUFG
    SLICE_X65Y57         FDCE                                         r  u_cpu/mips/dp/r4E/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.456    10.653 r  u_cpu/mips/dp/r4E/q_reg[0]/Q
                         net (fo=4, routed)           0.829    11.482    u_cpu/mips/dp/r4E/rsE[0]
    SLICE_X67Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.606 f  u_cpu/mips/dp/r4E/result_i_19/O
                         net (fo=1, routed)           0.585    12.192    u_cpu/mips/dp/r4E/result_i_19_n_6
    SLICE_X65Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.316 f  u_cpu/mips/dp/r4E/result_i_15/O
                         net (fo=1, routed)           0.421    12.736    u_cpu/mips/dp/r8W/result_i_3_0
    SLICE_X64Y57         LUT3 (Prop_lut3_I2_O)        0.124    12.860 f  u_cpu/mips/dp/r8W/result_i_11/O
                         net (fo=12, routed)          0.451    13.311    u_cpu/mips/dp/r8W/forwardaE0
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.124    13.435 f  u_cpu/mips/dp/r8W/result_i_10/O
                         net (fo=27, routed)          0.682    14.117    u_cpu/mips/dp/forwardaemux/hilo_temp2_i_83
    SLICE_X66Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.241 f  u_cpu/mips/dp/forwardaemux/hilo_temp2__1_i_131/O
                         net (fo=1, routed)           0.433    14.675    u_cpu/mips/dp/r4E/hilo_temp2__1_i_49
    SLICE_X64Y61         LUT5 (Prop_lut5_I1_O)        0.124    14.799 f  u_cpu/mips/dp/r4E/hilo_temp2__1_i_92/O
                         net (fo=1, routed)           0.784    15.582    u_cpu/mips/dp/hilosrc2/srca2E_1[12]
    SLICE_X64Y56         LUT5 (Prop_lut5_I2_O)        0.124    15.706 f  u_cpu/mips/dp/hilosrc2/hilo_temp2__1_i_49/O
                         net (fo=1, routed)           0.414    16.120    u_cpu/mips/dp/forwardcpaEmux/srca2E_3[12]
    SLICE_X63Y56         LUT5 (Prop_lut5_I1_O)        0.124    16.244 f  u_cpu/mips/dp/forwardcpaEmux/hilo_temp2__1_i_23/O
                         net (fo=18, routed)          0.640    16.884    u_cpu/mips/dp/r13M/srca2E[10]
    SLICE_X59Y56         LUT1 (Prop_lut1_I0_O)        0.124    17.008 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_50/O
                         net (fo=1, routed)           0.000    17.008    u_cpu/mips/dp/r13M/hilo_temp2__1_i_50_n_6
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.409 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.409    u_cpu/mips/dp/r13M/hilo_temp2__1_i_24_n_6
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.648 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_19/O[2]
                         net (fo=1, routed)           0.303    17.951    u_cpu/mips/dp/r13M/alu/mult_a0[15]
    SLICE_X60Y57         LUT4 (Prop_lut4_I3_O)        0.302    18.253 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_2/O
                         net (fo=2, routed)           0.751    19.004    u_cpu/mips/dp/alu/mult_a[14]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    23.040 r  u_cpu/mips/dp/alu/hilo_temp2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.042    u_cpu/mips/dp/alu/hilo_temp2__1_n_112
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.560 r  u_cpu/mips/dp/alu/hilo_temp2__2/P[0]
                         net (fo=2, routed)           0.760    25.320    u_cpu/mips/dp/alu/p_1_in__0[17]
    SLICE_X57Y54         LUT2 (Prop_lut2_I0_O)        0.124    25.444 r  u_cpu/mips/dp/alu/q[19]_i_6/O
                         net (fo=1, routed)           0.000    25.444    u_cpu/mips/dp/alu/q[19]_i_6_n_6
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.994 r  u_cpu/mips/dp/alu/q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.994    u_cpu/mips/dp/alu/q_reg[19]_i_3_n_6
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.108 r  u_cpu/mips/dp/alu/q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.108    u_cpu/mips/dp/alu/q_reg[23]_i_3_n_6
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.222 r  u_cpu/mips/dp/alu/q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.222    u_cpu/mips/dp/alu/q_reg[27]_i_3_n_6
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.556 f  u_cpu/mips/dp/alu/q_reg[31]_i_3/O[1]
                         net (fo=2, routed)           0.683    27.239    u_cpu/mips/dp/alu/data0[29]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.303    27.542 r  u_cpu/mips/dp/alu/q[32]_i_8/O
                         net (fo=1, routed)           0.000    27.542    u_cpu/mips/dp/alu/q[32]_i_8_n_6
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.055 r  u_cpu/mips/dp/alu/q_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.055    u_cpu/mips/dp/alu/q_reg[32]_i_4_n_6
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.172 r  u_cpu/mips/dp/alu/q_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.172    u_cpu/mips/dp/alu/q_reg[36]_i_3_n_6
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.289 r  u_cpu/mips/dp/alu/q_reg[40]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.289    u_cpu/mips/dp/alu/q_reg[40]_i_3_n_6
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.406 r  u_cpu/mips/dp/alu/q_reg[44]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.406    u_cpu/mips/dp/alu/q_reg[44]_i_3_n_6
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.523 r  u_cpu/mips/dp/alu/q_reg[48]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.523    u_cpu/mips/dp/alu/q_reg[48]_i_3_n_6
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.640 r  u_cpu/mips/dp/alu/q_reg[52]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.640    u_cpu/mips/dp/alu/q_reg[52]_i_3_n_6
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.955 r  u_cpu/mips/dp/alu/q_reg[56]_i_3/O[3]
                         net (fo=1, routed)           0.314    29.269    u_cpu/mips/dp/alu/hilo_temp0[56]
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.307    29.576 r  u_cpu/mips/dp/alu/q[56]_i_2/O
                         net (fo=1, routed)           0.413    29.989    u_cpu/mips/dp/r4M/mul_oE[55]
    SLICE_X52Y63         LUT4 (Prop_lut4_I1_O)        0.124    30.113 r  u_cpu/mips/dp/r4M/q[56]_i_1/O
                         net (fo=1, routed)           0.000    30.113    u_cpu/mips/dp/r4M/p_0_in[56]
    SLICE_X52Y63         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     30.000    30.000 f  
    E3                                                0.000    30.000 f  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    32.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    24.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.626    28.133    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    28.233 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    28.744    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.835 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.496    30.331    u_cpu/mips/dp/r4M/n_0_3810_BUFG
    SLICE_X52Y63         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[56]/C
                         clock pessimism             -0.188    30.143    
                         clock uncertainty           -0.087    30.056    
    SLICE_X52Y63         FDCE (Setup_fdce_C_D)        0.031    30.087    u_cpu/mips/dp/r4M/q_reg[56]
  -------------------------------------------------------------------
                         required time                         30.087    
                         arrival time                         -30.113    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 u_cpu/mips/dp/r4E/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r4M/q_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll fall@30.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        19.909ns  (logic 11.575ns (58.140%)  route 8.334ns (41.860%))
  Logic Levels:           30  (CARRY4=14 DSP48E1=2 LUT1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.331ns = ( 30.331 - 30.000 ) 
    Source Clock Delay      (SCD):    0.197ns = ( 10.197 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.779     7.780    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.904 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     8.470    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.566 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.630    10.197    u_cpu/mips/dp/r4E/n_0_3810_BUFG
    SLICE_X65Y57         FDCE                                         r  u_cpu/mips/dp/r4E/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.456    10.653 r  u_cpu/mips/dp/r4E/q_reg[0]/Q
                         net (fo=4, routed)           0.829    11.482    u_cpu/mips/dp/r4E/rsE[0]
    SLICE_X67Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.606 f  u_cpu/mips/dp/r4E/result_i_19/O
                         net (fo=1, routed)           0.585    12.192    u_cpu/mips/dp/r4E/result_i_19_n_6
    SLICE_X65Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.316 f  u_cpu/mips/dp/r4E/result_i_15/O
                         net (fo=1, routed)           0.421    12.736    u_cpu/mips/dp/r8W/result_i_3_0
    SLICE_X64Y57         LUT3 (Prop_lut3_I2_O)        0.124    12.860 f  u_cpu/mips/dp/r8W/result_i_11/O
                         net (fo=12, routed)          0.451    13.311    u_cpu/mips/dp/r8W/forwardaE0
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.124    13.435 f  u_cpu/mips/dp/r8W/result_i_10/O
                         net (fo=27, routed)          0.682    14.117    u_cpu/mips/dp/forwardaemux/hilo_temp2_i_83
    SLICE_X66Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.241 f  u_cpu/mips/dp/forwardaemux/hilo_temp2__1_i_131/O
                         net (fo=1, routed)           0.433    14.675    u_cpu/mips/dp/r4E/hilo_temp2__1_i_49
    SLICE_X64Y61         LUT5 (Prop_lut5_I1_O)        0.124    14.799 f  u_cpu/mips/dp/r4E/hilo_temp2__1_i_92/O
                         net (fo=1, routed)           0.784    15.582    u_cpu/mips/dp/hilosrc2/srca2E_1[12]
    SLICE_X64Y56         LUT5 (Prop_lut5_I2_O)        0.124    15.706 f  u_cpu/mips/dp/hilosrc2/hilo_temp2__1_i_49/O
                         net (fo=1, routed)           0.414    16.120    u_cpu/mips/dp/forwardcpaEmux/srca2E_3[12]
    SLICE_X63Y56         LUT5 (Prop_lut5_I1_O)        0.124    16.244 f  u_cpu/mips/dp/forwardcpaEmux/hilo_temp2__1_i_23/O
                         net (fo=18, routed)          0.640    16.884    u_cpu/mips/dp/r13M/srca2E[10]
    SLICE_X59Y56         LUT1 (Prop_lut1_I0_O)        0.124    17.008 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_50/O
                         net (fo=1, routed)           0.000    17.008    u_cpu/mips/dp/r13M/hilo_temp2__1_i_50_n_6
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.409 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.409    u_cpu/mips/dp/r13M/hilo_temp2__1_i_24_n_6
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.648 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_19/O[2]
                         net (fo=1, routed)           0.303    17.951    u_cpu/mips/dp/r13M/alu/mult_a0[15]
    SLICE_X60Y57         LUT4 (Prop_lut4_I3_O)        0.302    18.253 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_2/O
                         net (fo=2, routed)           0.751    19.004    u_cpu/mips/dp/alu/mult_a[14]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    23.040 r  u_cpu/mips/dp/alu/hilo_temp2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.042    u_cpu/mips/dp/alu/hilo_temp2__1_n_112
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.560 r  u_cpu/mips/dp/alu/hilo_temp2__2/P[0]
                         net (fo=2, routed)           0.760    25.320    u_cpu/mips/dp/alu/p_1_in__0[17]
    SLICE_X57Y54         LUT2 (Prop_lut2_I0_O)        0.124    25.444 r  u_cpu/mips/dp/alu/q[19]_i_6/O
                         net (fo=1, routed)           0.000    25.444    u_cpu/mips/dp/alu/q[19]_i_6_n_6
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.994 r  u_cpu/mips/dp/alu/q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.994    u_cpu/mips/dp/alu/q_reg[19]_i_3_n_6
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.108 r  u_cpu/mips/dp/alu/q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.108    u_cpu/mips/dp/alu/q_reg[23]_i_3_n_6
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.222 r  u_cpu/mips/dp/alu/q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.222    u_cpu/mips/dp/alu/q_reg[27]_i_3_n_6
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.556 f  u_cpu/mips/dp/alu/q_reg[31]_i_3/O[1]
                         net (fo=2, routed)           0.683    27.239    u_cpu/mips/dp/alu/data0[29]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.303    27.542 r  u_cpu/mips/dp/alu/q[32]_i_8/O
                         net (fo=1, routed)           0.000    27.542    u_cpu/mips/dp/alu/q[32]_i_8_n_6
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.055 r  u_cpu/mips/dp/alu/q_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.055    u_cpu/mips/dp/alu/q_reg[32]_i_4_n_6
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.172 r  u_cpu/mips/dp/alu/q_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.172    u_cpu/mips/dp/alu/q_reg[36]_i_3_n_6
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.289 r  u_cpu/mips/dp/alu/q_reg[40]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.289    u_cpu/mips/dp/alu/q_reg[40]_i_3_n_6
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.406 r  u_cpu/mips/dp/alu/q_reg[44]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.406    u_cpu/mips/dp/alu/q_reg[44]_i_3_n_6
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.523 r  u_cpu/mips/dp/alu/q_reg[48]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.523    u_cpu/mips/dp/alu/q_reg[48]_i_3_n_6
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.640 r  u_cpu/mips/dp/alu/q_reg[52]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.640    u_cpu/mips/dp/alu/q_reg[52]_i_3_n_6
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.757 r  u_cpu/mips/dp/alu/q_reg[56]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.757    u_cpu/mips/dp/alu/q_reg[56]_i_3_n_6
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.080 r  u_cpu/mips/dp/alu/q_reg[63]_i_8/O[1]
                         net (fo=1, routed)           0.305    29.384    u_cpu/mips/dp/alu/hilo_temp0[58]
    SLICE_X55Y64         LUT6 (Prop_lut6_I4_O)        0.306    29.690 r  u_cpu/mips/dp/alu/q[58]_i_2/O
                         net (fo=1, routed)           0.291    29.982    u_cpu/mips/dp/r4M/mul_oE[57]
    SLICE_X52Y64         LUT4 (Prop_lut4_I1_O)        0.124    30.106 r  u_cpu/mips/dp/r4M/q[58]_i_1/O
                         net (fo=1, routed)           0.000    30.106    u_cpu/mips/dp/r4M/p_0_in[58]
    SLICE_X52Y64         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     30.000    30.000 f  
    E3                                                0.000    30.000 f  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    32.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    24.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.626    28.133    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    28.233 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    28.744    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.835 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.496    30.331    u_cpu/mips/dp/r4M/n_0_3810_BUFG
    SLICE_X52Y64         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[58]/C
                         clock pessimism             -0.188    30.143    
                         clock uncertainty           -0.087    30.056    
    SLICE_X52Y64         FDCE (Setup_fdce_C_D)        0.031    30.087    u_cpu/mips/dp/r4M/q_reg[58]
  -------------------------------------------------------------------
                         required time                         30.087    
                         arrival time                         -30.106    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 u_cpu/mips/dp/r4E/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r4M/q_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll fall@30.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        19.857ns  (logic 11.217ns (56.488%)  route 8.640ns (43.512%))
  Logic Levels:           27  (CARRY4=11 DSP48E1=2 LUT1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.333ns = ( 30.333 - 30.000 ) 
    Source Clock Delay      (SCD):    0.197ns = ( 10.197 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.779     7.780    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.904 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     8.470    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.566 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.630    10.197    u_cpu/mips/dp/r4E/n_0_3810_BUFG
    SLICE_X65Y57         FDCE                                         r  u_cpu/mips/dp/r4E/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.456    10.653 r  u_cpu/mips/dp/r4E/q_reg[0]/Q
                         net (fo=4, routed)           0.829    11.482    u_cpu/mips/dp/r4E/rsE[0]
    SLICE_X67Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.606 f  u_cpu/mips/dp/r4E/result_i_19/O
                         net (fo=1, routed)           0.585    12.192    u_cpu/mips/dp/r4E/result_i_19_n_6
    SLICE_X65Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.316 f  u_cpu/mips/dp/r4E/result_i_15/O
                         net (fo=1, routed)           0.421    12.736    u_cpu/mips/dp/r8W/result_i_3_0
    SLICE_X64Y57         LUT3 (Prop_lut3_I2_O)        0.124    12.860 f  u_cpu/mips/dp/r8W/result_i_11/O
                         net (fo=12, routed)          0.451    13.311    u_cpu/mips/dp/r8W/forwardaE0
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.124    13.435 f  u_cpu/mips/dp/r8W/result_i_10/O
                         net (fo=27, routed)          0.682    14.117    u_cpu/mips/dp/forwardaemux/hilo_temp2_i_83
    SLICE_X66Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.241 f  u_cpu/mips/dp/forwardaemux/hilo_temp2__1_i_131/O
                         net (fo=1, routed)           0.433    14.675    u_cpu/mips/dp/r4E/hilo_temp2__1_i_49
    SLICE_X64Y61         LUT5 (Prop_lut5_I1_O)        0.124    14.799 f  u_cpu/mips/dp/r4E/hilo_temp2__1_i_92/O
                         net (fo=1, routed)           0.784    15.582    u_cpu/mips/dp/hilosrc2/srca2E_1[12]
    SLICE_X64Y56         LUT5 (Prop_lut5_I2_O)        0.124    15.706 f  u_cpu/mips/dp/hilosrc2/hilo_temp2__1_i_49/O
                         net (fo=1, routed)           0.414    16.120    u_cpu/mips/dp/forwardcpaEmux/srca2E_3[12]
    SLICE_X63Y56         LUT5 (Prop_lut5_I1_O)        0.124    16.244 f  u_cpu/mips/dp/forwardcpaEmux/hilo_temp2__1_i_23/O
                         net (fo=18, routed)          0.640    16.884    u_cpu/mips/dp/r13M/srca2E[10]
    SLICE_X59Y56         LUT1 (Prop_lut1_I0_O)        0.124    17.008 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_50/O
                         net (fo=1, routed)           0.000    17.008    u_cpu/mips/dp/r13M/hilo_temp2__1_i_50_n_6
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.409 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.409    u_cpu/mips/dp/r13M/hilo_temp2__1_i_24_n_6
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.648 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_19/O[2]
                         net (fo=1, routed)           0.303    17.951    u_cpu/mips/dp/r13M/alu/mult_a0[15]
    SLICE_X60Y57         LUT4 (Prop_lut4_I3_O)        0.302    18.253 r  u_cpu/mips/dp/r13M/hilo_temp2__1_i_2/O
                         net (fo=2, routed)           0.751    19.004    u_cpu/mips/dp/alu/mult_a[14]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    23.040 r  u_cpu/mips/dp/alu/hilo_temp2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.042    u_cpu/mips/dp/alu/hilo_temp2__1_n_112
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.560 r  u_cpu/mips/dp/alu/hilo_temp2__2/P[0]
                         net (fo=2, routed)           0.760    25.320    u_cpu/mips/dp/alu/p_1_in__0[17]
    SLICE_X57Y54         LUT2 (Prop_lut2_I0_O)        0.124    25.444 r  u_cpu/mips/dp/alu/q[19]_i_6/O
                         net (fo=1, routed)           0.000    25.444    u_cpu/mips/dp/alu/q[19]_i_6_n_6
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.994 r  u_cpu/mips/dp/alu/q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.994    u_cpu/mips/dp/alu/q_reg[19]_i_3_n_6
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.108 r  u_cpu/mips/dp/alu/q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.108    u_cpu/mips/dp/alu/q_reg[23]_i_3_n_6
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.222 r  u_cpu/mips/dp/alu/q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.222    u_cpu/mips/dp/alu/q_reg[27]_i_3_n_6
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.556 f  u_cpu/mips/dp/alu/q_reg[31]_i_3/O[1]
                         net (fo=2, routed)           0.683    27.239    u_cpu/mips/dp/alu/data0[29]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.303    27.542 r  u_cpu/mips/dp/alu/q[32]_i_8/O
                         net (fo=1, routed)           0.000    27.542    u_cpu/mips/dp/alu/q[32]_i_8_n_6
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.055 r  u_cpu/mips/dp/alu/q_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.055    u_cpu/mips/dp/alu/q_reg[32]_i_4_n_6
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.172 r  u_cpu/mips/dp/alu/q_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.172    u_cpu/mips/dp/alu/q_reg[36]_i_3_n_6
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.289 r  u_cpu/mips/dp/alu/q_reg[40]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.289    u_cpu/mips/dp/alu/q_reg[40]_i_3_n_6
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.406 r  u_cpu/mips/dp/alu/q_reg[44]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.406    u_cpu/mips/dp/alu/q_reg[44]_i_3_n_6
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.721 r  u_cpu/mips/dp/alu/q_reg[48]_i_3/O[3]
                         net (fo=1, routed)           0.451    29.172    u_cpu/mips/dp/alu/hilo_temp0[48]
    SLICE_X55Y61         LUT6 (Prop_lut6_I4_O)        0.307    29.479 r  u_cpu/mips/dp/alu/q[48]_i_2/O
                         net (fo=1, routed)           0.452    29.930    u_cpu/mips/dp/r4M/mul_oE[47]
    SLICE_X53Y61         LUT4 (Prop_lut4_I1_O)        0.124    30.054 r  u_cpu/mips/dp/r4M/q[48]_i_1/O
                         net (fo=1, routed)           0.000    30.054    u_cpu/mips/dp/r4M/p_0_in[48]
    SLICE_X53Y61         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     30.000    30.000 f  
    E3                                                0.000    30.000 f  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    32.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    24.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.626    28.133    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    28.233 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    28.744    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.835 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.498    30.333    u_cpu/mips/dp/r4M/n_0_3810_BUFG
    SLICE_X53Y61         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[48]/C
                         clock pessimism             -0.188    30.145    
                         clock uncertainty           -0.087    30.058    
    SLICE_X53Y61         FDCE (Setup_fdce_C_D)        0.031    30.089    u_cpu/mips/dp/r4M/q_reg[48]
  -------------------------------------------------------------------
                         required time                         30.089    
                         arrival time                         -30.054    
  -------------------------------------------------------------------
                         slack                                  0.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_cpu/mips/dp/r6W/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/cp0/status_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.219%)  route 0.219ns (60.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns = ( 10.916 - 10.000 ) 
    Source Clock Delay      (SCD):    0.369ns = ( 10.369 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.622     9.529    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.574 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     9.787    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.813 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.556    10.369    u_cpu/mips/dp/r6W/n_0_3810_BUFG
    SLICE_X51Y68         FDCE                                         r  u_cpu/mips/dp/r6W/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.141    10.510 r  u_cpu/mips/dp/r6W/q_reg[6]/Q
                         net (fo=5, routed)           0.219    10.728    u_cpu/mips/dp/cp0/q[6]
    SLICE_X53Y68         FDRE                                         r  u_cpu/mips/dp/cp0/status_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.901     9.771    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.827 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    10.064    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.093 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.823    10.916    u_cpu/mips/dp/cp0/n_0_3810_BUFG
    SLICE_X53Y68         FDRE                                         r  u_cpu/mips/dp/cp0/status_o_reg[6]/C
                         clock pessimism             -0.285    10.631    
    SLICE_X53Y68         FDRE (Hold_fdre_C_D)         0.059    10.690    u_cpu/mips/dp/cp0/status_o_reg[6]
  -------------------------------------------------------------------
                         required time                        -10.690    
                         arrival time                          10.728    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_cpu/mips/dp/r4M/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r4W/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.297%)  route 0.207ns (49.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns = ( 10.925 - 10.000 ) 
    Source Clock Delay      (SCD):    0.376ns = ( 10.376 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.622     9.529    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.574 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     9.787    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.813 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.563    10.376    u_cpu/mips/dp/r4M/n_0_3810_BUFG
    SLICE_X50Y55         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDCE (Prop_fdce_C_Q)         0.164    10.540 r  u_cpu/mips/dp/r4M/q_reg[11]/Q
                         net (fo=2, routed)           0.207    10.746    u_cpu/mips/dp/r4W/Q[11]
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.045    10.791 r  u_cpu/mips/dp/r4W/q[11]_i_1/O
                         net (fo=1, routed)           0.000    10.791    u_cpu/mips/dp/r4W/p_0_in[11]
    SLICE_X53Y55         FDCE                                         r  u_cpu/mips/dp/r4W/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.901     9.771    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.827 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    10.064    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.093 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.832    10.925    u_cpu/mips/dp/r4W/n_0_3810_BUFG
    SLICE_X53Y55         FDCE                                         r  u_cpu/mips/dp/r4W/q_reg[11]/C
                         clock pessimism             -0.285    10.640    
    SLICE_X53Y55         FDCE (Hold_fdce_C_D)         0.107    10.747    u_cpu/mips/dp/r4W/q_reg[11]
  -------------------------------------------------------------------
                         required time                        -10.747    
                         arrival time                          10.791    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_cpu/mips/dp/r9E/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r2M/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.439ns  (logic 0.227ns (51.733%)  route 0.212ns (48.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns = ( 10.916 - 10.000 ) 
    Source Clock Delay      (SCD):    0.369ns = ( 10.369 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.622     9.529    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.574 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     9.787    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.813 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.556    10.369    u_cpu/mips/dp/r9E/n_0_3810_BUFG
    SLICE_X59Y69         FDCE                                         r  u_cpu/mips/dp/r9E/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDCE (Prop_fdce_C_Q)         0.128    10.497 r  u_cpu/mips/dp/r9E/q_reg[13]/Q
                         net (fo=1, routed)           0.212    10.709    u_cpu/mips/dp/r2M/q_reg[31]_1[13]
    SLICE_X50Y69         LUT6 (Prop_lut6_I4_O)        0.099    10.808 r  u_cpu/mips/dp/r2M/q[13]_i_1/O
                         net (fo=1, routed)           0.000    10.808    u_cpu/mips/dp/r2M/p_0_in[13]
    SLICE_X50Y69         FDCE                                         r  u_cpu/mips/dp/r2M/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.901     9.771    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.827 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    10.064    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.093 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.823    10.916    u_cpu/mips/dp/r2M/n_0_3810_BUFG
    SLICE_X50Y69         FDCE                                         r  u_cpu/mips/dp/r2M/q_reg[13]/C
                         clock pessimism             -0.285    10.631    
    SLICE_X50Y69         FDCE (Hold_fdce_C_D)         0.120    10.751    u_cpu/mips/dp/r2M/q_reg[13]
  -------------------------------------------------------------------
                         required time                        -10.751    
                         arrival time                          10.808    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_cpu/mips/dp/r10W/q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/cp0/badvaddr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.428ns  (logic 0.230ns (53.704%)  route 0.198ns (46.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns = ( 10.914 - 10.000 ) 
    Source Clock Delay      (SCD):    0.367ns = ( 10.367 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.622     9.529    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.574 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     9.787    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.813 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.554    10.367    u_cpu/mips/dp/r10W/n_0_3810_BUFG
    SLICE_X51Y79         FDCE                                         r  u_cpu/mips/dp/r10W/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.128    10.495 r  u_cpu/mips/dp/r10W/q_reg[27]/Q
                         net (fo=1, routed)           0.198    10.693    u_cpu/mips/dp/badadrW[27]
    SLICE_X52Y79         LUT3 (Prop_lut3_I1_O)        0.102    10.795 r  u_cpu/mips/dp/badvaddr[27]_i_1/O
                         net (fo=1, routed)           0.000    10.795    u_cpu/mips/dp/cp0/badvaddr_reg[31]_2[27]
    SLICE_X52Y79         FDRE                                         r  u_cpu/mips/dp/cp0/badvaddr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.901     9.771    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.827 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    10.064    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.093 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.821    10.914    u_cpu/mips/dp/cp0/n_0_3810_BUFG
    SLICE_X52Y79         FDRE                                         r  u_cpu/mips/dp/cp0/badvaddr_reg[27]/C
                         clock pessimism             -0.285    10.629    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.107    10.736    u_cpu/mips/dp/cp0/badvaddr_reg[27]
  -------------------------------------------------------------------
                         required time                        -10.736    
                         arrival time                          10.795    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_cpu/mips/dp/r4M/q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r4W/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.317%)  route 0.234ns (55.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns = ( 10.925 - 10.000 ) 
    Source Clock Delay      (SCD):    0.374ns = ( 10.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.622     9.529    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.574 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     9.787    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.813 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.561    10.374    u_cpu/mips/dp/r4M/n_0_3810_BUFG
    SLICE_X55Y57         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.141    10.515 r  u_cpu/mips/dp/r4M/q_reg[22]/Q
                         net (fo=2, routed)           0.234    10.749    u_cpu/mips/dp/r4W/Q[22]
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.045    10.794 r  u_cpu/mips/dp/r4W/q[22]_i_1/O
                         net (fo=1, routed)           0.000    10.794    u_cpu/mips/dp/r4W/p_0_in[22]
    SLICE_X51Y57         FDCE                                         r  u_cpu/mips/dp/r4W/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.901     9.771    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.827 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    10.064    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.093 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.832    10.925    u_cpu/mips/dp/r4W/n_0_3810_BUFG
    SLICE_X51Y57         FDCE                                         r  u_cpu/mips/dp/r4W/q_reg[22]/C
                         clock pessimism             -0.285    10.640    
    SLICE_X51Y57         FDCE (Hold_fdce_C_D)         0.091    10.731    u_cpu/mips/dp/r4W/q_reg[22]
  -------------------------------------------------------------------
                         required time                        -10.731    
                         arrival time                          10.794    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_cpu/mips/dp/d/result_o_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r4M/q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.650%)  route 0.221ns (51.350%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.378ns = ( 10.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.622     9.529    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.574 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     9.787    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.813 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.565    10.378    u_cpu/mips/dp/d/n_0_3810_BUFG
    SLICE_X42Y59         FDRE                                         r  u_cpu/mips/dp/d/result_o_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164    10.542 r  u_cpu/mips/dp/d/result_o_reg[38]/Q
                         net (fo=1, routed)           0.221    10.763    u_cpu/mips/dp/r4M/q_reg[63]_2[38]
    SLICE_X53Y59         LUT4 (Prop_lut4_I2_O)        0.045    10.808 r  u_cpu/mips/dp/r4M/q[38]_i_1/O
                         net (fo=1, routed)           0.000    10.808    u_cpu/mips/dp/r4M/p_0_in[38]
    SLICE_X53Y59         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.901     9.771    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.827 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    10.064    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.093 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.831    10.924    u_cpu/mips/dp/r4M/n_0_3810_BUFG
    SLICE_X53Y59         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[38]/C
                         clock pessimism             -0.285    10.639    
    SLICE_X53Y59         FDCE (Hold_fdce_C_D)         0.092    10.731    u_cpu/mips/dp/r4M/q_reg[38]
  -------------------------------------------------------------------
                         required time                        -10.731    
                         arrival time                          10.808    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_cpu/mips/dp/r9E/q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r2M/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.466ns  (logic 0.247ns (53.059%)  route 0.219ns (46.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns = ( 10.914 - 10.000 ) 
    Source Clock Delay      (SCD):    0.363ns = ( 10.363 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.622     9.529    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.574 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     9.787    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.813 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.550    10.363    u_cpu/mips/dp/r9E/n_0_3810_BUFG
    SLICE_X54Y73         FDCE                                         r  u_cpu/mips/dp/r9E/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDCE (Prop_fdce_C_Q)         0.148    10.511 r  u_cpu/mips/dp/r9E/q_reg[27]/Q
                         net (fo=1, routed)           0.219    10.729    u_cpu/mips/dp/r2M/q_reg[31]_1[27]
    SLICE_X50Y71         LUT6 (Prop_lut6_I4_O)        0.099    10.828 r  u_cpu/mips/dp/r2M/q[27]_i_1/O
                         net (fo=1, routed)           0.000    10.828    u_cpu/mips/dp/r2M/p_0_in[27]
    SLICE_X50Y71         FDCE                                         r  u_cpu/mips/dp/r2M/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.901     9.771    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.827 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    10.064    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.093 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.821    10.914    u_cpu/mips/dp/r2M/n_0_3810_BUFG
    SLICE_X50Y71         FDCE                                         r  u_cpu/mips/dp/r2M/q_reg[27]/C
                         clock pessimism             -0.285    10.629    
    SLICE_X50Y71         FDCE (Hold_fdce_C_D)         0.120    10.749    u_cpu/mips/dp/r2M/q_reg[27]
  -------------------------------------------------------------------
                         required time                        -10.749    
                         arrival time                          10.828    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_cpu/mips/dp/r10W/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/cp0/badvaddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.932%)  route 0.256ns (55.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 10.911 - 10.000 ) 
    Source Clock Delay      (SCD):    0.364ns = ( 10.364 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.622     9.529    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.574 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     9.787    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.813 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.551    10.364    u_cpu/mips/dp/r10W/n_0_3810_BUFG
    SLICE_X50Y73         FDCE                                         r  u_cpu/mips/dp/r10W/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.164    10.528 r  u_cpu/mips/dp/r10W/q_reg[12]/Q
                         net (fo=1, routed)           0.256    10.784    u_cpu/mips/dp/badadrW[12]
    SLICE_X56Y73         LUT3 (Prop_lut3_I1_O)        0.045    10.829 r  u_cpu/mips/dp/badvaddr[12]_i_1/O
                         net (fo=1, routed)           0.000    10.829    u_cpu/mips/dp/cp0/badvaddr_reg[31]_2[12]
    SLICE_X56Y73         FDRE                                         r  u_cpu/mips/dp/cp0/badvaddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.901     9.771    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.827 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    10.064    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.093 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.818    10.911    u_cpu/mips/dp/cp0/n_0_3810_BUFG
    SLICE_X56Y73         FDRE                                         r  u_cpu/mips/dp/cp0/badvaddr_reg[12]/C
                         clock pessimism             -0.285    10.626    
    SLICE_X56Y73         FDRE (Hold_fdre_C_D)         0.121    10.747    u_cpu/mips/dp/cp0/badvaddr_reg[12]
  -------------------------------------------------------------------
                         required time                        -10.747    
                         arrival time                          10.829    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_cpu/mips/dp/d/result_o_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r4M/q_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.659%)  route 0.250ns (57.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns = ( 10.923 - 10.000 ) 
    Source Clock Delay      (SCD):    0.376ns = ( 10.376 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.622     9.529    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.574 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     9.787    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.813 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.563    10.376    u_cpu/mips/dp/d/n_0_3810_BUFG
    SLICE_X43Y62         FDRE                                         r  u_cpu/mips/dp/d/result_o_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141    10.517 r  u_cpu/mips/dp/d/result_o_reg[46]/Q
                         net (fo=1, routed)           0.250    10.767    u_cpu/mips/dp/r4M/q_reg[63]_2[46]
    SLICE_X53Y61         LUT4 (Prop_lut4_I2_O)        0.045    10.812 r  u_cpu/mips/dp/r4M/q[46]_i_1/O
                         net (fo=1, routed)           0.000    10.812    u_cpu/mips/dp/r4M/p_0_in[46]
    SLICE_X53Y61         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.901     9.771    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.827 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    10.064    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.093 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.830    10.923    u_cpu/mips/dp/r4M/n_0_3810_BUFG
    SLICE_X53Y61         FDCE                                         r  u_cpu/mips/dp/r4M/q_reg[46]/C
                         clock pessimism             -0.285    10.638    
    SLICE_X53Y61         FDCE (Hold_fdce_C_D)         0.091    10.729    u_cpu/mips/dp/r4M/q_reg[46]
  -------------------------------------------------------------------
                         required time                        -10.729    
                         arrival time                          10.812    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 confreg/num_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/scan_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.251ns (54.198%)  route 0.212ns (45.802%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.563    -0.530    confreg/cpu_clk
    SLICE_X53Y51         FDRE                                         r  confreg/num_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  confreg/num_data_reg[10]/Q
                         net (fo=2, routed)           0.212    -0.177    confreg/num_data_reg[31]_0[10]
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.045    -0.132 r  confreg/scan_data[2]_i_3/O
                         net (fo=1, routed)           0.000    -0.132    confreg/scan_data[2]_i_3_n_6
    SLICE_X49Y51         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.067 r  confreg/scan_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    confreg/scan_data[2]
    SLICE_X49Y51         FDRE                                         r  confreg/scan_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.836    -0.294    confreg/cpu_clk
    SLICE_X49Y51         FDRE                                         r  confreg/scan_data_reg[2]/C
                         clock pessimism              0.032    -0.262    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.105    -0.157    confreg/scan_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y14    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y26    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y15    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y27    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y32    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y4     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y33    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y5     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y4     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y5     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y65    u_cpu/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y65    u_cpu/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y65    u_cpu/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y65    u_cpu/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y65    u_cpu/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y65    u_cpu/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y65    u_cpu/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y65    u_cpu/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y63    u_cpu/mips/dp/rf/rf_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y63    u_cpu/mips/dp/rf/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y58    u_cpu/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y58    u_cpu/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y58    u_cpu/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y58    u_cpu/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y58    u_cpu/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y58    u_cpu/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y58    u_cpu/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y58    u_cpu/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y58    u_cpu/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y58    u_cpu/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 2.063ns (49.732%)  route 2.085ns (50.268%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 8.024 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.186ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.812    -2.186    confreg/timer_clk
    SLICE_X34Y48         FDRE                                         r  confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.668 r  confreg/timer_reg[4]/Q
                         net (fo=2, routed)           2.085     0.416    confreg/timer_reg[4]
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.124     0.540 r  confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000     0.540    confreg/timer[4]_i_5_n_6
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.053 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.053    confreg/timer_reg[4]_i_1_n_6
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.170 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.171    confreg/timer_reg[8]_i_1_n_6
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.288 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.288    confreg/timer_reg[12]_i_1_n_6
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.405 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.405    confreg/timer_reg[16]_i_1_n_6
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.522 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    confreg/timer_reg[20]_i_1_n_6
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.639 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.639    confreg/timer_reg[24]_i_1_n_6
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.962 r  confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.962    confreg/timer_reg[28]_i_1_n_12
    SLICE_X34Y54         FDRE                                         r  confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.516     8.024    confreg/timer_clk
    SLICE_X34Y54         FDRE                                         r  confreg/timer_reg[29]/C
                         clock pessimism             -0.498     7.526    
                         clock uncertainty           -0.077     7.449    
    SLICE_X34Y54         FDRE (Setup_fdre_C_D)        0.109     7.558    confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 2.055ns (49.635%)  route 2.085ns (50.366%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 8.024 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.186ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.812    -2.186    confreg/timer_clk
    SLICE_X34Y48         FDRE                                         r  confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.668 r  confreg/timer_reg[4]/Q
                         net (fo=2, routed)           2.085     0.416    confreg/timer_reg[4]
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.124     0.540 r  confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000     0.540    confreg/timer[4]_i_5_n_6
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.053 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.053    confreg/timer_reg[4]_i_1_n_6
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.170 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.171    confreg/timer_reg[8]_i_1_n_6
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.288 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.288    confreg/timer_reg[12]_i_1_n_6
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.405 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.405    confreg/timer_reg[16]_i_1_n_6
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.522 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    confreg/timer_reg[20]_i_1_n_6
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.639 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.639    confreg/timer_reg[24]_i_1_n_6
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.954 r  confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.954    confreg/timer_reg[28]_i_1_n_10
    SLICE_X34Y54         FDRE                                         r  confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.516     8.024    confreg/timer_clk
    SLICE_X34Y54         FDRE                                         r  confreg/timer_reg[31]/C
                         clock pessimism             -0.498     7.526    
                         clock uncertainty           -0.077     7.449    
    SLICE_X34Y54         FDRE (Setup_fdre_C_D)        0.109     7.558    confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -1.954    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.979ns (48.693%)  route 2.085ns (51.307%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 8.024 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.186ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.812    -2.186    confreg/timer_clk
    SLICE_X34Y48         FDRE                                         r  confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.668 r  confreg/timer_reg[4]/Q
                         net (fo=2, routed)           2.085     0.416    confreg/timer_reg[4]
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.124     0.540 r  confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000     0.540    confreg/timer[4]_i_5_n_6
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.053 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.053    confreg/timer_reg[4]_i_1_n_6
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.170 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.171    confreg/timer_reg[8]_i_1_n_6
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.288 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.288    confreg/timer_reg[12]_i_1_n_6
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.405 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.405    confreg/timer_reg[16]_i_1_n_6
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.522 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    confreg/timer_reg[20]_i_1_n_6
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.639 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.639    confreg/timer_reg[24]_i_1_n_6
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.878 r  confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    confreg/timer_reg[28]_i_1_n_11
    SLICE_X34Y54         FDRE                                         r  confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.516     8.024    confreg/timer_clk
    SLICE_X34Y54         FDRE                                         r  confreg/timer_reg[30]/C
                         clock pessimism             -0.498     7.526    
                         clock uncertainty           -0.077     7.449    
    SLICE_X34Y54         FDRE (Setup_fdre_C_D)        0.109     7.558    confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -1.878    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.959ns (48.439%)  route 2.085ns (51.561%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 8.024 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.186ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.812    -2.186    confreg/timer_clk
    SLICE_X34Y48         FDRE                                         r  confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.668 r  confreg/timer_reg[4]/Q
                         net (fo=2, routed)           2.085     0.416    confreg/timer_reg[4]
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.124     0.540 r  confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000     0.540    confreg/timer[4]_i_5_n_6
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.053 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.053    confreg/timer_reg[4]_i_1_n_6
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.170 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.171    confreg/timer_reg[8]_i_1_n_6
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.288 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.288    confreg/timer_reg[12]_i_1_n_6
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.405 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.405    confreg/timer_reg[16]_i_1_n_6
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.522 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    confreg/timer_reg[20]_i_1_n_6
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.639 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.639    confreg/timer_reg[24]_i_1_n_6
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.858 r  confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.858    confreg/timer_reg[28]_i_1_n_13
    SLICE_X34Y54         FDRE                                         r  confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.516     8.024    confreg/timer_clk
    SLICE_X34Y54         FDRE                                         r  confreg/timer_reg[28]/C
                         clock pessimism             -0.498     7.526    
                         clock uncertainty           -0.077     7.449    
    SLICE_X34Y54         FDRE (Setup_fdre_C_D)        0.109     7.558    confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.946ns (48.273%)  route 2.085ns (51.727%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 8.024 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.186ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.812    -2.186    confreg/timer_clk
    SLICE_X34Y48         FDRE                                         r  confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.668 r  confreg/timer_reg[4]/Q
                         net (fo=2, routed)           2.085     0.416    confreg/timer_reg[4]
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.124     0.540 r  confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000     0.540    confreg/timer[4]_i_5_n_6
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.053 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.053    confreg/timer_reg[4]_i_1_n_6
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.170 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.171    confreg/timer_reg[8]_i_1_n_6
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.288 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.288    confreg/timer_reg[12]_i_1_n_6
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.405 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.405    confreg/timer_reg[16]_i_1_n_6
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.522 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    confreg/timer_reg[20]_i_1_n_6
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.845 r  confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.845    confreg/timer_reg[24]_i_1_n_12
    SLICE_X34Y53         FDRE                                         r  confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.516     8.024    confreg/timer_clk
    SLICE_X34Y53         FDRE                                         r  confreg/timer_reg[25]/C
                         clock pessimism             -0.498     7.526    
                         clock uncertainty           -0.077     7.449    
    SLICE_X34Y53         FDRE (Setup_fdre_C_D)        0.109     7.558    confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -1.845    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.938ns (48.170%)  route 2.085ns (51.830%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 8.024 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.186ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.812    -2.186    confreg/timer_clk
    SLICE_X34Y48         FDRE                                         r  confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.668 r  confreg/timer_reg[4]/Q
                         net (fo=2, routed)           2.085     0.416    confreg/timer_reg[4]
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.124     0.540 r  confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000     0.540    confreg/timer[4]_i_5_n_6
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.053 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.053    confreg/timer_reg[4]_i_1_n_6
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.170 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.171    confreg/timer_reg[8]_i_1_n_6
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.288 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.288    confreg/timer_reg[12]_i_1_n_6
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.405 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.405    confreg/timer_reg[16]_i_1_n_6
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.522 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    confreg/timer_reg[20]_i_1_n_6
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.837 r  confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    confreg/timer_reg[24]_i_1_n_10
    SLICE_X34Y53         FDRE                                         r  confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.516     8.024    confreg/timer_clk
    SLICE_X34Y53         FDRE                                         r  confreg/timer_reg[27]/C
                         clock pessimism             -0.498     7.526    
                         clock uncertainty           -0.077     7.449    
    SLICE_X34Y53         FDRE (Setup_fdre_C_D)        0.109     7.558    confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -1.837    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.862ns (47.172%)  route 2.085ns (52.828%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 8.024 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.186ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.812    -2.186    confreg/timer_clk
    SLICE_X34Y48         FDRE                                         r  confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.668 r  confreg/timer_reg[4]/Q
                         net (fo=2, routed)           2.085     0.416    confreg/timer_reg[4]
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.124     0.540 r  confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000     0.540    confreg/timer[4]_i_5_n_6
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.053 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.053    confreg/timer_reg[4]_i_1_n_6
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.170 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.171    confreg/timer_reg[8]_i_1_n_6
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.288 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.288    confreg/timer_reg[12]_i_1_n_6
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.405 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.405    confreg/timer_reg[16]_i_1_n_6
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.522 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    confreg/timer_reg[20]_i_1_n_6
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.761 r  confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.761    confreg/timer_reg[24]_i_1_n_11
    SLICE_X34Y53         FDRE                                         r  confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.516     8.024    confreg/timer_clk
    SLICE_X34Y53         FDRE                                         r  confreg/timer_reg[26]/C
                         clock pessimism             -0.498     7.526    
                         clock uncertainty           -0.077     7.449    
    SLICE_X34Y53         FDRE (Setup_fdre_C_D)        0.109     7.558    confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -1.761    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.842ns (46.903%)  route 2.085ns (53.097%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 8.024 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.186ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.812    -2.186    confreg/timer_clk
    SLICE_X34Y48         FDRE                                         r  confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.668 r  confreg/timer_reg[4]/Q
                         net (fo=2, routed)           2.085     0.416    confreg/timer_reg[4]
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.124     0.540 r  confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000     0.540    confreg/timer[4]_i_5_n_6
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.053 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.053    confreg/timer_reg[4]_i_1_n_6
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.170 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.171    confreg/timer_reg[8]_i_1_n_6
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.288 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.288    confreg/timer_reg[12]_i_1_n_6
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.405 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.405    confreg/timer_reg[16]_i_1_n_6
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.522 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    confreg/timer_reg[20]_i_1_n_6
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.741 r  confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.741    confreg/timer_reg[24]_i_1_n_13
    SLICE_X34Y53         FDRE                                         r  confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.516     8.024    confreg/timer_clk
    SLICE_X34Y53         FDRE                                         r  confreg/timer_reg[24]/C
                         clock pessimism             -0.498     7.526    
                         clock uncertainty           -0.077     7.449    
    SLICE_X34Y53         FDRE (Setup_fdre_C_D)        0.109     7.558    confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  5.816    

Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 1.829ns (46.727%)  route 2.085ns (53.273%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.186ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.812    -2.186    confreg/timer_clk
    SLICE_X34Y48         FDRE                                         r  confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.668 r  confreg/timer_reg[4]/Q
                         net (fo=2, routed)           2.085     0.416    confreg/timer_reg[4]
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.124     0.540 r  confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000     0.540    confreg/timer[4]_i_5_n_6
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.053 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.053    confreg/timer_reg[4]_i_1_n_6
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.170 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.171    confreg/timer_reg[8]_i_1_n_6
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.288 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.288    confreg/timer_reg[12]_i_1_n_6
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.405 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.405    confreg/timer_reg[16]_i_1_n_6
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.728 r  confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.728    confreg/timer_reg[20]_i_1_n_12
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[21]/C
                         clock pessimism             -0.498     7.527    
                         clock uncertainty           -0.077     7.450    
    SLICE_X34Y52         FDRE (Setup_fdre_C_D)        0.109     7.559    confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                  5.830    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.821ns (46.617%)  route 2.085ns (53.383%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.186ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.812    -2.186    confreg/timer_clk
    SLICE_X34Y48         FDRE                                         r  confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.668 r  confreg/timer_reg[4]/Q
                         net (fo=2, routed)           2.085     0.416    confreg/timer_reg[4]
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.124     0.540 r  confreg/timer[4]_i_5/O
                         net (fo=1, routed)           0.000     0.540    confreg/timer[4]_i_5_n_6
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.053 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.053    confreg/timer_reg[4]_i_1_n_6
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.170 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.171    confreg/timer_reg[8]_i_1_n_6
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.288 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.288    confreg/timer_reg[12]_i_1_n_6
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.405 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.405    confreg/timer_reg[16]_i_1_n_6
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.720 r  confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.720    confreg/timer_reg[20]_i_1_n_10
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[23]/C
                         clock pessimism             -0.498     7.527    
                         clock uncertainty           -0.077     7.450    
    SLICE_X34Y52         FDRE (Setup_fdre_C_D)        0.109     7.559    confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                          -1.720    
  -------------------------------------------------------------------
                         slack                                  5.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.636    -0.457    confreg/timer_clk
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  confreg/conf_wdata_r1_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.260    confreg/conf_wdata_r1[3]
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.910    -0.220    confreg/timer_clk
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r2_reg[3]/C
                         clock pessimism             -0.236    -0.457    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.078    -0.379    confreg/conf_wdata_r2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.636    -0.457    confreg/timer_clk
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  confreg/conf_wdata_r1_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.260    confreg/conf_wdata_r1[2]
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.910    -0.220    confreg/timer_clk
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r2_reg[2]/C
                         clock pessimism             -0.236    -0.457    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.076    -0.381    confreg/conf_wdata_r2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.636    -0.457    confreg/timer_clk
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  confreg/conf_wdata_r1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.260    confreg/conf_wdata_r1[0]
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.910    -0.220    confreg/timer_clk
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r2_reg[0]/C
                         clock pessimism             -0.236    -0.457    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.075    -0.382    confreg/conf_wdata_r2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.631    -0.462    confreg/timer_clk
    SLICE_X48Y49         FDRE                                         r  confreg/conf_wdata_r1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  confreg/conf_wdata_r1_reg[20]/Q
                         net (fo=1, routed)           0.059    -0.262    confreg/conf_wdata_r1[20]
    SLICE_X48Y49         FDRE                                         r  confreg/conf_wdata_r2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.906    -0.224    confreg/timer_clk
    SLICE_X48Y49         FDRE                                         r  confreg/conf_wdata_r2_reg[20]/C
                         clock pessimism             -0.237    -0.462    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.076    -0.386    confreg/conf_wdata_r2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.433%)  route 0.246ns (63.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.631    -0.462    confreg/timer_clk
    SLICE_X48Y47         FDRE                                         r  confreg/conf_wdata_r1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  confreg/conf_wdata_r1_reg[24]/Q
                         net (fo=1, routed)           0.246    -0.075    confreg/conf_wdata_r1[24]
    SLICE_X38Y51         FDRE                                         r  confreg/conf_wdata_r2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.839    -0.291    confreg/timer_clk
    SLICE_X38Y51         FDRE                                         r  confreg/conf_wdata_r2_reg[24]/C
                         clock pessimism              0.032    -0.259    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.059    -0.200    confreg/conf_wdata_r2_reg[24]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.636    -0.457    confreg/timer_clk
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  confreg/conf_wdata_r1_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.260    confreg/conf_wdata_r1[1]
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.910    -0.220    confreg/timer_clk
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r2_reg[1]/C
                         clock pessimism             -0.236    -0.457    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.071    -0.386    confreg/conf_wdata_r2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.275ns (54.172%)  route 0.233ns (45.828%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.631    -0.462    confreg/timer_clk
    SLICE_X46Y49         FDRE                                         r  confreg/conf_wdata_r2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.298 r  confreg/conf_wdata_r2_reg[13]/Q
                         net (fo=1, routed)           0.233    -0.065    confreg/data[13]
    SLICE_X34Y50         LUT4 (Prop_lut4_I0_O)        0.045    -0.020 r  confreg/timer[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.020    confreg/timer[12]_i_4_n_6
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.046 r  confreg/timer_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.046    confreg/timer_reg[12]_i_1_n_12
    SLICE_X34Y50         FDRE                                         r  confreg/timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.290    confreg/timer_clk
    SLICE_X34Y50         FDRE                                         r  confreg/timer_reg[13]/C
                         clock pessimism              0.032    -0.258    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.124    confreg/timer_reg[13]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.633    -0.460    confreg/timer_clk
    SLICE_X43Y48         FDRE                                         r  confreg/conf_wdata_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  confreg/conf_wdata_r1_reg[8]/Q
                         net (fo=1, routed)           0.110    -0.209    confreg/conf_wdata_r1[8]
    SLICE_X42Y48         FDRE                                         r  confreg/conf_wdata_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.908    -0.222    confreg/timer_clk
    SLICE_X42Y48         FDRE                                         r  confreg/conf_wdata_r2_reg[8]/C
                         clock pessimism             -0.224    -0.447    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.063    -0.384    confreg/conf_wdata_r2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.567    -0.526    confreg/timer_clk
    SLICE_X45Y51         FDRE                                         r  confreg/conf_wdata_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  confreg/conf_wdata_r1_reg[23]/Q
                         net (fo=1, routed)           0.110    -0.275    confreg/conf_wdata_r1[23]
    SLICE_X45Y51         FDRE                                         r  confreg/conf_wdata_r2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.837    -0.293    confreg/timer_clk
    SLICE_X45Y51         FDRE                                         r  confreg/conf_wdata_r2_reg[23]/C
                         clock pessimism             -0.233    -0.526    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.072    -0.454    confreg/conf_wdata_r2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.567    -0.526    confreg/timer_clk
    SLICE_X44Y50         FDRE                                         r  confreg/conf_wdata_r1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  confreg/conf_wdata_r1_reg[18]/Q
                         net (fo=1, routed)           0.114    -0.272    confreg/conf_wdata_r1[18]
    SLICE_X44Y50         FDRE                                         r  confreg/conf_wdata_r2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.837    -0.293    confreg/timer_clk
    SLICE_X44Y50         FDRE                                         r  confreg/conf_wdata_r2_reg[18]/C
                         clock pessimism             -0.233    -0.526    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.070    -0.456    confreg/conf_wdata_r2_reg[18]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y47    confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X48Y49    confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X49Y49    confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X47Y49    confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X47Y49    confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X47Y49    confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X47Y49    confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X47Y51    confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X47Y53    confreg/conf_wdata_r1_reg[28]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X47Y53    confreg/conf_wdata_r1_reg[29]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X47Y53    confreg/conf_wdata_r1_reg[30]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X47Y53    confreg/conf_wdata_r1_reg[31]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y53    confreg/conf_wdata_r2_reg[28]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y53    confreg/conf_wdata_r2_reg[29]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y53    confreg/conf_wdata_r2_reg[30]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y53    confreg/conf_wdata_r2_reg[31]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y46    confreg/write_timer_begin_r1_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y46    confreg/write_timer_begin_r2_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y47    confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y47    confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y49    confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y49    confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y49    confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y49    confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X47Y49    confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X47Y49    confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X47Y49    confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X47Y49    confreg/conf_wdata_r1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 confreg/timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.587ns  (logic 0.518ns (20.022%)  route 2.069ns (79.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 18.025 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 7.641 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606     4.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.639     7.641    confreg/timer_clk
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     8.159 r  confreg/timer_reg[22]/Q
                         net (fo=2, routed)           2.069    10.228    confreg/timer_reg[22]
    SLICE_X35Y52         FDRE                                         r  confreg/timer_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.517    18.025    confreg/cpu_clk
    SLICE_X35Y52         FDRE                                         r  confreg/timer_r1_reg[22]/C
                         clock pessimism             -0.591    17.435    
                         clock uncertainty           -0.207    17.227    
    SLICE_X35Y52         FDRE (Setup_fdre_C_D)       -0.095    17.132    confreg/timer_r1_reg[22]
  -------------------------------------------------------------------
                         required time                         17.132    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  6.904    

Slack (MET) :             6.945ns  (required time - arrival time)
  Source:                 confreg/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.576ns  (logic 0.518ns (20.112%)  route 2.058ns (79.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 18.191 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.186ns = ( 7.814 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606     4.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.812     7.814    confreg/timer_clk
    SLICE_X34Y49         FDRE                                         r  confreg/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     8.332 r  confreg/timer_reg[9]/Q
                         net (fo=2, routed)           2.058    10.390    confreg/timer_reg[9]
    SLICE_X35Y49         FDRE                                         r  confreg/timer_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.683    18.191    confreg/cpu_clk
    SLICE_X35Y49         FDRE                                         r  confreg/timer_r1_reg[9]/C
                         clock pessimism             -0.591    17.600    
                         clock uncertainty           -0.207    17.393    
    SLICE_X35Y49         FDRE (Setup_fdre_C_D)       -0.058    17.335    confreg/timer_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         17.335    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  6.945    

Slack (MET) :             7.031ns  (required time - arrival time)
  Source:                 confreg/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.654ns  (logic 0.518ns (19.514%)  route 2.136ns (80.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 18.191 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 7.641 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606     4.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.639     7.641    confreg/timer_clk
    SLICE_X34Y50         FDRE                                         r  confreg/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     8.159 r  confreg/timer_reg[12]/Q
                         net (fo=2, routed)           2.136    10.295    confreg/timer_reg[12]
    SLICE_X37Y47         FDRE                                         r  confreg/timer_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.683    18.191    confreg/cpu_clk
    SLICE_X37Y47         FDRE                                         r  confreg/timer_r1_reg[12]/C
                         clock pessimism             -0.591    17.600    
                         clock uncertainty           -0.207    17.393    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)       -0.067    17.326    confreg/timer_r1_reg[12]
  -------------------------------------------------------------------
                         required time                         17.326    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  7.031    

Slack (MET) :             7.077ns  (required time - arrival time)
  Source:                 confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.449ns  (logic 0.518ns (21.153%)  route 1.931ns (78.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 18.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 7.640 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606     4.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.638     7.640    confreg/timer_clk
    SLICE_X34Y54         FDRE                                         r  confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.518     8.158 r  confreg/timer_reg[31]/Q
                         net (fo=2, routed)           1.931    10.089    confreg/timer_reg[31]
    SLICE_X35Y54         FDRE                                         r  confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.516    18.024    confreg/cpu_clk
    SLICE_X35Y54         FDRE                                         r  confreg/timer_r1_reg[31]/C
                         clock pessimism             -0.591    17.434    
                         clock uncertainty           -0.207    17.226    
    SLICE_X35Y54         FDRE (Setup_fdre_C_D)       -0.061    17.165    confreg/timer_r1_reg[31]
  -------------------------------------------------------------------
                         required time                         17.165    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  7.077    

Slack (MET) :             7.132ns  (required time - arrival time)
  Source:                 confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.393ns  (logic 0.518ns (21.649%)  route 1.875ns (78.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 18.025 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 7.641 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606     4.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.639     7.641    confreg/timer_clk
    SLICE_X34Y51         FDRE                                         r  confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     8.159 r  confreg/timer_reg[19]/Q
                         net (fo=2, routed)           1.875    10.034    confreg/timer_reg[19]
    SLICE_X35Y51         FDRE                                         r  confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.517    18.025    confreg/cpu_clk
    SLICE_X35Y51         FDRE                                         r  confreg/timer_r1_reg[19]/C
                         clock pessimism             -0.591    17.435    
                         clock uncertainty           -0.207    17.227    
    SLICE_X35Y51         FDRE (Setup_fdre_C_D)       -0.062    17.165    confreg/timer_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         17.165    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  7.132    

Slack (MET) :             7.140ns  (required time - arrival time)
  Source:                 confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.354ns  (logic 0.518ns (22.008%)  route 1.836ns (77.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 18.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 7.640 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606     4.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.638     7.640    confreg/timer_clk
    SLICE_X34Y54         FDRE                                         r  confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.518     8.158 r  confreg/timer_reg[30]/Q
                         net (fo=2, routed)           1.836     9.994    confreg/timer_reg[30]
    SLICE_X35Y54         FDRE                                         r  confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.516    18.024    confreg/cpu_clk
    SLICE_X35Y54         FDRE                                         r  confreg/timer_r1_reg[30]/C
                         clock pessimism             -0.591    17.434    
                         clock uncertainty           -0.207    17.226    
    SLICE_X35Y54         FDRE (Setup_fdre_C_D)       -0.093    17.133    confreg/timer_r1_reg[30]
  -------------------------------------------------------------------
                         required time                         17.133    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                  7.140    

Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.354ns  (logic 0.518ns (22.009%)  route 1.836ns (77.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 18.191 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.186ns = ( 7.814 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606     4.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.812     7.814    confreg/timer_clk
    SLICE_X34Y48         FDRE                                         r  confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     8.332 r  confreg/timer_reg[4]/Q
                         net (fo=2, routed)           1.836    10.167    confreg/timer_reg[4]
    SLICE_X35Y49         FDRE                                         r  confreg/timer_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.683    18.191    confreg/cpu_clk
    SLICE_X35Y49         FDRE                                         r  confreg/timer_r1_reg[4]/C
                         clock pessimism             -0.591    17.600    
                         clock uncertainty           -0.207    17.393    
    SLICE_X35Y49         FDRE (Setup_fdre_C_D)       -0.067    17.326    confreg/timer_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         17.326    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.160ns  (required time - arrival time)
  Source:                 confreg/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.358ns  (logic 0.518ns (21.965%)  route 1.840ns (78.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 18.191 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.186ns = ( 7.814 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606     4.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.812     7.814    confreg/timer_clk
    SLICE_X34Y47         FDRE                                         r  confreg/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     8.332 r  confreg/timer_reg[1]/Q
                         net (fo=2, routed)           1.840    10.172    confreg/timer_reg[1]
    SLICE_X36Y47         FDRE                                         r  confreg/timer_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.683    18.191    confreg/cpu_clk
    SLICE_X36Y47         FDRE                                         r  confreg/timer_r1_reg[1]/C
                         clock pessimism             -0.591    17.600    
                         clock uncertainty           -0.207    17.393    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)       -0.061    17.332    confreg/timer_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         17.332    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  7.160    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.350ns  (logic 0.518ns (22.039%)  route 1.832ns (77.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 18.021 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 7.640 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606     4.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.638     7.640    confreg/timer_clk
    SLICE_X34Y53         FDRE                                         r  confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518     8.158 r  confreg/timer_reg[25]/Q
                         net (fo=2, routed)           1.832     9.990    confreg/timer_reg[25]
    SLICE_X44Y51         FDRE                                         r  confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.513    18.021    confreg/cpu_clk
    SLICE_X44Y51         FDRE                                         r  confreg/timer_r1_reg[25]/C
                         clock pessimism             -0.591    17.431    
                         clock uncertainty           -0.207    17.223    
    SLICE_X44Y51         FDRE (Setup_fdre_C_D)       -0.067    17.156    confreg/timer_r1_reg[25]
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.167ns  (required time - arrival time)
  Source:                 confreg/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.331ns  (logic 0.518ns (22.221%)  route 1.813ns (77.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 18.191 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.186ns = ( 7.814 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606     4.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.812     7.814    confreg/timer_clk
    SLICE_X34Y48         FDRE                                         r  confreg/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     8.332 r  confreg/timer_reg[6]/Q
                         net (fo=2, routed)           1.813    10.145    confreg/timer_reg[6]
    SLICE_X35Y49         FDRE                                         r  confreg/timer_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.683    18.191    confreg/cpu_clk
    SLICE_X35Y49         FDRE                                         r  confreg/timer_r1_reg[6]/C
                         clock pessimism             -0.591    17.600    
                         clock uncertainty           -0.207    17.393    
    SLICE_X35Y49         FDRE (Setup_fdre_C_D)       -0.081    17.312    confreg/timer_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         17.312    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  7.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.164ns (21.983%)  route 0.582ns (78.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.568    -0.525    confreg/timer_clk
    SLICE_X34Y54         FDRE                                         r  confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.582     0.221    confreg/timer_reg[29]
    SLICE_X35Y54         FDRE                                         r  confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.839    -0.291    confreg/cpu_clk
    SLICE_X35Y54         FDRE                                         r  confreg/timer_r1_reg[29]/C
                         clock pessimism              0.086    -0.205    
                         clock uncertainty            0.207     0.002    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.046     0.048    confreg/timer_r1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 confreg/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.164ns (21.370%)  route 0.603ns (78.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569    -0.524    confreg/timer_clk
    SLICE_X34Y50         FDRE                                         r  confreg/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  confreg/timer_reg[15]/Q
                         net (fo=2, routed)           0.603     0.243    confreg/timer_reg[15]
    SLICE_X37Y50         FDRE                                         r  confreg/timer_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.840    -0.290    confreg/cpu_clk
    SLICE_X37Y50         FDRE                                         r  confreg/timer_r1_reg[15]/C
                         clock pessimism              0.086    -0.204    
                         clock uncertainty            0.207     0.003    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.066     0.069    confreg/timer_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 confreg/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.164ns (21.212%)  route 0.609ns (78.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569    -0.524    confreg/timer_clk
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  confreg/timer_reg[23]/Q
                         net (fo=2, routed)           0.609     0.249    confreg/timer_reg[23]
    SLICE_X39Y51         FDRE                                         r  confreg/timer_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.839    -0.291    confreg/cpu_clk
    SLICE_X39Y51         FDRE                                         r  confreg/timer_r1_reg[23]/C
                         clock pessimism              0.086    -0.205    
                         clock uncertainty            0.207     0.002    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.066     0.068    confreg/timer_r1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.164ns (21.692%)  route 0.592ns (78.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569    -0.524    confreg/timer_clk
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  confreg/timer_reg[21]/Q
                         net (fo=2, routed)           0.592     0.232    confreg/timer_reg[21]
    SLICE_X36Y52         FDRE                                         r  confreg/timer_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.840    -0.290    confreg/cpu_clk
    SLICE_X36Y52         FDRE                                         r  confreg/timer_r1_reg[21]/C
                         clock pessimism              0.086    -0.204    
                         clock uncertainty            0.207     0.003    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.047     0.050    confreg/timer_r1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.164ns (20.882%)  route 0.621ns (79.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.629    -0.464    confreg/timer_clk
    SLICE_X50Y46         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.300 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          0.621     0.322    confreg/write_timer_begin_r2
    SLICE_X53Y42         FDRE                                         r  confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.901    -0.229    confreg/cpu_clk
    SLICE_X53Y42         FDRE                                         r  confreg/write_timer_end_r1_reg/C
                         clock pessimism              0.086    -0.143    
                         clock uncertainty            0.207     0.064    
    SLICE_X53Y42         FDRE (Hold_fdre_C_D)         0.070     0.134    confreg/write_timer_end_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.164ns (22.808%)  route 0.555ns (77.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.636    -0.457    confreg/timer_clk
    SLICE_X34Y47         FDRE                                         r  confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.293 r  confreg/timer_reg[2]/Q
                         net (fo=2, routed)           0.555     0.262    confreg/timer_reg[2]
    SLICE_X37Y50         FDRE                                         r  confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.840    -0.290    confreg/cpu_clk
    SLICE_X37Y50         FDRE                                         r  confreg/timer_r1_reg[2]/C
                         clock pessimism              0.086    -0.204    
                         clock uncertainty            0.207     0.003    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.070     0.073    confreg/timer_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.164ns (20.616%)  route 0.631ns (79.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569    -0.524    confreg/timer_clk
    SLICE_X34Y51         FDRE                                         r  confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  confreg/timer_reg[18]/Q
                         net (fo=2, routed)           0.631     0.271    confreg/timer_reg[18]
    SLICE_X35Y51         FDRE                                         r  confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.840    -0.290    confreg/cpu_clk
    SLICE_X35Y51         FDRE                                         r  confreg/timer_r1_reg[18]/C
                         clock pessimism              0.086    -0.204    
                         clock uncertainty            0.207     0.003    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.075     0.078    confreg/timer_r1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 confreg/timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.164ns (19.538%)  route 0.675ns (80.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569    -0.524    confreg/timer_clk
    SLICE_X34Y51         FDRE                                         r  confreg/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  confreg/timer_reg[16]/Q
                         net (fo=2, routed)           0.675     0.315    confreg/timer_reg[16]
    SLICE_X36Y47         FDRE                                         r  confreg/timer_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.910    -0.220    confreg/cpu_clk
    SLICE_X36Y47         FDRE                                         r  confreg/timer_r1_reg[16]/C
                         clock pessimism              0.086    -0.134    
                         clock uncertainty            0.207     0.073    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.047     0.120    confreg/timer_r1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.164ns (20.560%)  route 0.634ns (79.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.636    -0.457    confreg/timer_clk
    SLICE_X34Y49         FDRE                                         r  confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.293 r  confreg/timer_reg[10]/Q
                         net (fo=2, routed)           0.634     0.341    confreg/timer_reg[10]
    SLICE_X37Y45         FDRE                                         r  confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.909    -0.221    confreg/cpu_clk
    SLICE_X37Y45         FDRE                                         r  confreg/timer_r1_reg[10]/C
                         clock pessimism              0.086    -0.135    
                         clock uncertainty            0.207     0.072    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.070     0.142    confreg/timer_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.164ns (21.161%)  route 0.611ns (78.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.568    -0.525    confreg/timer_clk
    SLICE_X34Y54         FDRE                                         r  confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  confreg/timer_reg[28]/Q
                         net (fo=2, routed)           0.611     0.250    confreg/timer_reg[28]
    SLICE_X35Y52         FDRE                                         r  confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.840    -0.290    confreg/cpu_clk
    SLICE_X35Y52         FDRE                                         r  confreg/timer_r1_reg[28]/C
                         clock pessimism              0.086    -0.204    
                         clock uncertainty            0.207     0.003    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)         0.047     0.050    confreg/timer_r1_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 0.580ns (7.688%)  route 6.964ns (92.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.631    -2.367    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456    -1.911 f  cpu_resetn_reg/Q
                         net (fo=26, routed)          2.436     0.524    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.124     0.648 r  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        4.528     5.177    confreg/count_reg[0]_0
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[20]/C
                         clock pessimism             -0.591     7.435    
                         clock uncertainty           -0.207     7.227    
    SLICE_X34Y52         FDRE (Setup_fdre_C_R)       -0.524     6.703    confreg/timer_reg[20]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 0.580ns (7.688%)  route 6.964ns (92.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.631    -2.367    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456    -1.911 f  cpu_resetn_reg/Q
                         net (fo=26, routed)          2.436     0.524    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.124     0.648 r  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        4.528     5.177    confreg/count_reg[0]_0
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[21]/C
                         clock pessimism             -0.591     7.435    
                         clock uncertainty           -0.207     7.227    
    SLICE_X34Y52         FDRE (Setup_fdre_C_R)       -0.524     6.703    confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 0.580ns (7.688%)  route 6.964ns (92.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.631    -2.367    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456    -1.911 f  cpu_resetn_reg/Q
                         net (fo=26, routed)          2.436     0.524    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.124     0.648 r  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        4.528     5.177    confreg/count_reg[0]_0
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[22]/C
                         clock pessimism             -0.591     7.435    
                         clock uncertainty           -0.207     7.227    
    SLICE_X34Y52         FDRE (Setup_fdre_C_R)       -0.524     6.703    confreg/timer_reg[22]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 0.580ns (7.688%)  route 6.964ns (92.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.631    -2.367    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456    -1.911 f  cpu_resetn_reg/Q
                         net (fo=26, routed)          2.436     0.524    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.124     0.648 r  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        4.528     5.177    confreg/count_reg[0]_0
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X34Y52         FDRE                                         r  confreg/timer_reg[23]/C
                         clock pessimism             -0.591     7.435    
                         clock uncertainty           -0.207     7.227    
    SLICE_X34Y52         FDRE (Setup_fdre_C_R)       -0.524     6.703    confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 0.580ns (7.534%)  route 7.118ns (92.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 8.191 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.631    -2.367    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456    -1.911 f  cpu_resetn_reg/Q
                         net (fo=26, routed)          2.436     0.524    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.124     0.648 r  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        4.683     5.331    confreg/count_reg[0]_0
    SLICE_X34Y47         FDRE                                         r  confreg/timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.683     8.191    confreg/timer_clk
    SLICE_X34Y47         FDRE                                         r  confreg/timer_reg[0]/C
                         clock pessimism             -0.591     7.600    
                         clock uncertainty           -0.207     7.393    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524     6.869    confreg/timer_reg[0]
  -------------------------------------------------------------------
                         required time                          6.869    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 0.580ns (7.534%)  route 7.118ns (92.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 8.191 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.631    -2.367    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456    -1.911 f  cpu_resetn_reg/Q
                         net (fo=26, routed)          2.436     0.524    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.124     0.648 r  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        4.683     5.331    confreg/count_reg[0]_0
    SLICE_X34Y47         FDRE                                         r  confreg/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.683     8.191    confreg/timer_clk
    SLICE_X34Y47         FDRE                                         r  confreg/timer_reg[1]/C
                         clock pessimism             -0.591     7.600    
                         clock uncertainty           -0.207     7.393    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524     6.869    confreg/timer_reg[1]
  -------------------------------------------------------------------
                         required time                          6.869    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 0.580ns (7.534%)  route 7.118ns (92.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 8.191 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.631    -2.367    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456    -1.911 f  cpu_resetn_reg/Q
                         net (fo=26, routed)          2.436     0.524    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.124     0.648 r  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        4.683     5.331    confreg/count_reg[0]_0
    SLICE_X34Y47         FDRE                                         r  confreg/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.683     8.191    confreg/timer_clk
    SLICE_X34Y47         FDRE                                         r  confreg/timer_reg[2]/C
                         clock pessimism             -0.591     7.600    
                         clock uncertainty           -0.207     7.393    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524     6.869    confreg/timer_reg[2]
  -------------------------------------------------------------------
                         required time                          6.869    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 0.580ns (7.534%)  route 7.118ns (92.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 8.191 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.631    -2.367    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456    -1.911 f  cpu_resetn_reg/Q
                         net (fo=26, routed)          2.436     0.524    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.124     0.648 r  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        4.683     5.331    confreg/count_reg[0]_0
    SLICE_X34Y47         FDRE                                         r  confreg/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.683     8.191    confreg/timer_clk
    SLICE_X34Y47         FDRE                                         r  confreg/timer_reg[3]/C
                         clock pessimism             -0.591     7.600    
                         clock uncertainty           -0.207     7.393    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524     6.869    confreg/timer_reg[3]
  -------------------------------------------------------------------
                         required time                          6.869    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.445ns  (logic 0.580ns (7.791%)  route 6.865ns (92.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.631    -2.367    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456    -1.911 f  cpu_resetn_reg/Q
                         net (fo=26, routed)          2.436     0.524    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.124     0.648 r  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        4.429     5.078    confreg/count_reg[0]_0
    SLICE_X34Y50         FDRE                                         r  confreg/timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X34Y50         FDRE                                         r  confreg/timer_reg[12]/C
                         clock pessimism             -0.591     7.435    
                         clock uncertainty           -0.207     7.227    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524     6.703    confreg/timer_reg[12]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -5.078    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.445ns  (logic 0.580ns (7.791%)  route 6.865ns (92.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.631    -2.367    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456    -1.911 f  cpu_resetn_reg/Q
                         net (fo=26, routed)          2.436     0.524    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.124     0.648 r  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        4.429     5.078    confreg/count_reg[0]_0
    SLICE_X34Y50         FDRE                                         r  confreg/timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X34Y50         FDRE                                         r  confreg/timer_reg[13]/C
                         clock pessimism             -0.591     7.435    
                         clock uncertainty           -0.207     7.227    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524     6.703    confreg/timer_reg[13]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -5.078    
  -------------------------------------------------------------------
                         slack                                  1.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.148ns (21.586%)  route 0.538ns (78.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.630    -0.463    confreg/cpu_clk
    SLICE_X56Y49         FDRE                                         r  confreg/conf_wdata_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.148    -0.315 r  confreg/conf_wdata_r_reg[3]/Q
                         net (fo=1, routed)           0.538     0.223    confreg/conf_wdata_r_reg_n_6_[3]
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.910    -0.220    confreg/timer_clk
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r1_reg[3]/C
                         clock pessimism              0.086    -0.134    
                         clock uncertainty            0.207     0.073    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.007     0.066    confreg/conf_wdata_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.148ns (21.466%)  route 0.541ns (78.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.630    -0.463    confreg/cpu_clk
    SLICE_X56Y48         FDRE                                         r  confreg/conf_wdata_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.148    -0.315 r  confreg/conf_wdata_r_reg[0]/Q
                         net (fo=1, routed)           0.541     0.227    confreg/conf_wdata_r_reg_n_6_[0]
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.910    -0.220    confreg/timer_clk
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r1_reg[0]/C
                         clock pessimism              0.086    -0.134    
                         clock uncertainty            0.207     0.073    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.007     0.066    confreg/conf_wdata_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.148ns (20.804%)  route 0.563ns (79.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.629    -0.464    confreg/cpu_clk
    SLICE_X56Y46         FDRE                                         r  confreg/conf_wdata_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.316 r  confreg/conf_wdata_r_reg[9]/Q
                         net (fo=1, routed)           0.563     0.248    confreg/conf_wdata_r_reg_n_6_[9]
    SLICE_X43Y48         FDRE                                         r  confreg/conf_wdata_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.908    -0.222    confreg/timer_clk
    SLICE_X43Y48         FDRE                                         r  confreg/conf_wdata_r1_reg[9]/C
                         clock pessimism              0.086    -0.136    
                         clock uncertainty            0.207     0.071    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.013     0.084    confreg/conf_wdata_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.673%)  route 0.593ns (78.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.629    -0.464    confreg/cpu_clk
    SLICE_X56Y45         FDRE                                         r  confreg/conf_wdata_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.300 r  confreg/conf_wdata_r_reg[1]/Q
                         net (fo=1, routed)           0.593     0.293    confreg/conf_wdata_r_reg_n_6_[1]
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.910    -0.220    confreg/timer_clk
    SLICE_X35Y47         FDRE                                         r  confreg/conf_wdata_r1_reg[1]/C
                         clock pessimism              0.086    -0.134    
                         clock uncertainty            0.207     0.073    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.047     0.120    confreg/conf_wdata_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.128ns (17.427%)  route 0.607ns (82.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.629    -0.464    confreg/cpu_clk
    SLICE_X52Y49         FDRE                                         r  confreg/conf_wdata_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.336 r  confreg/conf_wdata_r_reg[4]/Q
                         net (fo=1, routed)           0.607     0.271    confreg/conf_wdata_r_reg_n_6_[4]
    SLICE_X48Y48         FDRE                                         r  confreg/conf_wdata_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.906    -0.224    confreg/timer_clk
    SLICE_X48Y48         FDRE                                         r  confreg/conf_wdata_r1_reg[4]/C
                         clock pessimism              0.086    -0.138    
                         clock uncertainty            0.207     0.069    
    SLICE_X48Y48         FDRE (Hold_fdre_C_D)         0.017     0.086    confreg/conf_wdata_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.148ns (22.270%)  route 0.517ns (77.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.629    -0.464    confreg/cpu_clk
    SLICE_X56Y46         FDRE                                         r  confreg/conf_wdata_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.316 r  confreg/conf_wdata_r_reg[27]/Q
                         net (fo=1, routed)           0.517     0.201    confreg/conf_wdata_r_reg_n_6_[27]
    SLICE_X48Y50         FDRE                                         r  confreg/conf_wdata_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.836    -0.294    confreg/timer_clk
    SLICE_X48Y50         FDRE                                         r  confreg/conf_wdata_r1_reg[27]/C
                         clock pessimism              0.086    -0.208    
                         clock uncertainty            0.207    -0.001    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.016     0.015    confreg/conf_wdata_r1_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.164ns (23.034%)  route 0.548ns (76.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.629    -0.464    confreg/cpu_clk
    SLICE_X56Y45         FDRE                                         r  confreg/conf_wdata_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.300 r  confreg/conf_wdata_r_reg[22]/Q
                         net (fo=1, routed)           0.548     0.248    confreg/conf_wdata_r_reg_n_6_[22]
    SLICE_X46Y51         FDRE                                         r  confreg/conf_wdata_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.836    -0.294    confreg/timer_clk
    SLICE_X46Y51         FDRE                                         r  confreg/conf_wdata_r1_reg[22]/C
                         clock pessimism              0.086    -0.208    
                         clock uncertainty            0.207    -0.001    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.059     0.058    confreg/conf_wdata_r1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.456%)  route 0.584ns (80.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.629    -0.464    confreg/cpu_clk
    SLICE_X52Y47         FDRE                                         r  confreg/conf_wdata_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  confreg/conf_wdata_r_reg[31]/Q
                         net (fo=1, routed)           0.584     0.261    confreg/conf_wdata_r_reg_n_6_[31]
    SLICE_X47Y53         FDRE                                         r  confreg/conf_wdata_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.835    -0.295    confreg/timer_clk
    SLICE_X47Y53         FDRE                                         r  confreg/conf_wdata_r1_reg[31]/C
                         clock pessimism              0.086    -0.209    
                         clock uncertainty            0.207    -0.002    
    SLICE_X47Y53         FDRE (Hold_fdre_C_D)         0.072     0.070    confreg/conf_wdata_r1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.164ns (20.086%)  route 0.653ns (79.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.630    -0.463    confreg/cpu_clk
    SLICE_X56Y48         FDRE                                         r  confreg/conf_wdata_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.299 r  confreg/conf_wdata_r_reg[12]/Q
                         net (fo=1, routed)           0.653     0.354    confreg/conf_wdata_r_reg_n_6_[12]
    SLICE_X47Y49         FDRE                                         r  confreg/conf_wdata_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.906    -0.224    confreg/timer_clk
    SLICE_X47Y49         FDRE                                         r  confreg/conf_wdata_r1_reg[12]/C
                         clock pessimism              0.086    -0.138    
                         clock uncertainty            0.207     0.069    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.070     0.139    confreg/conf_wdata_r1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.148ns (18.974%)  route 0.632ns (81.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.630    -0.463    confreg/cpu_clk
    SLICE_X56Y48         FDRE                                         r  confreg/conf_wdata_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.148    -0.315 r  confreg/conf_wdata_r_reg[15]/Q
                         net (fo=1, routed)           0.632     0.317    confreg/conf_wdata_r_reg_n_6_[15]
    SLICE_X47Y49         FDRE                                         r  confreg/conf_wdata_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.906    -0.224    confreg/timer_clk
    SLICE_X47Y49         FDRE                                         r  confreg/conf_wdata_r1_reg[15]/C
                         clock pessimism              0.086    -0.138    
                         clock uncertainty            0.207     0.069    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.018     0.087    confreg/conf_wdata_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.956ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r8E/q_reg[24]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.580ns (7.129%)  route 7.556ns (92.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.346ns = ( 10.346 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.631    -2.367    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456    -1.911 r  cpu_resetn_reg/Q
                         net (fo=26, routed)          2.436     0.524    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.124     0.648 f  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        5.121     5.769    u_cpu/mips/dp/r8E/q_reg[63]_0
    SLICE_X45Y57         FDCE                                         f  u_cpu/mips/dp/r8E/q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.626     8.133    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.233 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.744    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.835 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.511    10.346    u_cpu/mips/dp/r8E/n_0_3810_BUFG
    SLICE_X45Y57         FDCE                                         r  u_cpu/mips/dp/r8E/q_reg[24]/C
                         clock pessimism             -0.506     9.840    
                         clock uncertainty           -0.087     9.753    
    SLICE_X45Y57         FDCE (Recov_fdce_C_CLR)     -0.405     9.348    u_cpu/mips/dp/r8E/q_reg[24]
  -------------------------------------------------------------------
                         required time                          9.348    
                         arrival time                          -5.769    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r8E/q_reg[25]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.580ns (7.129%)  route 7.556ns (92.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.346ns = ( 10.346 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.631    -2.367    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456    -1.911 r  cpu_resetn_reg/Q
                         net (fo=26, routed)          2.436     0.524    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.124     0.648 f  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        5.121     5.769    u_cpu/mips/dp/r8E/q_reg[63]_0
    SLICE_X45Y57         FDCE                                         f  u_cpu/mips/dp/r8E/q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.626     8.133    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.233 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.744    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.835 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.511    10.346    u_cpu/mips/dp/r8E/n_0_3810_BUFG
    SLICE_X45Y57         FDCE                                         r  u_cpu/mips/dp/r8E/q_reg[25]/C
                         clock pessimism             -0.506     9.840    
                         clock uncertainty           -0.087     9.753    
    SLICE_X45Y57         FDCE (Recov_fdce_C_CLR)     -0.405     9.348    u_cpu/mips/dp/r8E/q_reg[25]
  -------------------------------------------------------------------
                         required time                          9.348    
                         arrival time                          -5.769    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r4W/q_reg[56]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.580ns (7.215%)  route 7.459ns (92.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.344ns = ( 10.344 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.631    -2.367    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456    -1.911 r  cpu_resetn_reg/Q
                         net (fo=26, routed)          2.436     0.524    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.124     0.648 f  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        5.024     5.672    u_cpu/mips/dp/r4W/q_reg[63]_0
    SLICE_X44Y61         FDCE                                         f  u_cpu/mips/dp/r4W/q_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.626     8.133    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.233 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.744    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.835 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.509    10.344    u_cpu/mips/dp/r4W/n_0_3810_BUFG
    SLICE_X44Y61         FDCE                                         r  u_cpu/mips/dp/r4W/q_reg[56]/C
                         clock pessimism             -0.506     9.838    
                         clock uncertainty           -0.087     9.751    
    SLICE_X44Y61         FDCE (Recov_fdce_C_CLR)     -0.405     9.346    u_cpu/mips/dp/r4W/q_reg[56]
  -------------------------------------------------------------------
                         required time                          9.346    
                         arrival time                          -5.672    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r4W/q_reg[57]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.580ns (7.215%)  route 7.459ns (92.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.344ns = ( 10.344 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.631    -2.367    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456    -1.911 r  cpu_resetn_reg/Q
                         net (fo=26, routed)          2.436     0.524    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.124     0.648 f  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        5.024     5.672    u_cpu/mips/dp/r4W/q_reg[63]_0
    SLICE_X44Y61         FDCE                                         f  u_cpu/mips/dp/r4W/q_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.626     8.133    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.233 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.744    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.835 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.509    10.344    u_cpu/mips/dp/r4W/n_0_3810_BUFG
    SLICE_X44Y61         FDCE                                         r  u_cpu/mips/dp/r4W/q_reg[57]/C
                         clock pessimism             -0.506     9.838    
                         clock uncertainty           -0.087     9.751    
    SLICE_X44Y61         FDCE (Recov_fdce_C_CLR)     -0.405     9.346    u_cpu/mips/dp/r4W/q_reg[57]
  -------------------------------------------------------------------
                         required time                          9.346    
                         arrival time                          -5.672    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             4.026ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/c/regE/q_reg[11]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 0.580ns (7.549%)  route 7.103ns (92.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.341ns = ( 10.341 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.631    -2.367    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456    -1.911 r  cpu_resetn_reg/Q
                         net (fo=26, routed)          2.436     0.524    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.124     0.648 f  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        4.668     5.316    u_cpu/mips/c/regE/q_reg[24]_0
    SLICE_X61Y54         FDCE                                         f  u_cpu/mips/c/regE/q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.626     8.133    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.233 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.744    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.835 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.506    10.341    u_cpu/mips/c/regE/n_0_3810_BUFG
    SLICE_X61Y54         FDCE                                         r  u_cpu/mips/c/regE/q_reg[11]/C
                         clock pessimism             -0.506     9.835    
                         clock uncertainty           -0.087     9.748    
    SLICE_X61Y54         FDCE (Recov_fdce_C_CLR)     -0.405     9.343    u_cpu/mips/c/regE/q_reg[11]
  -------------------------------------------------------------------
                         required time                          9.343    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                  4.026    

Slack (MET) :             4.026ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/c/regE/q_reg[24]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 0.580ns (7.549%)  route 7.103ns (92.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.341ns = ( 10.341 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.631    -2.367    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456    -1.911 r  cpu_resetn_reg/Q
                         net (fo=26, routed)          2.436     0.524    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.124     0.648 f  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        4.668     5.316    u_cpu/mips/c/regE/q_reg[24]_0
    SLICE_X61Y54         FDCE                                         f  u_cpu/mips/c/regE/q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.626     8.133    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.233 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.744    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.835 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.506    10.341    u_cpu/mips/c/regE/n_0_3810_BUFG
    SLICE_X61Y54         FDCE                                         r  u_cpu/mips/c/regE/q_reg[24]/C
                         clock pessimism             -0.506     9.835    
                         clock uncertainty           -0.087     9.748    
    SLICE_X61Y54         FDCE (Recov_fdce_C_CLR)     -0.405     9.343    u_cpu/mips/c/regE/q_reg[24]
  -------------------------------------------------------------------
                         required time                          9.343    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                  4.026    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r5W/q_reg[9]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 0.580ns (7.549%)  route 7.103ns (92.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.341ns = ( 10.341 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.631    -2.367    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456    -1.911 r  cpu_resetn_reg/Q
                         net (fo=26, routed)          2.436     0.524    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.124     0.648 f  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        4.668     5.316    u_cpu/mips/dp/r5W/q_reg[0]_1
    SLICE_X60Y54         FDCE                                         f  u_cpu/mips/dp/r5W/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.626     8.133    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.233 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.744    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.835 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.506    10.341    u_cpu/mips/dp/r5W/n_0_3810_BUFG
    SLICE_X60Y54         FDCE                                         r  u_cpu/mips/dp/r5W/q_reg[9]/C
                         clock pessimism             -0.506     9.835    
                         clock uncertainty           -0.087     9.748    
    SLICE_X60Y54         FDCE (Recov_fdce_C_CLR)     -0.361     9.387    u_cpu/mips/dp/r5W/q_reg[9]
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r5W/q_reg[8]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 0.580ns (7.549%)  route 7.103ns (92.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.341ns = ( 10.341 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.631    -2.367    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456    -1.911 r  cpu_resetn_reg/Q
                         net (fo=26, routed)          2.436     0.524    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.124     0.648 f  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        4.668     5.316    u_cpu/mips/dp/r5W/q_reg[0]_1
    SLICE_X60Y54         FDCE                                         f  u_cpu/mips/dp/r5W/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.626     8.133    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.233 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.744    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.835 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.506    10.341    u_cpu/mips/dp/r5W/n_0_3810_BUFG
    SLICE_X60Y54         FDCE                                         r  u_cpu/mips/dp/r5W/q_reg[8]/C
                         clock pessimism             -0.506     9.835    
                         clock uncertainty           -0.087     9.748    
    SLICE_X60Y54         FDCE (Recov_fdce_C_CLR)     -0.319     9.429    u_cpu/mips/dp/r5W/q_reg[8]
  -------------------------------------------------------------------
                         required time                          9.429    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/c/regM/q_reg[5]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.580ns (7.725%)  route 6.928ns (92.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.341ns = ( 10.341 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.631    -2.367    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456    -1.911 r  cpu_resetn_reg/Q
                         net (fo=26, routed)          2.436     0.524    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.124     0.648 f  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        4.492     5.141    u_cpu/mips/c/regM/q_reg[0]_3
    SLICE_X59Y53         FDCE                                         f  u_cpu/mips/c/regM/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.626     8.133    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.233 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.744    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.835 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.506    10.341    u_cpu/mips/c/regM/n_0_3810_BUFG
    SLICE_X59Y53         FDCE                                         r  u_cpu/mips/c/regM/q_reg[5]/C
                         clock pessimism             -0.506     9.835    
                         clock uncertainty           -0.087     9.748    
    SLICE_X59Y53         FDCE (Recov_fdce_C_CLR)     -0.405     9.343    u_cpu/mips/c/regM/q_reg[5]
  -------------------------------------------------------------------
                         required time                          9.343    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r2M/q_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.580ns (7.725%)  route 6.928ns (92.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.341ns = ( 10.341 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.631    -2.367    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456    -1.911 r  cpu_resetn_reg/Q
                         net (fo=26, routed)          2.436     0.524    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.124     0.648 f  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        4.492     5.141    u_cpu/mips/dp/r2M/q_reg[0]_5
    SLICE_X59Y53         FDCE                                         f  u_cpu/mips/dp/r2M/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        1.626     8.133    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.233 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.744    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.835 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        1.506    10.341    u_cpu/mips/dp/r2M/n_0_3810_BUFG
    SLICE_X59Y53         FDCE                                         r  u_cpu/mips/dp/r2M/q_reg[0]/C
                         clock pessimism             -0.506     9.835    
                         clock uncertainty           -0.087     9.748    
    SLICE_X59Y53         FDCE (Recov_fdce_C_CLR)     -0.405     9.343    u_cpu/mips/dp/r2M/q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.343    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  4.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.956ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/pcreg/q_reg[25]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.428ns  (logic 0.186ns (13.029%)  route 1.242ns (86.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns = ( 10.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 19.471 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    20.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    18.367 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.907 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.564    19.471    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141    19.612 r  cpu_resetn_reg/Q
                         net (fo=26, routed)          1.043    20.654    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.045    20.699 f  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        0.199    20.898    u_cpu/mips/dp/pcreg/AR[0]
    SLICE_X55Y78         FDPE                                         f  u_cpu/mips/dp/pcreg/q_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.901     9.771    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.827 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    10.064    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.093 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.820    10.913    u_cpu/mips/dp/pcreg/n_0_3810_BUFG
    SLICE_X55Y78         FDPE                                         r  u_cpu/mips/dp/pcreg/q_reg[25]/C
                         clock pessimism              0.037    10.950    
                         clock uncertainty            0.087    11.037    
    SLICE_X55Y78         FDPE (Remov_fdpe_C_PRE)     -0.095    10.942    u_cpu/mips/dp/pcreg/q_reg[25]
  -------------------------------------------------------------------
                         required time                        -10.942    
                         arrival time                          20.898    
  -------------------------------------------------------------------
                         slack                                  9.956    

Slack (MET) :             10.018ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/pcreg/q_reg[21]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.517ns  (logic 0.186ns (12.263%)  route 1.331ns (87.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns = ( 10.912 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 19.471 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    20.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    18.367 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.907 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.564    19.471    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141    19.612 r  cpu_resetn_reg/Q
                         net (fo=26, routed)          1.043    20.654    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.045    20.699 f  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        0.288    20.988    u_cpu/mips/dp/pcreg/AR[0]
    SLICE_X54Y77         FDCE                                         f  u_cpu/mips/dp/pcreg/q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.901     9.771    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.827 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    10.064    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.093 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.819    10.912    u_cpu/mips/dp/pcreg/n_0_3810_BUFG
    SLICE_X54Y77         FDCE                                         r  u_cpu/mips/dp/pcreg/q_reg[21]/C
                         clock pessimism              0.037    10.949    
                         clock uncertainty            0.087    11.036    
    SLICE_X54Y77         FDCE (Remov_fdce_C_CLR)     -0.067    10.969    u_cpu/mips/dp/pcreg/q_reg[21]
  -------------------------------------------------------------------
                         required time                        -10.969    
                         arrival time                          20.988    
  -------------------------------------------------------------------
                         slack                                 10.018    

Slack (MET) :             10.018ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r4D/q_reg[16]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.517ns  (logic 0.186ns (12.263%)  route 1.331ns (87.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns = ( 10.912 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 19.471 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    20.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    18.367 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.907 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.564    19.471    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141    19.612 r  cpu_resetn_reg/Q
                         net (fo=26, routed)          1.043    20.654    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.045    20.699 f  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        0.288    20.988    u_cpu/mips/dp/r4D/q_reg[31]_1
    SLICE_X54Y77         FDCE                                         f  u_cpu/mips/dp/r4D/q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.901     9.771    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.827 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    10.064    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.093 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.819    10.912    u_cpu/mips/dp/r4D/n_0_3810_BUFG
    SLICE_X54Y77         FDCE                                         r  u_cpu/mips/dp/r4D/q_reg[16]/C
                         clock pessimism              0.037    10.949    
                         clock uncertainty            0.087    11.036    
    SLICE_X54Y77         FDCE (Remov_fdce_C_CLR)     -0.067    10.969    u_cpu/mips/dp/r4D/q_reg[16]
  -------------------------------------------------------------------
                         required time                        -10.969    
                         arrival time                          20.988    
  -------------------------------------------------------------------
                         slack                                 10.018    

Slack (MET) :             10.018ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r4D/q_reg[17]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.517ns  (logic 0.186ns (12.263%)  route 1.331ns (87.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns = ( 10.912 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 19.471 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    20.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    18.367 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.907 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.564    19.471    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141    19.612 r  cpu_resetn_reg/Q
                         net (fo=26, routed)          1.043    20.654    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.045    20.699 f  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        0.288    20.988    u_cpu/mips/dp/r4D/q_reg[31]_1
    SLICE_X54Y77         FDCE                                         f  u_cpu/mips/dp/r4D/q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.901     9.771    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.827 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    10.064    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.093 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.819    10.912    u_cpu/mips/dp/r4D/n_0_3810_BUFG
    SLICE_X54Y77         FDCE                                         r  u_cpu/mips/dp/r4D/q_reg[17]/C
                         clock pessimism              0.037    10.949    
                         clock uncertainty            0.087    11.036    
    SLICE_X54Y77         FDCE (Remov_fdce_C_CLR)     -0.067    10.969    u_cpu/mips/dp/r4D/q_reg[17]
  -------------------------------------------------------------------
                         required time                        -10.969    
                         arrival time                          20.988    
  -------------------------------------------------------------------
                         slack                                 10.018    

Slack (MET) :             10.018ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r4D/q_reg[20]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.517ns  (logic 0.186ns (12.263%)  route 1.331ns (87.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns = ( 10.912 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 19.471 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    20.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    18.367 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.907 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.564    19.471    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141    19.612 r  cpu_resetn_reg/Q
                         net (fo=26, routed)          1.043    20.654    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.045    20.699 f  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        0.288    20.988    u_cpu/mips/dp/r4D/q_reg[31]_1
    SLICE_X54Y77         FDCE                                         f  u_cpu/mips/dp/r4D/q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.901     9.771    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.827 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    10.064    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.093 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.819    10.912    u_cpu/mips/dp/r4D/n_0_3810_BUFG
    SLICE_X54Y77         FDCE                                         r  u_cpu/mips/dp/r4D/q_reg[20]/C
                         clock pessimism              0.037    10.949    
                         clock uncertainty            0.087    11.036    
    SLICE_X54Y77         FDCE (Remov_fdce_C_CLR)     -0.067    10.969    u_cpu/mips/dp/r4D/q_reg[20]
  -------------------------------------------------------------------
                         required time                        -10.969    
                         arrival time                          20.988    
  -------------------------------------------------------------------
                         slack                                 10.018    

Slack (MET) :             10.018ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r4D/q_reg[21]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.517ns  (logic 0.186ns (12.263%)  route 1.331ns (87.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns = ( 10.912 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 19.471 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    20.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    18.367 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.907 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.564    19.471    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141    19.612 r  cpu_resetn_reg/Q
                         net (fo=26, routed)          1.043    20.654    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.045    20.699 f  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        0.288    20.988    u_cpu/mips/dp/r4D/q_reg[31]_1
    SLICE_X54Y77         FDCE                                         f  u_cpu/mips/dp/r4D/q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.901     9.771    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.827 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    10.064    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.093 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.819    10.912    u_cpu/mips/dp/r4D/n_0_3810_BUFG
    SLICE_X54Y77         FDCE                                         r  u_cpu/mips/dp/r4D/q_reg[21]/C
                         clock pessimism              0.037    10.949    
                         clock uncertainty            0.087    11.036    
    SLICE_X54Y77         FDCE (Remov_fdce_C_CLR)     -0.067    10.969    u_cpu/mips/dp/r4D/q_reg[21]
  -------------------------------------------------------------------
                         required time                        -10.969    
                         arrival time                          20.988    
  -------------------------------------------------------------------
                         slack                                 10.018    

Slack (MET) :             10.022ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/pcreg/q_reg[22]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.517ns  (logic 0.186ns (12.263%)  route 1.331ns (87.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns = ( 10.912 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 19.471 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    20.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    18.367 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.907 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.564    19.471    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141    19.612 r  cpu_resetn_reg/Q
                         net (fo=26, routed)          1.043    20.654    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.045    20.699 f  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        0.288    20.988    u_cpu/mips/dp/pcreg/AR[0]
    SLICE_X54Y77         FDPE                                         f  u_cpu/mips/dp/pcreg/q_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.901     9.771    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.827 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    10.064    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.093 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.819    10.912    u_cpu/mips/dp/pcreg/n_0_3810_BUFG
    SLICE_X54Y77         FDPE                                         r  u_cpu/mips/dp/pcreg/q_reg[22]/C
                         clock pessimism              0.037    10.949    
                         clock uncertainty            0.087    11.036    
    SLICE_X54Y77         FDPE (Remov_fdpe_C_PRE)     -0.071    10.965    u_cpu/mips/dp/pcreg/q_reg[22]
  -------------------------------------------------------------------
                         required time                        -10.965    
                         arrival time                          20.988    
  -------------------------------------------------------------------
                         slack                                 10.022    

Slack (MET) :             10.022ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/pcreg/q_reg[26]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.517ns  (logic 0.186ns (12.263%)  route 1.331ns (87.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns = ( 10.912 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 19.471 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    20.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    18.367 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.907 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.564    19.471    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141    19.612 r  cpu_resetn_reg/Q
                         net (fo=26, routed)          1.043    20.654    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.045    20.699 f  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        0.288    20.988    u_cpu/mips/dp/pcreg/AR[0]
    SLICE_X54Y77         FDPE                                         f  u_cpu/mips/dp/pcreg/q_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.901     9.771    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.827 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    10.064    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.093 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.819    10.912    u_cpu/mips/dp/pcreg/n_0_3810_BUFG
    SLICE_X54Y77         FDPE                                         r  u_cpu/mips/dp/pcreg/q_reg[26]/C
                         clock pessimism              0.037    10.949    
                         clock uncertainty            0.087    11.036    
    SLICE_X54Y77         FDPE (Remov_fdpe_C_PRE)     -0.071    10.965    u_cpu/mips/dp/pcreg/q_reg[26]
  -------------------------------------------------------------------
                         required time                        -10.965    
                         arrival time                          20.988    
  -------------------------------------------------------------------
                         slack                                 10.022    

Slack (MET) :             10.039ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r11M/q_reg[24]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.514ns  (logic 0.186ns (12.284%)  route 1.328ns (87.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns = ( 10.914 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 19.471 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    20.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    18.367 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.907 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.564    19.471    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141    19.612 r  cpu_resetn_reg/Q
                         net (fo=26, routed)          1.043    20.654    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.045    20.699 f  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        0.286    20.985    u_cpu/mips/dp/r11M/q_reg[0]_1
    SLICE_X57Y78         FDCE                                         f  u_cpu/mips/dp/r11M/q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.901     9.771    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.827 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    10.064    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.093 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.821    10.914    u_cpu/mips/dp/r11M/n_0_3810_BUFG
    SLICE_X57Y78         FDCE                                         r  u_cpu/mips/dp/r11M/q_reg[24]/C
                         clock pessimism              0.037    10.951    
                         clock uncertainty            0.087    11.038    
    SLICE_X57Y78         FDCE (Remov_fdce_C_CLR)     -0.092    10.946    u_cpu/mips/dp/r11M/q_reg[24]
  -------------------------------------------------------------------
                         required time                        -10.946    
                         arrival time                          20.985    
  -------------------------------------------------------------------
                         slack                                 10.039    

Slack (MET) :             10.039ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mips/dp/r11M/q_reg[25]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.514ns  (logic 0.186ns (12.284%)  route 1.328ns (87.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns = ( 10.914 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 19.471 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    20.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    18.367 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.907 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.564    19.471    cpu_clk
    SLICE_X43Y60         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141    19.612 r  cpu_resetn_reg/Q
                         net (fo=26, routed)          1.043    20.654    u_cpu/mips/dp/cp0/cpu_resetn
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.045    20.699 f  u_cpu/mips/dp/cp0/q[31]_i_3__1/O
                         net (fo=1737, routed)        0.286    20.985    u_cpu/mips/dp/r11M/q_reg[0]_1
    SLICE_X57Y78         FDCE                                         f  u_cpu/mips/dp/r11M/q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1009, routed)        0.901     9.771    cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.827 r  n_0_3810_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237    10.064    n_0_3810_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.093 r  n_0_3810_BUFG_inst/O
                         net (fo=1320, routed)        0.821    10.914    u_cpu/mips/dp/r11M/n_0_3810_BUFG
    SLICE_X57Y78         FDCE                                         r  u_cpu/mips/dp/r11M/q_reg[25]/C
                         clock pessimism              0.037    10.951    
                         clock uncertainty            0.087    11.038    
    SLICE_X57Y78         FDCE (Remov_fdce_C_CLR)     -0.092    10.946    u_cpu/mips/dp/r11M/q_reg[25]
  -------------------------------------------------------------------
                         required time                        -10.946    
                         arrival time                          20.985    
  -------------------------------------------------------------------
                         slack                                 10.039    





