// Seed: 917074597
module module_0 (
    input tri id_0,
    input wor id_1,
    output uwire id_2,
    input tri0 id_3,
    output wor id_4,
    input tri1 id_5,
    output supply1 id_6,
    input wor id_7,
    output uwire id_8,
    input wire id_9,
    input tri id_10,
    output tri id_11,
    input wand id_12,
    input wire id_13,
    input tri1 id_14,
    output tri0 id_15
);
  wire id_17 = 1'd0;
  assign id_17 = id_3 ==? (id_12);
  assign id_2  = 1 ? 1 : id_0;
  wire id_18;
  wire id_19;
  wire id_20;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input wor id_3,
    output tri1 id_4,
    input tri id_5,
    output wand id_6,
    input supply1 id_7,
    output tri id_8,
    output wand id_9,
    output supply1 id_10,
    output supply0 id_11,
    output wor id_12,
    input wire id_13,
    input wand id_14,
    output tri id_15,
    input uwire id_16,
    input uwire id_17,
    output wand id_18,
    input wire id_19
);
  module_0 modCall_1 (
      id_2,
      id_14,
      id_6,
      id_13,
      id_6,
      id_2,
      id_6,
      id_2,
      id_15,
      id_16,
      id_14,
      id_18,
      id_3,
      id_14,
      id_16,
      id_8
  );
  assign modCall_1.id_3 = 0;
endmodule
