

================================================================
== Vivado HLS Report for 'Loop_memset_AB_proc1'
================================================================
* Date:           Wed Oct 19 18:07:49 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        BlockMatrix_multiplication
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       98|      115| 0.980 us | 1.150 us |   98|  115|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_AB   |       23|       23|         6|          -|          -|     4|    no    |
        | + memset_AB  |        3|        3|         1|          -|          -|     4|    no    |
        |- loadA       |       16|       16|         3|          2|          1|     8|    yes   |
        |- partialsum  |       72|       72|         9|          -|          -|     8|    no    |
        | + ps_i       |        6|        6|         4|          1|          1|     4|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 2
  Pipeline-0 : II = 2, D = 3, States = { 5 6 7 }
  Pipeline-1 : II = 1, D = 4, States = { 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 4 2 8 5 
5 --> 8 6 
6 --> 7 
7 --> 5 
8 --> 9 
9 --> 10 
10 --> 14 11 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %Arows_V_a_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %Arows_V_a_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %Arows_V_a_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %Arows_V_a_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %Bcols_V_a_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %Bcols_V_a_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %Bcols_V_a_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %Bcols_V_a_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%it_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %it)"   --->   Operation 23 'read' 'it_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %meminst.i.i"   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%phi_ln7 = phi i2 [ 0, %newFuncRoot ], [ %add_ln7, %meminst4.i.i ]" [BlockMatrix_design.cpp:7]   --->   Operation 25 'phi' 'phi_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i2 %phi_ln7 to i64" [BlockMatrix_design.cpp:7]   --->   Operation 26 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr [4 x i128]* %AB, i64 0, i64 %zext_ln7" [BlockMatrix_design.cpp:7]   --->   Operation 27 'getelementptr' 'AB_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.32ns)   --->   "%AB_load = load i128* %AB_addr, align 8" [BlockMatrix_design.cpp:7]   --->   Operation 28 'load' 'AB_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 29 [1/1] (1.56ns)   --->   "%add_ln7 = add i2 %phi_ln7, 1" [BlockMatrix_design.cpp:7]   --->   Operation 29 'add' 'add_ln7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 30 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (2.32ns)   --->   "%AB_load = load i128* %AB_addr, align 8" [BlockMatrix_design.cpp:7]   --->   Operation 31 'load' 'AB_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_3 : Operation 32 [1/1] (1.76ns)   --->   "br label %meminst5.i.i"   --->   Operation 32 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.99>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%phi_ln7_2 = phi i128 [ %AB_load, %meminst.i.i ], [ %or_ln7, %meminst5.i.i ]" [BlockMatrix_design.cpp:7]   --->   Operation 33 'phi' 'phi_ln7_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%phi_ln7_1 = phi i2 [ 0, %meminst.i.i ], [ %add_ln7_1, %meminst5.i.i ]" [BlockMatrix_design.cpp:7]   --->   Operation 34 'phi' 'phi_ln7_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.56ns)   --->   "%add_ln7_1 = add i2 1, %phi_ln7_1" [BlockMatrix_design.cpp:7]   --->   Operation 35 'add' 'add_ln7_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln7 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %phi_ln7_1, i5 0)" [BlockMatrix_design.cpp:7]   --->   Operation 36 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_51 = or i7 %shl_ln7, 31" [BlockMatrix_design.cpp:7]   --->   Operation 37 'or' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.48ns)   --->   "%icmp_ln7_2 = icmp ugt i7 %shl_ln7, %empty_51" [BlockMatrix_design.cpp:7]   --->   Operation 38 'icmp' 'icmp_ln7_2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln7_1 = zext i7 %shl_ln7 to i8" [BlockMatrix_design.cpp:7]   --->   Operation 39 'zext' 'zext_ln7_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln7_2 = zext i7 %empty_51 to i8" [BlockMatrix_design.cpp:7]   --->   Operation 40 'zext' 'zext_ln7_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln7)   --->   "%select_ln7 = select i1 %icmp_ln7_2, i8 %zext_ln7_1, i8 %zext_ln7_2" [BlockMatrix_design.cpp:7]   --->   Operation 41 'select' 'select_ln7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln7)   --->   "%select_ln7_1 = select i1 %icmp_ln7_2, i8 %zext_ln7_2, i8 %zext_ln7_1" [BlockMatrix_design.cpp:7]   --->   Operation 42 'select' 'select_ln7_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln7)   --->   "%xor_ln7 = xor i8 %select_ln7, 127" [BlockMatrix_design.cpp:7]   --->   Operation 43 'xor' 'xor_ln7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln7)   --->   "%zext_ln7_3 = zext i8 %select_ln7_1 to i128" [BlockMatrix_design.cpp:7]   --->   Operation 44 'zext' 'zext_ln7_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln7)   --->   "%zext_ln7_4 = zext i8 %xor_ln7 to i128" [BlockMatrix_design.cpp:7]   --->   Operation 45 'zext' 'zext_ln7_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%select_ln7_2 = select i1 %icmp_ln7_2, i128 0, i128 0" [BlockMatrix_design.cpp:7]   --->   Operation 46 'select' 'select_ln7_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln7)   --->   "%shl_ln7_1 = shl i128 -1, %zext_ln7_3" [BlockMatrix_design.cpp:7]   --->   Operation 47 'shl' 'shl_ln7_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln7)   --->   "%lshr_ln7 = lshr i128 -1, %zext_ln7_4" [BlockMatrix_design.cpp:7]   --->   Operation 48 'lshr' 'lshr_ln7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (3.14ns) (out node of the LUT)   --->   "%and_ln7 = and i128 %shl_ln7_1, %lshr_ln7" [BlockMatrix_design.cpp:7]   --->   Operation 49 'and' 'and_ln7' <Predicate = true> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%xor_ln7_1 = xor i128 %and_ln7, -1" [BlockMatrix_design.cpp:7]   --->   Operation 50 'xor' 'xor_ln7_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%and_ln7_1 = and i128 %phi_ln7_2, %xor_ln7_1" [BlockMatrix_design.cpp:7]   --->   Operation 51 'and' 'and_ln7_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%and_ln7_2 = and i128 %select_ln7_2, %and_ln7" [BlockMatrix_design.cpp:7]   --->   Operation 52 'and' 'and_ln7_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.03ns) (out node of the LUT)   --->   "%or_ln7 = or i128 %and_ln7_1, %and_ln7_2" [BlockMatrix_design.cpp:7]   --->   Operation 53 'or' 'or_ln7' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.95ns)   --->   "%icmp_ln7 = icmp eq i2 %phi_ln7_1, -1" [BlockMatrix_design.cpp:7]   --->   Operation 54 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @memset_AB_str) nounwind"   --->   Operation 55 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 56 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %meminst4.i.i, label %meminst5.i.i" [BlockMatrix_design.cpp:7]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.32ns)   --->   "store i128 %or_ln7, i128* %AB_addr, align 8" [BlockMatrix_design.cpp:7]   --->   Operation 58 'store' <Predicate = (icmp_ln7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_4 : Operation 59 [1/1] (0.95ns)   --->   "%icmp_ln7_1 = icmp eq i2 %phi_ln7, -1" [BlockMatrix_design.cpp:7]   --->   Operation 59 'icmp' 'icmp_ln7_1' <Predicate = (icmp_ln7)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @memset_AB_str) nounwind"   --->   Operation 60 'specloopname' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7_1, label %blockmatmul_meminst.i.exit, label %meminst.i.i" [BlockMatrix_design.cpp:7]   --->   Operation 61 'br' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i32 %it_read to i1" [BlockMatrix_design.cpp:12]   --->   Operation 62 'trunc' 'trunc_ln12' <Predicate = (icmp_ln7 & icmp_ln7_1)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %trunc_ln12, label %.loopexit, label %.preheader3.preheader" [BlockMatrix_design.cpp:12]   --->   Operation 63 'br' <Predicate = (icmp_ln7 & icmp_ln7_1)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.76ns)   --->   "br label %.preheader3" [BlockMatrix_design.cpp:13]   --->   Operation 64 'br' <Predicate = (icmp_ln7 & icmp_ln7_1 & !trunc_ln12)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 1.73>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %loadA ], [ 0, %.preheader3.preheader ]"   --->   Operation 65 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %i_0, -8" [BlockMatrix_design.cpp:13]   --->   Operation 66 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 67 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [BlockMatrix_design.cpp:13]   --->   Operation 68 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %.loopexit.loopexit, label %loadA" [BlockMatrix_design.cpp:13]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 70 [1/1] (3.63ns)   --->   "%empty_54 = call { i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %Arows_V_a_0, i32* %Arows_V_a_1, i32* %Arows_V_a_2, i32* %Arows_V_a_3)" [BlockMatrix_design.cpp:14]   --->   Operation 70 'read' 'empty_54' <Predicate = (!icmp_ln13)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_a_01 = extractvalue { i32, i32, i32, i32 } %empty_54, 0" [BlockMatrix_design.cpp:14]   --->   Operation 71 'extractvalue' 'tmp_a_01' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_a_1142 = extractvalue { i32, i32, i32, i32 } %empty_54, 1" [BlockMatrix_design.cpp:14]   --->   Operation 72 'extractvalue' 'tmp_a_1142' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_a_23 = extractvalue { i32, i32, i32, i32 } %empty_54, 2" [BlockMatrix_design.cpp:14]   --->   Operation 73 'extractvalue' 'tmp_a_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_a_34 = extractvalue { i32, i32, i32, i32 } %empty_54, 3" [BlockMatrix_design.cpp:14]   --->   Operation 74 'extractvalue' 'tmp_a_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i4 %i_0 to i64" [BlockMatrix_design.cpp:17]   --->   Operation 75 'zext' 'zext_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [32 x i32]* @A, i64 0, i64 %zext_ln17" [BlockMatrix_design.cpp:17]   --->   Operation 76 'getelementptr' 'A_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.97ns)   --->   "%xor_ln17 = xor i4 %i_0, -8" [BlockMatrix_design.cpp:17]   --->   Operation 77 'xor' 'xor_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i4 %xor_ln17 to i64" [BlockMatrix_design.cpp:17]   --->   Operation 78 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr [32 x i32]* @A, i64 0, i64 %zext_ln17_1" [BlockMatrix_design.cpp:17]   --->   Operation 79 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (3.25ns)   --->   "store i32 %tmp_a_01, i32* %A_addr, align 4" [BlockMatrix_design.cpp:17]   --->   Operation 80 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_6 : Operation 81 [1/1] (3.25ns)   --->   "store i32 %tmp_a_1142, i32* %A_addr_4, align 4" [BlockMatrix_design.cpp:17]   --->   Operation 81 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [BlockMatrix_design.cpp:13]   --->   Operation 82 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2)" [BlockMatrix_design.cpp:13]   --->   Operation 83 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [BlockMatrix_design.cpp:14]   --->   Operation 84 'specpipeline' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %i_0)" [BlockMatrix_design.cpp:17]   --->   Operation 85 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [32 x i32]* @A, i64 0, i64 %tmp_6" [BlockMatrix_design.cpp:17]   --->   Operation 86 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i4 %xor_ln17 to i5" [BlockMatrix_design.cpp:17]   --->   Operation 87 'sext' 'sext_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i5 %sext_ln17 to i64" [BlockMatrix_design.cpp:17]   --->   Operation 88 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr [32 x i32]* @A, i64 0, i64 %zext_ln17_2" [BlockMatrix_design.cpp:17]   --->   Operation 89 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (3.25ns)   --->   "store i32 %tmp_a_23, i32* %A_addr_2, align 4" [BlockMatrix_design.cpp:17]   --->   Operation 90 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_7 : Operation 91 [1/1] (3.25ns)   --->   "store i32 %tmp_a_34, i32* %A_addr_3, align 4" [BlockMatrix_design.cpp:17]   --->   Operation 91 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp_1)" [BlockMatrix_design.cpp:19]   --->   Operation 92 'specregionend' 'empty_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader3" [BlockMatrix_design.cpp:13]   --->   Operation 93 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.76>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 94 'br' <Predicate = (!trunc_ln12)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (1.76ns)   --->   "br label %0" [BlockMatrix_design.cpp:22]   --->   Operation 95 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 6> <Delay = 3.63>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%k_0 = phi i4 [ 0, %.loopexit ], [ %k, %partialsum_end ]"   --->   Operation 96 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (1.30ns)   --->   "%icmp_ln22 = icmp eq i4 %k_0, -8" [BlockMatrix_design.cpp:22]   --->   Operation 97 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 98 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (1.73ns)   --->   "%k = add i4 %k_0, 1" [BlockMatrix_design.cpp:22]   --->   Operation 99 'add' 'k' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %.preheader.exitStub, label %partialsum_begin" [BlockMatrix_design.cpp:22]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [BlockMatrix_design.cpp:22]   --->   Operation 101 'specloopname' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4)" [BlockMatrix_design.cpp:22]   --->   Operation 102 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (3.63ns)   --->   "%empty_59 = call { i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %Bcols_V_a_0, i32* %Bcols_V_a_1, i32* %Bcols_V_a_2, i32* %Bcols_V_a_3)" [BlockMatrix_design.cpp:23]   --->   Operation 103 'read' 'empty_59' <Predicate = (!icmp_ln22)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_a_1_05 = extractvalue { i32, i32, i32, i32 } %empty_59, 0" [BlockMatrix_design.cpp:23]   --->   Operation 104 'extractvalue' 'tmp_a_1_05' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_a_1_16 = extractvalue { i32, i32, i32, i32 } %empty_59, 1" [BlockMatrix_design.cpp:23]   --->   Operation 105 'extractvalue' 'tmp_a_1_16' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_a_1_27 = extractvalue { i32, i32, i32, i32 } %empty_59, 2" [BlockMatrix_design.cpp:23]   --->   Operation 106 'extractvalue' 'tmp_a_1_27' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_a_1_38 = extractvalue { i32, i32, i32, i32 } %empty_59, 3" [BlockMatrix_design.cpp:23]   --->   Operation 107 'extractvalue' 'tmp_a_1_38' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %k_0 to i7" [BlockMatrix_design.cpp:28]   --->   Operation 108 'zext' 'zext_ln28' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (1.76ns)   --->   "br label %1" [BlockMatrix_design.cpp:25]   --->   Operation 109 'br' <Predicate = (!icmp_ln22)> <Delay = 1.76>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 110 'ret' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 5.07>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%i1_0 = phi i3 [ 0, %partialsum_begin ], [ %i_1, %ps_i ]"   --->   Operation 111 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (1.13ns)   --->   "%icmp_ln25 = icmp eq i3 %i1_0, -4" [BlockMatrix_design.cpp:25]   --->   Operation 112 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 113 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (1.65ns)   --->   "%i_1 = add i3 %i1_0, 1" [BlockMatrix_design.cpp:25]   --->   Operation 114 'add' 'i_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %partialsum_end, label %ps_i" [BlockMatrix_design.cpp:25]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i3 %i1_0 to i64" [BlockMatrix_design.cpp:28]   --->   Operation 116 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_7 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i1_0, i3 0)" [BlockMatrix_design.cpp:28]   --->   Operation 117 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i6 %tmp_7 to i7" [BlockMatrix_design.cpp:28]   --->   Operation 118 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (1.82ns)   --->   "%add_ln28_4 = add i7 %zext_ln28_2, %zext_ln28" [BlockMatrix_design.cpp:28]   --->   Operation 119 'add' 'add_ln28_4' <Predicate = (!icmp_ln25)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i7 %add_ln28_4 to i64" [BlockMatrix_design.cpp:28]   --->   Operation 120 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [32 x i32]* @A, i64 0, i64 %zext_ln28_3" [BlockMatrix_design.cpp:28]   --->   Operation 121 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%AB_addr_1 = getelementptr [4 x i128]* %AB, i64 0, i64 %zext_ln28_1" [BlockMatrix_design.cpp:28]   --->   Operation 122 'getelementptr' 'AB_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 123 [2/2] (3.25ns)   --->   "%A_load = load i32* %A_addr_1, align 4" [BlockMatrix_design.cpp:28]   --->   Operation 123 'load' 'A_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>

State 11 <SV = 8> <Delay = 3.25>
ST_11 : Operation 124 [1/2] (3.25ns)   --->   "%A_load = load i32* %A_addr_1, align 4" [BlockMatrix_design.cpp:28]   --->   Operation 124 'load' 'A_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>

State 12 <SV = 9> <Delay = 8.51>
ST_12 : Operation 125 [2/2] (2.32ns)   --->   "%AB_load_1 = load i128* %AB_addr_1, align 8" [BlockMatrix_design.cpp:28]   --->   Operation 125 'load' 'AB_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_12 : Operation 126 [1/1] (8.51ns)   --->   "%mul_ln28 = mul nsw i32 %A_load, %tmp_a_1_05" [BlockMatrix_design.cpp:28]   --->   Operation 126 'mul' 'mul_ln28' <Predicate = (!icmp_ln25)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (8.51ns)   --->   "%mul_ln28_1 = mul nsw i32 %A_load, %tmp_a_1_16" [BlockMatrix_design.cpp:28]   --->   Operation 127 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln25)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (8.51ns)   --->   "%mul_ln28_2 = mul nsw i32 %A_load, %tmp_a_1_27" [BlockMatrix_design.cpp:28]   --->   Operation 128 'mul' 'mul_ln28_2' <Predicate = (!icmp_ln25)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (8.51ns)   --->   "%mul_ln28_3 = mul nsw i32 %A_load, %tmp_a_1_38" [BlockMatrix_design.cpp:28]   --->   Operation 129 'mul' 'mul_ln28_3' <Predicate = (!icmp_ln25)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 7.19>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str5) nounwind" [BlockMatrix_design.cpp:25]   --->   Operation 130 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)" [BlockMatrix_design.cpp:25]   --->   Operation 131 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [BlockMatrix_design.cpp:26]   --->   Operation 132 'specpipeline' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 133 [1/2] (2.32ns)   --->   "%AB_load_1 = load i128* %AB_addr_1, align 8" [BlockMatrix_design.cpp:28]   --->   Operation 133 'load' 'AB_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i128 %AB_load_1 to i32" [BlockMatrix_design.cpp:28]   --->   Operation 134 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (2.55ns)   --->   "%add_ln28 = add nsw i32 %trunc_ln28, %mul_ln28" [BlockMatrix_design.cpp:28]   --->   Operation 135 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_s = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %AB_load_1, i32 32, i32 63)" [BlockMatrix_design.cpp:28]   --->   Operation 136 'partselect' 'tmp_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (2.55ns)   --->   "%add_ln28_1 = add nsw i32 %tmp_s, %mul_ln28_1" [BlockMatrix_design.cpp:28]   --->   Operation 137 'add' 'add_ln28_1' <Predicate = (!icmp_ln25)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %AB_load_1, i32 64, i32 95)" [BlockMatrix_design.cpp:28]   --->   Operation 138 'partselect' 'tmp_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (2.55ns)   --->   "%add_ln28_2 = add nsw i32 %tmp_3, %mul_ln28_2" [BlockMatrix_design.cpp:28]   --->   Operation 139 'add' 'add_ln28_2' <Predicate = (!icmp_ln25)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %AB_load_1, i32 96, i32 127)" [BlockMatrix_design.cpp:28]   --->   Operation 140 'partselect' 'tmp_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (2.55ns)   --->   "%add_ln28_3 = add nsw i32 %tmp_4, %mul_ln28_3" [BlockMatrix_design.cpp:28]   --->   Operation 141 'add' 'add_ln28_3' <Predicate = (!icmp_ln25)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_5 = call i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32(i32 %add_ln28_3, i32 %add_ln28_2, i32 %add_ln28_1, i32 %add_ln28)" [BlockMatrix_design.cpp:28]   --->   Operation 142 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (2.32ns)   --->   "store i128 %tmp_5, i128* %AB_addr_1, align 8" [BlockMatrix_design.cpp:28]   --->   Operation 143 'store' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_8)" [BlockMatrix_design.cpp:30]   --->   Operation 144 'specregionend' 'empty_60' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 145 'br' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 14 <SV = 8> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_2)" [BlockMatrix_design.cpp:31]   --->   Operation 146 'specregionend' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "br label %0" [BlockMatrix_design.cpp:22]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln7', BlockMatrix_design.cpp:7) with incoming values : ('add_ln7', BlockMatrix_design.cpp:7) [24]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('phi_ln7', BlockMatrix_design.cpp:7) with incoming values : ('add_ln7', BlockMatrix_design.cpp:7) [24]  (0 ns)
	'getelementptr' operation ('AB_addr', BlockMatrix_design.cpp:7) [28]  (0 ns)
	'load' operation ('AB_load', BlockMatrix_design.cpp:7) on array 'AB' [29]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('AB_load', BlockMatrix_design.cpp:7) on array 'AB' [29]  (2.32 ns)

 <State 4>: 7.99ns
The critical path consists of the following:
	'phi' operation ('phi_ln7_1', BlockMatrix_design.cpp:7) with incoming values : ('add_ln7_1', BlockMatrix_design.cpp:7) [33]  (0 ns)
	'icmp' operation ('icmp_ln7_2', BlockMatrix_design.cpp:7) [37]  (1.49 ns)
	'select' operation ('select_ln7', BlockMatrix_design.cpp:7) [40]  (0 ns)
	'xor' operation ('xor_ln7', BlockMatrix_design.cpp:7) [42]  (0 ns)
	'lshr' operation ('lshr_ln7', BlockMatrix_design.cpp:7) [47]  (0 ns)
	'and' operation ('and_ln7', BlockMatrix_design.cpp:7) [48]  (3.15 ns)
	'xor' operation ('xor_ln7_1', BlockMatrix_design.cpp:7) [49]  (0 ns)
	'and' operation ('and_ln7_1', BlockMatrix_design.cpp:7) [50]  (0 ns)
	'or' operation ('or_ln7', BlockMatrix_design.cpp:7) [52]  (1.03 ns)
	'store' operation ('store_ln7', BlockMatrix_design.cpp:7) of variable 'or_ln7', BlockMatrix_design.cpp:7 on array 'AB' [58]  (2.32 ns)

 <State 5>: 1.74ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', BlockMatrix_design.cpp:13) [68]  (0 ns)
	'add' operation ('i', BlockMatrix_design.cpp:13) [71]  (1.74 ns)

 <State 6>: 6.89ns
The critical path consists of the following:
	fifo read on port 'Arows_V_a_0' (BlockMatrix_design.cpp:14) [77]  (3.63 ns)
	'store' operation ('store_ln17', BlockMatrix_design.cpp:17) of variable 'tmp_a_01', BlockMatrix_design.cpp:14 on array 'A' [92]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr_2', BlockMatrix_design.cpp:17) [88]  (0 ns)
	'store' operation ('store_ln17', BlockMatrix_design.cpp:17) of variable 'tmp_a_23', BlockMatrix_design.cpp:14 on array 'A' [94]  (3.25 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', BlockMatrix_design.cpp:22) [103]  (1.77 ns)

 <State 9>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Bcols_V_a_0' (BlockMatrix_design.cpp:23) [111]  (3.63 ns)

 <State 10>: 5.08ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', BlockMatrix_design.cpp:25) [119]  (0 ns)
	'add' operation ('add_ln28_4', BlockMatrix_design.cpp:28) [131]  (1.83 ns)
	'getelementptr' operation ('A_addr_1', BlockMatrix_design.cpp:28) [133]  (0 ns)
	'load' operation ('A_load', BlockMatrix_design.cpp:28) on array 'A' [137]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('A_load', BlockMatrix_design.cpp:28) on array 'A' [137]  (3.25 ns)

 <State 12>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln28', BlockMatrix_design.cpp:28) [138]  (8.51 ns)

 <State 13>: 7.2ns
The critical path consists of the following:
	'load' operation ('AB_load_1', BlockMatrix_design.cpp:28) on array 'AB' [135]  (2.32 ns)
	'add' operation ('add_ln28_3', BlockMatrix_design.cpp:28) [148]  (2.55 ns)
	'store' operation ('store_ln28', BlockMatrix_design.cpp:28) of variable 'tmp_5', BlockMatrix_design.cpp:28 on array 'AB' [150]  (2.32 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
