
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: day[0] (input port clocked by clk)
Endpoint: led_day[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                               20000000.000000 20000000.000000 v input external delay
     1    0.003139    0.009418    0.000000 20000000.000000 v day[0] (in)
                                                         day[0] (net)
                      0.009418    0.000000 20000000.000000 v input1/A (sky130_fd_sc_hd__buf_2)
     6    0.047000    0.114692    0.000000 20000000.000000 v input1/X (sky130_fd_sc_hd__buf_2)
                                                         net1 (net)
                      0.115131    0.000000 20000000.000000 v _272_/B1 (sky130_fd_sc_hd__o21ai_1)
     1    0.002620    0.095972    0.000000 20000000.000000 ^ _272_/Y (sky130_fd_sc_hd__o21ai_1)
                                                         _060_ (net)
                      0.095972    0.000000 20000000.000000 ^ _273_/C (sky130_fd_sc_hd__and3_1)
     2    0.005575    0.072915    0.000000 20000000.000000 ^ _273_/X (sky130_fd_sc_hd__and3_1)
                                                         net34 (net)
                      0.072915    0.000000 20000000.000000 ^ output34/A (sky130_fd_sc_hd__buf_2)
     1    0.035658    0.176892    0.000000 20000000.000000 ^ output34/X (sky130_fd_sc_hd__buf_2)
                                                         led_day[0] (net)
                      0.176954    0.000000 20000000.000000 ^ led_day[0] (out)
                                           20000000.000000   data arrival time

                      0.000000 100000000.000000 100000000.000000   clock clk (rise edge)
                                  0.000000 100000000.000000   clock network delay (ideal)
                                 -0.250000 100000000.000000   clock uncertainty
                                  0.000000 100000000.000000   clock reconvergence pessimism
                               -20000000.000000 80000000.000000   output external delay
                                           80000000.000000   data required time
---------------------------------------------------------------------------------------------
                                           80000000.000000   data required time
                                           -20000000.000000   data arrival time
---------------------------------------------------------------------------------------------
                                           60000000.000000   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 decode_all_113/HI
 decode_all_114/HI
 decode_all_115/HI
 decode_all_116/HI
 decode_all_117/LO
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 5 unconstrained endpoints.
  led_day[8]
  led_hour[8]
  led_month[13]
  led_month[8]
  led_month[9]
