<module name="SMS0_PWRCTRL_0_PWR" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="TIFS_PWR_MMR_PID" acronym="TIFS_PWR_MMR_PID" offset="0x0" width="32" description="">
		<bitfield id="PID_MSB16" width="16" begin="31" end="16" resetval="0x24960" description="" range="31 - 16" rwaccess="R"/> 
		<bitfield id="PID_MISC" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R"/> 
		<bitfield id="PID_MAJOR" width="3" begin="10" end="8" resetval="0x2" description="" range="10 - 8" rwaccess="R"/> 
		<bitfield id="PID_CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="" range="7 - 6" rwaccess="R"/> 
		<bitfield id="PID_MINOR" width="6" begin="5" end="0" resetval="0x19" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_PWR_MMR_REVISION" acronym="TIFS_PWR_MMR_REVISION" offset="0x8" width="32" description="">
		<bitfield id="REV_SCHEME" width="2" begin="31" end="30" resetval="0x1" description="RTL version" range="31 - 30" rwaccess="R"/> 
		<bitfield id="REV_BU" width="2" begin="29" end="28" resetval="0x2" description="RTL version" range="29 - 28" rwaccess="R"/> 
		<bitfield id="REV_FUNC" width="12" begin="27" end="16" resetval="0x1760" description="RTL version" range="27 - 16" rwaccess="R"/> 
		<bitfield id="REV_RTL" width="5" begin="15" end="11" resetval="0x1" description="RTL version" range="15 - 11" rwaccess="R"/> 
		<bitfield id="REV_MAJOR" width="3" begin="10" end="8" resetval="0x3" description="Major revision" range="10 - 8" rwaccess="R"/> 
		<bitfield id="REV_CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Non custom (standard) revision" range="7 - 6" rwaccess="R"/> 
		<bitfield id="REV_MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor revision" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_PWR_MMR_LOCK0_KICK0" acronym="TIFS_PWR_MMR_LOCK0_KICK0" offset="0x20" width="32" description="">
		<bitfield id="LOCK0_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_PWR_MMR_LOCK0_KICK1" acronym="TIFS_PWR_MMR_LOCK0_KICK1" offset="0x24" width="32" description="">
		<bitfield id="LOCK0_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_PWR_MMR_TIFS_RSVD1" acronym="TIFS_PWR_MMR_TIFS_RSVD1" offset="0x40" width="32" description="">
		<bitfield id="TIFS_RSVD1_VAL" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_PWR_MMR_TIFS_RSVD2" acronym="TIFS_PWR_MMR_TIFS_RSVD2" offset="0x44" width="32" description="">
		<bitfield id="TIFS_RSVD2_VAL" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="TIFS_PWR_MMR_TIFS_RSVD3" acronym="TIFS_PWR_MMR_TIFS_RSVD3" offset="0x48" width="32" description="">
		<bitfield id="TIFS_RSVD3_VAL" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="TIFS_PWR_MMR_TIFS_RSVD4" acronym="TIFS_PWR_MMR_TIFS_RSVD4" offset="0x4C" width="32" description="">
		<bitfield id="TIFS_RSVD4_VAL" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_PWR_MMR_TIFS_RSVD5" acronym="TIFS_PWR_MMR_TIFS_RSVD5" offset="0x50" width="32" description="">
		<bitfield id="TIFS_RSVD5_VAL" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_PWR_MMR_TIFS_RSVD6" acronym="TIFS_PWR_MMR_TIFS_RSVD6" offset="0x54" width="32" description="">
		<bitfield id="TIFS_RSVD6_VAL" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="TIFS_PWR_MMR_TIFS_RSVD7" acronym="TIFS_PWR_MMR_TIFS_RSVD7" offset="0x58" width="32" description="">
		<bitfield id="TIFS_RSVD7_VAL" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="TIFS_PWR_MMR_TIFS_RSVD8" acronym="TIFS_PWR_MMR_TIFS_RSVD8" offset="0x5C" width="32" description="">
		<bitfield id="TIFS_RSVD8_VAL" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_PWR_MMR_PMCTRL_SYS" acronym="TIFS_PWR_MMR_PMCTRL_SYS" offset="0x80" width="32" description="">
		<bitfield id="TIFS_RSVD9_VAL" width="1" begin="4" end="4" resetval="0x1" description="" range="4" rwaccess="R/W"/> 
		<bitfield id="LPM_EN" width="3" begin="2" end="0" resetval="0x0" description="" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_PWR_MMR_TIFS_RSVD10" acronym="TIFS_PWR_MMR_TIFS_RSVD10" offset="0x84" width="32" description="">
		<bitfield id="TIFS_RSVD10_VAL9" width="1" begin="25" end="25" resetval="0x0" description="" range="25" rwaccess="R"/> 
		<bitfield id="TIFS_RSVD10_VAL8" width="1" begin="24" end="24" resetval="0x0" description="" range="24" rwaccess="R/W"/> 
		<bitfield id="TIFS_RSVD10_VAL7" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W"/> 
		<bitfield id="TIFS_RSVD10_VAL6" width="1" begin="9" end="9" resetval="0x0" description="" range="9" rwaccess="R"/> 
		<bitfield id="TIFS_RSVD10_VAL5" width="1" begin="8" end="8" resetval="0x0" description="" range="8" rwaccess="R/W"/> 
		<bitfield id="TIFS_RSVD10_VAL4" width="1" begin="6" end="6" resetval="0x0" description="" range="6" rwaccess="R/W"/> 
		<bitfield id="TIFS_RSVD10_VAL3" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="R"/> 
		<bitfield id="TIFS_RSVD10_VAL2" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R/W"/> 
		<bitfield id="TIFS_RSVD10_VAL1" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R"/> 
		<bitfield id="TIFS_RSVD10_VAL0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_PWR_MMR_TIFS_RSVD11" acronym="TIFS_PWR_MMR_TIFS_RSVD11" offset="0x88" width="32" description="">
		<bitfield id="TIFS_RSVD11_VAL9" width="1" begin="25" end="25" resetval="0x0" description="" range="25" rwaccess="R"/> 
		<bitfield id="TIFS_RSVD11_VAL8" width="1" begin="24" end="24" resetval="0x0" description="" range="24" rwaccess="R/W"/> 
		<bitfield id="TIFS_RSVD11_VAL7" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W"/> 
		<bitfield id="TIFS_RSVD11_VAL6" width="1" begin="9" end="9" resetval="0x0" description="" range="9" rwaccess="R"/> 
		<bitfield id="TIFS_RSVD11_VAL5" width="1" begin="8" end="8" resetval="0x0" description="" range="8" rwaccess="R/W"/> 
		<bitfield id="TIFS_RSVD11_VAL4" width="1" begin="6" end="6" resetval="0x0" description="" range="6" rwaccess="R/W"/> 
		<bitfield id="TIFS_RSVD11_VAL3" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="R"/> 
		<bitfield id="TIFS_RSVD11_VAL2" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R/W"/> 
		<bitfield id="TIFS_RSVD11_VAL1" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R"/> 
		<bitfield id="TIFS_RSVD11_VAL0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_PWR_MMR_TIFS_RSVD12" acronym="TIFS_PWR_MMR_TIFS_RSVD12" offset="0x8C" width="32" description="">
		<bitfield id="TIFS_RSVD12_VAL4" width="4" begin="7" end="4" resetval="0x0" description="" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="TIFS_RSVD12_VAL3" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R/W"/> 
		<bitfield id="TIFS_RSVD12_VAL2" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="TIFS_RSVD12_VAL1" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="TIFS_RSVD12_VAL0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_PWR_MMR_PMCTRL_MOSC" acronym="TIFS_PWR_MMR_PMCTRL_MOSC" offset="0x90" width="32" description="">
		<bitfield id="OSC_CG_DISABLE" width="1" begin="17" end="17" resetval="0x0" description="" range="17" rwaccess="R/W"/> 
		<bitfield id="MOSC_SETUP_TIME" width="12" begin="11" end="0" resetval="0x256" description="" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_PWR_MMR_PMCTRL_DMSC" acronym="TIFS_PWR_MMR_PMCTRL_DMSC" offset="0x94" width="32" description="">
		<bitfield id="MEM_RET_OFF" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="MEM_DS_EN" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_PWR_MMR_PM_MISC_STATUS" acronym="TIFS_PWR_MMR_PM_MISC_STATUS" offset="0x98" width="32" description="">
		<bitfield id="OSC_CG_STAT" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_PWR_MMR_CPU_STCALIB" acronym="TIFS_PWR_MMR_CPU_STCALIB" offset="0x140" width="32" description="">
		<bitfield id="CPU_STCALIB_TENMS" width="24" begin="23" end="0" resetval="0x60000" description="" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_PWR_MMR_TIFS_RSVD13" acronym="TIFS_PWR_MMR_TIFS_RSVD13" offset="0x180" width="32" description="">
		<bitfield id="TIFS_RSVD13_VAL0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_PWR_MMR_TIFS_RSVD14" acronym="TIFS_PWR_MMR_TIFS_RSVD14" offset="0x184" width="32" description="">
		<bitfield id="TIFS_RSVD14_VAL0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_PWR_MMR_TIFS_RSVD15" acronym="TIFS_PWR_MMR_TIFS_RSVD15" offset="0x188" width="32" description="">
		<bitfield id="TIFS_RSVD15_VAL2" width="2" begin="5" end="4" resetval="0x0" description="" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="TIFS_RSVD15_VAL1" width="2" begin="3" end="2" resetval="0x0" description="" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="TIFS_RSVD15_VAL0" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_PWR_MMR_PM_DMTIMER_CTRL" acronym="TIFS_PWR_MMR_PM_DMTIMER_CTRL" offset="0x200" width="32" description="">
		<bitfield id="DMTIMER01_CASCADE" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W"/> 
		<bitfield id="DMTIMER1_CLK_SEL" width="3" begin="6" end="4" resetval="0x0" description="" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="DMTIMER0_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_PWR_MMR_PM_PERMISSON" acronym="TIFS_PWR_MMR_PM_PERMISSON" offset="0x300" width="32" description="">
		<bitfield id="PMIC_EN_STAT" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R"/> 
		<bitfield id="SAFETY_ACTIVE" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R"/> 
		<bitfield id="SECURITY_ACTIVE" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R"/> 
		<bitfield id="DEBUG_ACTIVE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
</module>