{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1727560676733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1727560676735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 28 15:57:56 2024 " "Processing started: Sat Sep 28 15:57:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1727560676735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1727560676735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off registrogeneral -c registrogeneral " "Command: quartus_map --read_settings_files=on --write_settings_files=off registrogeneral -c registrogeneral" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1727560676735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1727560677157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-division " "Found design unit 1: divisor-division" {  } { { "divisor.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/divisor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727560677465 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727560677465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1727560677465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-behavioral " "Found design unit 1: debouncer-behavioral" {  } { { "debouncer.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/debouncer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727560677496 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727560677496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1727560677496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flip_flop-flipflop " "Found design unit 1: d_flip_flop-flipflop" {  } { { "D_flip_flop.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/D_flip_flop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727560677520 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "D_flip_flop.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/D_flip_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727560677520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1727560677520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-arreglo " "Found design unit 1: registro-arreglo" {  } { { "registro.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/registro.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727560677546 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/registro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727560677546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1727560677546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrogeneral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrogeneral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrogeneral-controlador " "Found design unit 1: registrogeneral-controlador" {  } { { "registrogeneral.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/registrogeneral.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727560677598 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrogeneral " "Found entity 1: registrogeneral" {  } { { "registrogeneral.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/registrogeneral.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727560677598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1727560677598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoprioridad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoprioridad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoprioridad-decodificador " "Found design unit 1: decoprioridad-decodificador" {  } { { "decoprioridad.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/decoprioridad.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727560677622 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoprioridad " "Found entity 1: decoprioridad" {  } { { "decoprioridad.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/decoprioridad.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727560677622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1727560677622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "registrogeneral " "Elaborating entity \"registrogeneral\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1727560677680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:U_DIVISOR " "Elaborating entity \"divisor\" for hierarchy \"divisor:U_DIVISOR\"" {  } { { "registrogeneral.vhd" "U_DIVISOR" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/registrogeneral.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1727560677692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:\\U_DEBOUNCERS:3:INST_DEBOUNCER " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:\\U_DEBOUNCERS:3:INST_DEBOUNCER\"" {  } { { "registrogeneral.vhd" "\\U_DEBOUNCERS:3:INST_DEBOUNCER" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/registrogeneral.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1727560677710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoprioridad decoprioridad:U_DECOPRIORIDAD " "Elaborating entity \"decoprioridad\" for hierarchy \"decoprioridad:U_DECOPRIORIDAD\"" {  } { { "registrogeneral.vhd" "U_DECOPRIORIDAD" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/registrogeneral.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1727560677735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro registro:U_REGISTRO " "Elaborating entity \"registro\" for hierarchy \"registro:U_REGISTRO\"" {  } { { "registrogeneral.vhd" "U_REGISTRO" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/registrogeneral.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1727560677747 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saved registro.vhd(27) " "VHDL Process Statement warning at registro.vhd(27): inferring latch(es) for signal or variable \"saved\", which holds its previous value in one or more paths through the process" {  } { { "registro.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/registro.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1727560677748 "|registrogeneral|registro:U_REGISTRO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saved registro.vhd(27) " "Inferred latch for \"saved\" at registro.vhd(27)" {  } { { "registro.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/registro.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1727560677749 "|registrogeneral|registro:U_REGISTRO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop registro:U_REGISTRO\|d_flip_flop:\\U_flipflopsD:0:flipflopD_inst " "Elaborating entity \"d_flip_flop\" for hierarchy \"registro:U_REGISTRO\|d_flip_flop:\\U_flipflopsD:0:flipflopD_inst\"" {  } { { "registro.vhd" "\\U_flipflopsD:0:flipflopD_inst" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/registro.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1727560677803 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1727560678470 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1727560678970 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1727560678970 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1727560679149 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1727560679149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "156 " "Implemented 156 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1727560679149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1727560679149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1727560679271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 28 15:57:59 2024 " "Processing ended: Sat Sep 28 15:57:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1727560679271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1727560679271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1727560679271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1727560679271 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1727560680665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1727560680669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 28 15:58:00 2024 " "Processing started: Sat Sep 28 15:58:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1727560680669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1727560680669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off registrogeneral -c registrogeneral " "Command: quartus_fit --read_settings_files=off --write_settings_files=off registrogeneral -c registrogeneral" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1727560680669 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1727560680727 ""}
{ "Info" "0" "" "Project  = registrogeneral" {  } {  } 0 0 "Project  = registrogeneral" 0 0 "Fitter" 0 0 1727560680728 ""}
{ "Info" "0" "" "Revision = registrogeneral" {  } {  } 0 0 "Revision = registrogeneral" 0 0 "Fitter" 0 0 1727560680728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1727560680895 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "registrogeneral EP4CE6E22C8L " "Selected device EP4CE6E22C8L for design \"registrogeneral\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1727560680907 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.0V " "Core supply voltage is 1.0V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727560680936 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727560680936 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727560680936 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1727560681005 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1727560681013 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8L " "Device EP4CE10E22C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1727560681157 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I8L " "Device EP4CE10E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1727560681157 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I8L " "Device EP4CE6E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1727560681157 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8L " "Device EP4CE15E22C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1727560681157 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I8L " "Device EP4CE15E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1727560681157 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8L " "Device EP4CE22E22C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1727560681157 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I8L " "Device EP4CE22E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1727560681157 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1727560681157 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/" { { 0 { 0 ""} 0 437 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1727560681158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/" { { 0 { 0 ""} 0 439 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1727560681158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/" { { 0 { 0 ""} 0 441 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1727560681158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1727560681158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/" { { 0 { 0 ""} 0 445 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1727560681158 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1727560681158 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1727560681161 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1727560681482 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "registrogeneral.sdc " "Synopsys Design Constraints File file not found: 'registrogeneral.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1727560681483 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1727560681483 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1727560681486 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1727560681487 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1727560681487 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1727560681495 ""}  } { { "registrogeneral.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/registrogeneral.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/" { { 0 { 0 ""} 0 428 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727560681495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor:U_DIVISOR\|clk_reg  " "Automatically promoted node divisor:U_DIVISOR\|clk_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1727560681496 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor:U_DIVISOR\|clk_reg~0 " "Destination node divisor:U_DIVISOR\|clk_reg~0" {  } { { "divisor.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/divisor.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divisor:U_DIVISOR|clk_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1727560681496 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1727560681496 ""}  } { { "divisor.vhd" "" { Text "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/divisor.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divisor:U_DIVISOR|clk_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727560681496 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1727560681752 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1727560681752 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1727560681753 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727560681755 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727560681755 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1727560681756 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1727560681756 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1727560681757 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1727560681758 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1727560681759 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1727560681759 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727560681773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1727560682199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727560682268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1727560682273 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1727560682576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727560682576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1727560682824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1727560683107 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1727560683107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727560683413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1727560683414 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1727560683414 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1727560683420 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727560683486 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727560683578 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727560683639 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727560683758 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727560684005 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/output_files/registrogeneral.fit.smsg " "Generated suppressed messages file G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/output_files/registrogeneral.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1727560684278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5509 " "Peak virtual memory: 5509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1727560685077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 28 15:58:05 2024 " "Processing ended: Sat Sep 28 15:58:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1727560685077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1727560685077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1727560685077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1727560685077 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1727560686353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1727560686355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 28 15:58:06 2024 " "Processing started: Sat Sep 28 15:58:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1727560686355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1727560686355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off registrogeneral -c registrogeneral " "Command: quartus_asm --read_settings_files=off --write_settings_files=off registrogeneral -c registrogeneral" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1727560686355 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1727560686851 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1727560686871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1727560687210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 28 15:58:07 2024 " "Processing ended: Sat Sep 28 15:58:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1727560687210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1727560687210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1727560687210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1727560687210 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1727560687832 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1727560688589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1727560688592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 28 15:58:08 2024 " "Processing started: Sat Sep 28 15:58:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1727560688592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1727560688592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta registrogeneral -c registrogeneral " "Command: quartus_sta registrogeneral -c registrogeneral" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1727560688592 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1727560688658 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1727560688859 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.0V " "Core supply voltage is 1.0V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1727560688859 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1727560688890 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1727560688890 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1727560689033 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "registrogeneral.sdc " "Synopsys Design Constraints File file not found: 'registrogeneral.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1727560689178 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1727560689178 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689179 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:U_DIVISOR\|clk_reg divisor:U_DIVISOR\|clk_reg " "create_clock -period 1.000 -name divisor:U_DIVISOR\|clk_reg divisor:U_DIVISOR\|clk_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689179 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name decoprioridad:U_DECOPRIORIDAD\|code_int\[1\] decoprioridad:U_DECOPRIORIDAD\|code_int\[1\] " "create_clock -period 1.000 -name decoprioridad:U_DECOPRIORIDAD\|code_int\[1\] decoprioridad:U_DECOPRIORIDAD\|code_int\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689179 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689179 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1727560689244 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689245 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1727560689247 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 85C Model" 0 0 "Quartus II" 0 0 1727560689283 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1727560689303 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1727560689303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.999 " "Worst-case setup slack is -3.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.999            -378.170 CLK  " "   -3.999            -378.170 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.289              -3.289 decoprioridad:U_DECOPRIORIDAD\|code_int\[1\]  " "   -3.289              -3.289 decoprioridad:U_DECOPRIORIDAD\|code_int\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.106              -4.424 divisor:U_DIVISOR\|clk_reg  " "   -1.106              -4.424 divisor:U_DIVISOR\|clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1727560689315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.362 " "Worst-case hold slack is -0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.362              -1.433 divisor:U_DIVISOR\|clk_reg  " "   -0.362              -1.433 divisor:U_DIVISOR\|clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.196              -0.196 CLK  " "   -0.196              -0.196 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.809               0.000 decoprioridad:U_DECOPRIORIDAD\|code_int\[1\]  " "    2.809               0.000 decoprioridad:U_DECOPRIORIDAD\|code_int\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1727560689328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1727560689344 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1727560689361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -198.693 CLK  " "   -3.000            -198.693 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763              -7.052 divisor:U_DIVISOR\|clk_reg  " "   -1.763              -7.052 divisor:U_DIVISOR\|clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 decoprioridad:U_DECOPRIORIDAD\|code_int\[1\]  " "    0.396               0.000 decoprioridad:U_DECOPRIORIDAD\|code_int\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1727560689390 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 0C Model" 0 0 "Quartus II" 0 0 1727560689610 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1727560689624 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1727560689793 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689938 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1727560689959 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1727560689959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.858 " "Worst-case setup slack is -3.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.858            -366.612 CLK  " "   -3.858            -366.612 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.175              -3.175 decoprioridad:U_DECOPRIORIDAD\|code_int\[1\]  " "   -3.175              -3.175 decoprioridad:U_DECOPRIORIDAD\|code_int\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.137              -4.548 divisor:U_DIVISOR\|clk_reg  " "   -1.137              -4.548 divisor:U_DIVISOR\|clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560689978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1727560689978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.324 " "Worst-case hold slack is -0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.324              -1.282 divisor:U_DIVISOR\|clk_reg  " "   -0.324              -1.282 divisor:U_DIVISOR\|clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.218              -0.218 CLK  " "   -0.218              -0.218 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.737               0.000 decoprioridad:U_DECOPRIORIDAD\|code_int\[1\]  " "    2.737               0.000 decoprioridad:U_DECOPRIORIDAD\|code_int\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1727560690004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1727560690024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1727560690043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -198.693 CLK  " "   -3.000            -198.693 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763              -7.052 divisor:U_DIVISOR\|clk_reg  " "   -1.763              -7.052 divisor:U_DIVISOR\|clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 decoprioridad:U_DECOPRIORIDAD\|code_int\[1\]  " "    0.377               0.000 decoprioridad:U_DECOPRIORIDAD\|code_int\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1727560690062 ""}
{ "Info" "0" "" "Analyzing Fast 1000mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1000mV 0C Model" 0 0 "Quartus II" 0 0 1727560690313 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690516 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1727560690518 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1727560690518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.771 " "Worst-case setup slack is -1.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.771            -158.892 CLK  " "   -1.771            -158.892 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.477              -1.477 decoprioridad:U_DECOPRIORIDAD\|code_int\[1\]  " "   -1.477              -1.477 decoprioridad:U_DECOPRIORIDAD\|code_int\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.180              -0.720 divisor:U_DIVISOR\|clk_reg  " "   -0.180              -0.720 divisor:U_DIVISOR\|clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1727560690538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.263 " "Worst-case hold slack is -0.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.263              -1.039 divisor:U_DIVISOR\|clk_reg  " "   -0.263              -1.039 divisor:U_DIVISOR\|clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.207              -0.207 CLK  " "   -0.207              -0.207 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.633               0.000 decoprioridad:U_DECOPRIORIDAD\|code_int\[1\]  " "    1.633               0.000 decoprioridad:U_DECOPRIORIDAD\|code_int\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1727560690561 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1727560690582 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1727560690602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -198.693 CLK  " "   -3.000            -198.693 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763              -7.052 divisor:U_DIVISOR\|clk_reg  " "   -1.763              -7.052 divisor:U_DIVISOR\|clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 decoprioridad:U_DECOPRIORIDAD\|code_int\[1\]  " "    0.443               0.000 decoprioridad:U_DECOPRIORIDAD\|code_int\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1727560690622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1727560690622 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1727560691307 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1727560691307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1727560691549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 28 15:58:11 2024 " "Processing ended: Sat Sep 28 15:58:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1727560691549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1727560691549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1727560691549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1727560691549 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1727560692898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1727560692901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 28 15:58:12 2024 " "Processing started: Sat Sep 28 15:58:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1727560692901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1727560692901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off registrogeneral -c registrogeneral " "Command: quartus_eda --read_settings_files=off --write_settings_files=off registrogeneral -c registrogeneral" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1727560692901 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registrogeneral_8l_1000mv_85c_slow.vho G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/simulation/modelsim/ simulation " "Generated file registrogeneral_8l_1000mv_85c_slow.vho in folder \"G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1727560693346 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registrogeneral_8l_1000mv_0c_slow.vho G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/simulation/modelsim/ simulation " "Generated file registrogeneral_8l_1000mv_0c_slow.vho in folder \"G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1727560693439 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registrogeneral_min_1000mv_0c_fast.vho G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/simulation/modelsim/ simulation " "Generated file registrogeneral_min_1000mv_0c_fast.vho in folder \"G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1727560693513 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registrogeneral.vho G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/simulation/modelsim/ simulation " "Generated file registrogeneral.vho in folder \"G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1727560693585 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registrogeneral_8l_1000mv_85c_vhd_slow.sdo G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/simulation/modelsim/ simulation " "Generated file registrogeneral_8l_1000mv_85c_vhd_slow.sdo in folder \"G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1727560693663 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registrogeneral_8l_1000mv_0c_vhd_slow.sdo G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/simulation/modelsim/ simulation " "Generated file registrogeneral_8l_1000mv_0c_vhd_slow.sdo in folder \"G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1727560693742 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registrogeneral_min_1000mv_0c_vhd_fast.sdo G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/simulation/modelsim/ simulation " "Generated file registrogeneral_min_1000mv_0c_vhd_fast.sdo in folder \"G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1727560693819 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "registrogeneral_vhd.sdo G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/simulation/modelsim/ simulation " "Generated file registrogeneral_vhd.sdo in folder \"G:/Mi unidad/5TO/DSD/PRACTICAS/Practica2/registrogeneral/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1727560693897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1727560694045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 28 15:58:14 2024 " "Processing ended: Sat Sep 28 15:58:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1727560694045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1727560694045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1727560694045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1727560694045 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1727560694711 ""}
