INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4lite_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memstream_axi_wrapper
WARNING: [VRFC 10-8434] closing label :memstream_axi_wrapper is only allowed in SystemVerilog mode [/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v:123]
WARNING: [VRFC 10-8434] closing label :memstream_axi_wrapper is only allowed in SystemVerilog mode [/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim/finn_design_MVAU_hls_0_wstrm_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_0_wstrm_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_4/sim/finn_design_fifo_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_fifo_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_1_0/sim/finn_design_StreamingFIFO_rtl_2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/sim/finn_design_ConvolutionInputGenerator_rtl_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_ConvolutionInputGenerator_rtl_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_5/sim/finn_design_fifo_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_fifo_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_6/sim/finn_design_fifo_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_fifo_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_7/sim/finn_design_fifo_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_fifo_7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_8/sim/finn_design_fifo_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_fifo_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_4_0/sim/finn_design_StreamingFIFO_rtl_3_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_3_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_14s_14_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mac_muladd_4ns_4s_14s_14_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mac_muladd_4ns_4s_14s_14_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_regslice_both
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_sparsemux_601_9_4_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_sparsemux_601_9_4_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim/finn_design_MVAU_hls_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim/finn_design_MVAU_hls_1_wstrm_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_1_wstrm_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim/finn_design_StreamingFIFO_rtl_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/sim/finn_design_ConvolutionInputGenerator_rtl_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_ConvolutionInputGenerator_rtl_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0_0/sim/finn_design_StreamingFIFO_rtl_5_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_5_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_1_0/sim/finn_design_StreamingFIFO_rtl_5_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_5_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_14s_14_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_mac_muladd_4ns_4s_14s_14_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_mac_muladd_4ns_4s_14s_14_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_regslice_both
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_sparsemux_901_9_4_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_sparsemux_901_9_4_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/sim/finn_design_MVAU_hls_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/sim/finn_design_MVAU_hls_2_wstrm_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_2_wstrm_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim/finn_design_StreamingFIFO_rtl_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_3_0/sim/finn_design_ConvolutionInputGenerator_rtl_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_ConvolutionInputGenerator_rtl_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim/finn_design_StreamingFIFO_rtl_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_regslice_both
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_sparsemux_433_8_4_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_sparsemux_433_8_4_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/sim/finn_design_MVAU_hls_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/sim/finn_design_MVAU_hls_3_wstrm_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_3_wstrm_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/sim/finn_design_StreamingFIFO_rtl_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_4_0/sim/finn_design_ConvolutionInputGenerator_rtl_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_ConvolutionInputGenerator_rtl_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/sim/finn_design_StreamingFIFO_rtl_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_mac_muladd_4ns_4s_14s_14_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_mac_muladd_4ns_4s_14s_14_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_mac_muladd_4ns_4s_14s_14_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_regslice_both
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_sparsemux_577_9_4_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_sparsemux_577_9_4_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_4_0/sim/finn_design_MVAU_hls_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_4_wstrm_0/sim/finn_design_MVAU_hls_4_wstrm_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_4_wstrm_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/sim/finn_design_StreamingFIFO_rtl_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_mac_muladd_4ns_4s_11s_11_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_mac_muladd_4ns_4s_11s_11_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_mac_muladd_4ns_4s_11s_11_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_regslice_both
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_sparsemux_65_5_4_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_sparsemux_65_5_4_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_5_0/sim/finn_design_MVAU_hls_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_5_wstrm_0/sim/finn_design_MVAU_hls_5_wstrm_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_5_wstrm_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/sim/finn_design_StreamingFIFO_rtl_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_mac_muladd_4ns_4s_12s_12_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_mac_muladd_4ns_4s_12s_12_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_mac_muladd_4ns_4s_12s_12_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_regslice_both
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_sparsemux_101_6_4_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_sparsemux_101_6_4_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_6_0/sim/finn_design_MVAU_hls_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_6_wstrm_0/sim/finn_design_MVAU_hls_6_wstrm_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_6_wstrm_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/sim/finn_design_StreamingFIFO_rtl_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_mac_muladd_4ns_4s_11s_11_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_mac_muladd_4ns_4s_11s_11_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_mac_muladd_4ns_4s_11s_11_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_regslice_both
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_sparsemux_51_5_4_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_sparsemux_51_5_4_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_7_0/sim/finn_design_MVAU_hls_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_7_wstrm_0/sim/finn_design_MVAU_hls_7_wstrm_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_7_wstrm_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/sim/finn_design_StreamingFIFO_rtl_13_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_13_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/sim/finn_design_MVAU_rtl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_MVAU_rtl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/sim/finn_design_MVAU_rtl_0_wstrm_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_MVAU_rtl_0_wstrm_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/sim/finn_design_StreamingFIFO_rtl_14_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_14_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVAU_hls_0_imp_7OH4JA
INFO: [VRFC 10-311] analyzing module MVAU_hls_1_imp_ZIW0NT
INFO: [VRFC 10-311] analyzing module MVAU_hls_2_imp_1WP2WTL
INFO: [VRFC 10-311] analyzing module MVAU_hls_3_imp_U0RWZQ
INFO: [VRFC 10-311] analyzing module MVAU_hls_4_imp_6UFUIX
INFO: [VRFC 10-311] analyzing module MVAU_hls_5_imp_10D3G9Y
INFO: [VRFC 10-311] analyzing module MVAU_hls_6_imp_1VUVQAE
INFO: [VRFC 10-311] analyzing module MVAU_hls_7_imp_UUTMEX
INFO: [VRFC 10-311] analyzing module MVAU_rtl_0_imp_1DNJB9Y
INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_1_0_imp_63VN1H
INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_1_1_imp_13AVZT6
INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_1_2_imp_1XFEDQ2
INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_1_3_imp_R31YFP
INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_2_0_imp_TIN64E
INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_3_0_imp_1WNHJUW
INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_3_1_imp_U6M6QV
INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_3_2_imp_7L1ZKN
INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_3_3_imp_ZS1U7S
INFO: [VRFC 10-311] analyzing module finn_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finn_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petertso/Documents/753-FPGA/finn_design/finn_design.srcs/sim_1/new/tb_finn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_finn
