#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002a3cebfa470 .scope module, "tb_TrgOutCtrl" "tb_TrgOutCtrl" 2 5;
 .timescale -9 -12;
P_000002a3ceb8ed30 .param/l "CHK_PULSE_WIDTH" 0 2 10, +C4<00000000000000000000000000110010>;
P_000002a3ceb8ed68 .param/l "IDLE" 0 2 11, +C4<00000000000000000000000000000000>;
P_000002a3ceb8eda0 .param/l "PERIOD" 0 2 8, +C4<00000000000000000000000000010100>;
P_000002a3ceb8edd8 .param/l "TRG_PULSE_WIDTH" 0 2 9, +C4<00000000000000000000000000010100>;
v000002a3cec76da0_0 .var "busy_ignore_in", 0 0;
v000002a3cec76300_0 .var "busy_syn_in", 1 0;
v000002a3cec76ee0_0 .var "clk_in", 0 0;
v000002a3cec76620_0 .var "coincid_trg_in", 0 0;
v000002a3cec76f80_0 .var "cycled_trg_in", 0 0;
v000002a3cec76760_0 .var "eff_trg_cnt_in", 15 0;
v000002a3cec773e0_0 .net "eff_trg_out", 0 0, L_000002a3cec03730;  1 drivers
v000002a3cec77480_0 .var "ext_trg_syn_in", 0 0;
v000002a3cec77b60_0 .var "logic_burst_sel_in", 1 0;
v000002a3cec77520_0 .var "pmu_busy_in", 0 0;
v000002a3cec77d40_0 .var "rst_in", 0 0;
v000002a3cec775c0_0 .var "trg_dead_time_in", 7 0;
v000002a3cec77660_0 .var "trg_enb_in", 0 0;
v000002a3cec778e0_0 .net "trg_out_N_CsI_track_a", 0 0, L_000002a3cec031f0;  1 drivers
v000002a3cec77ac0_0 .net "trg_out_N_CsI_track_b", 0 0, L_000002a3cec02e70;  1 drivers
v000002a3cec77700_0 .net "trg_out_N_Si1_a", 0 0, L_000002a3cec03490;  1 drivers
v000002a3cec777a0_0 .net "trg_out_N_Si1_b", 0 0, L_000002a3cec03810;  1 drivers
v000002a3cec77e80_0 .net "trg_out_N_Si2_a", 0 0, L_000002a3cec03880;  1 drivers
v000002a3cec78c00_0 .net "trg_out_N_Si2_b", 0 0, L_000002a3cec02b60;  1 drivers
v000002a3cec788e0_0 .net "trg_out_N_acd_a", 0 0, L_000002a3cec029a0;  1 drivers
v000002a3cec79ce0_0 .net "trg_out_N_acd_b", 0 0, L_000002a3cec037a0;  1 drivers
v000002a3cec79060_0 .net "trg_out_N_cal_fee_1_a", 0 0, L_000002a3cec02c40;  1 drivers
v000002a3cec78e80_0 .net "trg_out_N_cal_fee_1_b", 0 0, L_000002a3cec02cb0;  1 drivers
v000002a3cec79920_0 .net "trg_out_N_cal_fee_2_a", 0 0, L_000002a3cec02d90;  1 drivers
v000002a3cec78ca0_0 .net "trg_out_N_cal_fee_2_b", 0 0, L_000002a3cec02d20;  1 drivers
v000002a3cec78520_0 .net "trg_out_N_cal_fee_3_a", 0 0, L_000002a3cec02e00;  1 drivers
v000002a3cec79a60_0 .net "trg_out_N_cal_fee_3_b", 0 0, L_000002a3cec02ee0;  1 drivers
v000002a3cec78ac0_0 .net "trg_out_N_cal_fee_4_a", 0 0, L_000002a3cec7b150;  1 drivers
v000002a3cec79b00_0 .net "trg_out_N_cal_fee_4_b", 0 0, L_000002a3cec7acf0;  1 drivers
S_000002a3cebfa600 .scope module, "u_TrgOutCtrl" "TrgOutCtrl" 2 140, 3 12 0, S_000002a3cebfa470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "coincid_trg_in";
    .port_info 3 /INPUT 1 "ext_trg_syn_in";
    .port_info 4 /INPUT 1 "cycled_trg_in";
    .port_info 5 /INPUT 2 "busy_syn_in";
    .port_info 6 /INPUT 1 "busy_ignore_in";
    .port_info 7 /INPUT 2 "logic_burst_sel_in";
    .port_info 8 /INPUT 1 "pmu_busy_in";
    .port_info 9 /INPUT 1 "trg_enb_in";
    .port_info 10 /INPUT 8 "trg_dead_time_in";
    .port_info 11 /INPUT 16 "eff_trg_cnt_in";
    .port_info 12 /OUTPUT 1 "eff_trg_out";
    .port_info 13 /OUTPUT 1 "trg_out_N_acd_a";
    .port_info 14 /OUTPUT 1 "trg_out_N_acd_b";
    .port_info 15 /OUTPUT 1 "trg_out_N_CsI_track_a";
    .port_info 16 /OUTPUT 1 "trg_out_N_CsI_track_b";
    .port_info 17 /OUTPUT 1 "trg_out_N_Si1_a";
    .port_info 18 /OUTPUT 1 "trg_out_N_Si1_b";
    .port_info 19 /OUTPUT 1 "trg_out_N_Si2_a";
    .port_info 20 /OUTPUT 1 "trg_out_N_Si2_b";
    .port_info 21 /OUTPUT 1 "trg_out_N_cal_fee_1_a";
    .port_info 22 /OUTPUT 1 "trg_out_N_cal_fee_1_b";
    .port_info 23 /OUTPUT 1 "trg_out_N_cal_fee_2_a";
    .port_info 24 /OUTPUT 1 "trg_out_N_cal_fee_2_b";
    .port_info 25 /OUTPUT 1 "trg_out_N_cal_fee_3_a";
    .port_info 26 /OUTPUT 1 "trg_out_N_cal_fee_3_b";
    .port_info 27 /OUTPUT 1 "trg_out_N_cal_fee_4_a";
    .port_info 28 /OUTPUT 1 "trg_out_N_cal_fee_4_b";
P_000002a3cec1fb40 .param/l "BURST_MODE" 0 3 55, +C4<00000000000000000000000000000100>;
P_000002a3cec1fb78 .param/l "CHECK_SI_BUSY" 0 3 53, +C4<00000000000000000000000000000010>;
P_000002a3cec1fbb0 .param/l "CHK_PULSE_WIDTH" 0 3 35, +C4<00000000000000000000000000110010>;
P_000002a3cec1fbe8 .param/l "DEADTIME_UNIT_10MS" 0 3 36, +C4<00000000000000000000000111110100>;
P_000002a3cec1fc20 .param/l "IDLE" 0 3 51, +C4<00000000000000000000000000000000>;
P_000002a3cec1fc58 .param/l "IGNORE_SI_BUSY" 0 3 54, +C4<00000000000000000000000000000011>;
P_000002a3cec1fc90 .param/l "SEND_TRG" 0 3 58, +C4<00000000000000000000000000000111>;
P_000002a3cec1fcc8 .param/l "SEND_TRG_CHK" 0 3 59, +C4<00000000000000000000000000001000>;
P_000002a3cec1fd00 .param/l "TRG_PULSE_WIDTH" 0 3 34, +C4<00000000000000000000000000010100>;
P_000002a3cec1fd38 .param/l "WAIT_DEAD_TIME" 0 3 52, +C4<00000000000000000000000000000001>;
P_000002a3cec1fd70 .param/l "WAIT_PMU_BUSY" 0 3 56, +C4<00000000000000000000000000000101>;
P_000002a3cec1fda8 .param/l "WAIT_TRG" 0 3 57, +C4<00000000000000000000000000000110>;
L_000002a3cec02af0 .functor OR 1, L_000002a3cec79ba0, L_000002a3cec7a140, C4<0>, C4<0>;
L_000002a3cec03730 .functor BUFZ 1, v000002a3cec77a20_0, C4<0>, C4<0>, C4<0>;
L_000002a3cec029a0 .functor NOT 1, v000002a3cec76580_0, C4<0>, C4<0>, C4<0>;
L_000002a3cec037a0 .functor NOT 1, v000002a3cec76580_0, C4<0>, C4<0>, C4<0>;
L_000002a3cec031f0 .functor NOT 1, v000002a3cec76580_0, C4<0>, C4<0>, C4<0>;
L_000002a3cec02e70 .functor NOT 1, v000002a3cec76580_0, C4<0>, C4<0>, C4<0>;
L_000002a3cec03490 .functor NOT 1, v000002a3cec76580_0, C4<0>, C4<0>, C4<0>;
L_000002a3cec03810 .functor NOT 1, v000002a3cec76580_0, C4<0>, C4<0>, C4<0>;
L_000002a3cec03880 .functor NOT 1, v000002a3cec76580_0, C4<0>, C4<0>, C4<0>;
L_000002a3cec02b60 .functor NOT 1, v000002a3cec76580_0, C4<0>, C4<0>, C4<0>;
L_000002a3cec02c40 .functor NOT 1, v000002a3cec76580_0, C4<0>, C4<0>, C4<0>;
L_000002a3cec02cb0 .functor NOT 1, v000002a3cec76580_0, C4<0>, C4<0>, C4<0>;
L_000002a3cec02d90 .functor NOT 1, v000002a3cec76580_0, C4<0>, C4<0>, C4<0>;
L_000002a3cec02d20 .functor NOT 1, v000002a3cec76580_0, C4<0>, C4<0>, C4<0>;
L_000002a3cec02e00 .functor NOT 1, v000002a3cec76580_0, C4<0>, C4<0>, C4<0>;
L_000002a3cec02ee0 .functor NOT 1, v000002a3cec76580_0, C4<0>, C4<0>, C4<0>;
L_000002a3cec7b150 .functor NOT 1, v000002a3cec76580_0, C4<0>, C4<0>, C4<0>;
L_000002a3cec7acf0 .functor NOT 1, v000002a3cec76580_0, C4<0>, C4<0>, C4<0>;
v000002a3cebccfc0_0 .net *"_ivl_1", 0 0, L_000002a3cec79ba0;  1 drivers
v000002a3cebcd880_0 .net *"_ivl_3", 0 0, L_000002a3cec7a140;  1 drivers
v000002a3cebcdce0_0 .net "busy_ignore_in", 0 0, v000002a3cec76da0_0;  1 drivers
v000002a3cebcda60_0 .net "busy_syn_in", 1 0, v000002a3cec76300_0;  1 drivers
v000002a3cebcdb00_0 .var "c_state", 3 0;
v000002a3cebcdba0_0 .net "clk_in", 0 0, v000002a3cec76ee0_0;  1 drivers
v000002a3cebcdd80_0 .net "coincid_trg_in", 0 0, v000002a3cec76620_0;  1 drivers
v000002a3cebcde20_0 .var "coincid_trg_in_r", 0 0;
v000002a3cec77340_0 .net "cycled_trg_in", 0 0, v000002a3cec76f80_0;  1 drivers
v000002a3cec768a0_0 .var "daq_busy_r", 0 0;
v000002a3cec76c60_0 .net "eff_trg_cnt_in", 15 0, v000002a3cec76760_0;  1 drivers
v000002a3cec76e40_0 .net "eff_trg_out", 0 0, L_000002a3cec03730;  alias, 1 drivers
v000002a3cec77a20_0 .var "eff_trg_sig", 0 0;
v000002a3cec76940_0 .net "ext_trg_syn_in", 0 0, v000002a3cec77480_0;  1 drivers
v000002a3cec77980_0 .net "logic_burst_sel_in", 1 0, v000002a3cec77b60_0;  1 drivers
v000002a3cec76120_0 .var "n_state", 3 0;
v000002a3cec770c0_0 .net "pmu_busy_in", 0 0, v000002a3cec77520_0;  1 drivers
v000002a3cec77f20_0 .net "rst_in", 0 0, v000002a3cec77d40_0;  1 drivers
v000002a3cec77160_0 .net "si_busy_sig", 0 0, L_000002a3cec02af0;  1 drivers
v000002a3cec766c0_0 .var "trg_chksig_width_cnt", 7 0;
v000002a3cec77c00_0 .var "trg_dead_time_cnt", 19 0;
v000002a3cec77200_0 .net "trg_dead_time_in", 7 0, v000002a3cec775c0_0;  1 drivers
v000002a3cec769e0_0 .net "trg_enb_in", 0 0, v000002a3cec77660_0;  1 drivers
v000002a3cec77020_0 .net "trg_out_N_CsI_track_a", 0 0, L_000002a3cec031f0;  alias, 1 drivers
v000002a3cec77de0_0 .net "trg_out_N_CsI_track_b", 0 0, L_000002a3cec02e70;  alias, 1 drivers
v000002a3cec76b20_0 .net "trg_out_N_Si1_a", 0 0, L_000002a3cec03490;  alias, 1 drivers
v000002a3cec77840_0 .net "trg_out_N_Si1_b", 0 0, L_000002a3cec03810;  alias, 1 drivers
v000002a3cec763a0_0 .net "trg_out_N_Si2_a", 0 0, L_000002a3cec03880;  alias, 1 drivers
v000002a3cec77ca0_0 .net "trg_out_N_Si2_b", 0 0, L_000002a3cec02b60;  alias, 1 drivers
v000002a3cec76800_0 .net "trg_out_N_acd_a", 0 0, L_000002a3cec029a0;  alias, 1 drivers
v000002a3cec76440_0 .net "trg_out_N_acd_b", 0 0, L_000002a3cec037a0;  alias, 1 drivers
v000002a3cec76260_0 .net "trg_out_N_cal_fee_1_a", 0 0, L_000002a3cec02c40;  alias, 1 drivers
v000002a3cec772a0_0 .net "trg_out_N_cal_fee_1_b", 0 0, L_000002a3cec02cb0;  alias, 1 drivers
v000002a3cec76a80_0 .net "trg_out_N_cal_fee_2_a", 0 0, L_000002a3cec02d90;  alias, 1 drivers
v000002a3cec76bc0_0 .net "trg_out_N_cal_fee_2_b", 0 0, L_000002a3cec02d20;  alias, 1 drivers
v000002a3cec76080_0 .net "trg_out_N_cal_fee_3_a", 0 0, L_000002a3cec02e00;  alias, 1 drivers
v000002a3cec764e0_0 .net "trg_out_N_cal_fee_3_b", 0 0, L_000002a3cec02ee0;  alias, 1 drivers
v000002a3cec76d00_0 .net "trg_out_N_cal_fee_4_a", 0 0, L_000002a3cec7b150;  alias, 1 drivers
v000002a3cec761c0_0 .net "trg_out_N_cal_fee_4_b", 0 0, L_000002a3cec7acf0;  alias, 1 drivers
v000002a3cec76580_0 .var "trg_send_r", 0 0;
E_000002a3cec16e90 .event posedge, v000002a3cebcdba0_0;
E_000002a3cec16250/0 .event anyedge, v000002a3cec77980_0, v000002a3cec770c0_0, v000002a3cebcdce0_0, v000002a3cebcda60_0;
E_000002a3cec16250/1 .event anyedge, v000002a3cec76c60_0, v000002a3cec77200_0, v000002a3cec77c00_0, v000002a3cec766c0_0;
E_000002a3cec16250/2 .event anyedge, v000002a3cebcde20_0, v000002a3cebcdd80_0, v000002a3cec76940_0, v000002a3cec77340_0;
E_000002a3cec16250/3 .event anyedge, v000002a3cec769e0_0, v000002a3cebcdb00_0;
E_000002a3cec16250 .event/or E_000002a3cec16250/0, E_000002a3cec16250/1, E_000002a3cec16250/2, E_000002a3cec16250/3;
L_000002a3cec79ba0 .part v000002a3cec76300_0, 1, 1;
L_000002a3cec7a140 .part v000002a3cec76300_0, 0, 1;
    .scope S_000002a3cebfa600;
T_0 ;
    %wait E_000002a3cec16e90;
    %load/vec4 v000002a3cec77f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a3cebcdb00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002a3cec76120_0;
    %assign/vec4 v000002a3cebcdb00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002a3cebfa600;
T_1 ;
    %wait E_000002a3cec16250;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
    %load/vec4 v000002a3cebcdb00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
    %jmp T_1.10;
T_1.0 ;
    %load/vec4 v000002a3cec769e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
T_1.12 ;
    %jmp T_1.10;
T_1.1 ;
    %load/vec4 v000002a3cec77980_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v000002a3cebcdce0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
T_1.16 ;
T_1.14 ;
    %jmp T_1.10;
T_1.2 ;
    %load/vec4 v000002a3cec77200_0;
    %pad/u 32;
    %muli 500, 0, 32;
    %load/vec4 v000002a3cec77c00_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_1.17, 5;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
T_1.18 ;
    %jmp T_1.10;
T_1.3 ;
    %load/vec4 v000002a3cec77200_0;
    %pad/u 32;
    %muli 500, 0, 32;
    %load/vec4 v000002a3cec77c00_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_1.19, 5;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
T_1.20 ;
    %jmp T_1.10;
T_1.4 ;
    %load/vec4 v000002a3cec77160_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
T_1.22 ;
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v000002a3cec770c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.23, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
    %jmp T_1.24;
T_1.23 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
T_1.24 ;
    %jmp T_1.10;
T_1.6 ;
    %load/vec4 v000002a3cec769e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.28, 10;
    %load/vec4 v000002a3cec770c0_0;
    %inv;
    %and;
T_1.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.27, 9;
    %load/vec4 v000002a3cec77160_0;
    %inv;
    %and;
T_1.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.25, 8;
    %load/vec4 v000002a3cebcdd80_0;
    %load/vec4 v000002a3cebcde20_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/1 T_1.32, 8;
    %load/vec4 v000002a3cec76940_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.32;
    %jmp/1 T_1.31, 8;
    %load/vec4 v000002a3cec77340_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.31;
    %jmp/0 T_1.29, 8;
    %pushi/vec4 7, 0, 32;
    %jmp/1 T_1.30, 8;
T_1.29 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_1.30, 8;
 ; End of false expr.
    %blend;
T_1.30;
    %pad/s 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
    %jmp T_1.26;
T_1.25 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
T_1.26 ;
    %jmp T_1.10;
T_1.7 ;
    %load/vec4 v000002a3cec766c0_0;
    %pad/u 32;
    %cmpi/u 19, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.33, 5;
    %load/vec4 v000002a3cec76c60_0;
    %parti/s 12, 0, 2;
    %cmpi/e 0, 0, 12;
    %jmp/0xz  T_1.35, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
    %jmp T_1.36;
T_1.35 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
T_1.36 ;
    %jmp T_1.34;
T_1.33 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
T_1.34 ;
    %jmp T_1.10;
T_1.8 ;
    %load/vec4 v000002a3cec766c0_0;
    %pad/u 32;
    %cmpi/u 59, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.37, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
    %jmp T_1.38;
T_1.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002a3cec76120_0, 0, 4;
T_1.38 ;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002a3cebfa600;
T_2 ;
    %wait E_000002a3cec16e90;
    %load/vec4 v000002a3cec77f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cebcde20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002a3cebcdd80_0;
    %assign/vec4 v000002a3cebcde20_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002a3cebfa600;
T_3 ;
    %wait E_000002a3cec16e90;
    %load/vec4 v000002a3cec77f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec76580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec77a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec768a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a3cec766c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000002a3cec77c00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002a3cebcdb00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec76580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec77a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec768a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a3cec766c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000002a3cec77c00_0, 0;
    %jmp T_3.12;
T_3.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a3cec766c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000002a3cec77c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec76580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec77a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec768a0_0, 0;
    %jmp T_3.12;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec77a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec76580_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000002a3cec77c00_0, 0;
    %jmp T_3.12;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec77a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec76580_0, 0;
    %load/vec4 v000002a3cec77200_0;
    %pad/u 32;
    %muli 500, 0, 32;
    %load/vec4 v000002a3cec77c00_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_3.13, 5;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000002a3cec77c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec768a0_0, 0;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v000002a3cec77c00_0;
    %addi 1, 0, 20;
    %assign/vec4 v000002a3cec77c00_0, 0;
T_3.14 ;
    %jmp T_3.12;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec77a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec76580_0, 0;
    %load/vec4 v000002a3cec77200_0;
    %pad/u 32;
    %muli 500, 0, 32;
    %load/vec4 v000002a3cec77c00_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_3.15, 5;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000002a3cec77c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec768a0_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v000002a3cec77c00_0;
    %addi 1, 0, 20;
    %assign/vec4 v000002a3cec77c00_0, 0;
T_3.16 ;
    %jmp T_3.12;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec77a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec76580_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000002a3cec77c00_0, 0;
    %jmp T_3.12;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec77a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec76580_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000002a3cec77c00_0, 0;
    %jmp T_3.12;
T_3.8 ;
    %load/vec4 v000002a3cec769e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.20, 10;
    %load/vec4 v000002a3cec770c0_0;
    %inv;
    %and;
T_3.20;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.19, 9;
    %load/vec4 v000002a3cec77160_0;
    %inv;
    %and;
T_3.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %load/vec4 v000002a3cebcdd80_0;
    %load/vec4 v000002a3cebcde20_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/1 T_3.22, 8;
    %load/vec4 v000002a3cec76940_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.22;
    %flag_get/vec4 8;
    %jmp/1 T_3.21, 8;
    %load/vec4 v000002a3cec77340_0;
    %or;
T_3.21;
    %assign/vec4 v000002a3cec76580_0, 0;
    %load/vec4 v000002a3cebcdd80_0;
    %load/vec4 v000002a3cebcde20_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/1 T_3.24, 8;
    %load/vec4 v000002a3cec76940_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.24;
    %flag_get/vec4 8;
    %jmp/1 T_3.23, 8;
    %load/vec4 v000002a3cec77340_0;
    %or;
T_3.23;
    %assign/vec4 v000002a3cec77a20_0, 0;
    %load/vec4 v000002a3cebcdd80_0;
    %load/vec4 v000002a3cebcde20_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/1 T_3.26, 8;
    %load/vec4 v000002a3cec76940_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.26;
    %flag_get/vec4 8;
    %jmp/1 T_3.25, 8;
    %load/vec4 v000002a3cec77340_0;
    %or;
T_3.25;
    %assign/vec4 v000002a3cec768a0_0, 0;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec76580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec77a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec768a0_0, 0;
T_3.18 ;
    %jmp T_3.12;
T_3.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec77a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3cec768a0_0, 0;
    %load/vec4 v000002a3cec766c0_0;
    %pad/u 32;
    %cmpi/u 19, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.27, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec76580_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a3cec766c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000002a3cec77c00_0, 0;
    %jmp T_3.28;
T_3.27 ;
    %load/vec4 v000002a3cec766c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002a3cec766c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3cec76580_0, 0;
T_3.28 ;
    %jmp T_3.12;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec77a20_0, 0;
    %load/vec4 v000002a3cec766c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002a3cec766c0_0, 0;
    %load/vec4 v000002a3cec77c00_0;
    %addi 1, 0, 20;
    %assign/vec4 v000002a3cec77c00_0, 0;
    %load/vec4 v000002a3cec766c0_0;
    %pad/u 32;
    %cmpi/u 59, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.29, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3cec76580_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %load/vec4 v000002a3cec766c0_0;
    %cmpi/u 9, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.31, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3cec76580_0, 0;
T_3.31 ;
T_3.30 ;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002a3cebfa470;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a3cec76ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a3cec77d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a3cec76620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a3cec77480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a3cec76f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a3cec77660_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000002a3cec775c0_0, 0, 8;
    %pushi/vec4 12, 0, 16;
    %store/vec4 v000002a3cec76760_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a3cec76300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a3cec76da0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a3cec77b60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a3cec77520_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000002a3cebfa470;
T_5 ;
    %vpi_call 2 41 "$dumpfile", "./tb_TrgOutCtrl.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002a3cebfa470 {0 0 0};
    %delay 2000000000, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000002a3cebfa470;
T_6 ;
T_6.0 ;
    %delay 10000, 0;
    %load/vec4 v000002a3cec76ee0_0;
    %inv;
    %store/vec4 v000002a3cec76ee0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000002a3cebfa470;
T_7 ;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a3cec77d40_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000002a3cebfa470;
T_8 ;
    %pushi/vec4 3000, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 221000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a3cec76620_0, 0, 1;
    %delay 160000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a3cec76620_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a3cec76620_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000002a3cebfa470;
T_9 ;
    %pushi/vec4 3000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 210000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a3cec77480_0, 0, 1;
    %delay 260000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a3cec77480_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a3cec77480_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000002a3cebfa470;
T_10 ;
    %pushi/vec4 3000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 309000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a3cec76f80_0, 0, 1;
    %delay 160000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a3cec76f80_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a3cec76f80_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000002a3cebfa470;
T_11 ;
    %pushi/vec4 3000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 209000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002a3cec76300_0, 4, 1;
    %delay 60000000, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002a3cec76300_0, 4, 1;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002a3cec76300_0, 4, 1;
    %end;
    .thread T_11;
    .scope S_000002a3cebfa470;
T_12 ;
    %pushi/vec4 3000, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 126000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002a3cec76300_0, 4, 1;
    %delay 60000000, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002a3cec76300_0, 4, 1;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002a3cec76300_0, 4, 1;
    %end;
    .thread T_12;
    .scope S_000002a3cebfa470;
T_13 ;
    %pushi/vec4 3000, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 240000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a3cec77520_0, 0, 1;
    %delay 160000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a3cec77520_0, 0, 1;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a3cec77520_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_000002a3cebfa470;
T_14 ;
    %delay 59000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a3cec77660_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_000002a3cebfa470;
T_15 ;
    %delay 202000000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002a3cec76760_0, 0, 16;
    %delay 150000000, 0;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000002a3cec76760_0, 0, 16;
    %delay 150000000, 0;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v000002a3cec76760_0, 0, 16;
    %delay 150000000, 0;
    %pushi/vec4 2000, 0, 16;
    %store/vec4 v000002a3cec76760_0, 0, 16;
    %delay 150000000, 0;
    %pushi/vec4 4095, 0, 16;
    %store/vec4 v000002a3cec76760_0, 0, 16;
    %delay 150000000, 0;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v000002a3cec76760_0, 0, 16;
    %delay 150000000, 0;
    %pushi/vec4 4097, 0, 16;
    %store/vec4 v000002a3cec76760_0, 0, 16;
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./tb_TrgOutCtrl.v";
    "./TrgOutCtrl.v";
