
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.354702                       # Number of seconds simulated
sim_ticks                                354702152000                       # Number of ticks simulated
final_tick                               354702152000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 523678                       # Simulator instruction rate (inst/s)
host_op_rate                                   855924                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1830655628                       # Simulator tick rate (ticks/s)
host_mem_usage                                 643704                       # Number of bytes of host memory used
host_seconds                                   193.76                       # Real time elapsed on the host
sim_insts                                   101466092                       # Number of instructions simulated
sim_ops                                     165841166                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst            186064                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           3478896                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3664960                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       186064                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          186064                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1904528                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1904528                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst              11629                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             217431                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                229060                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          119033                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               119033                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               524564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              9807936                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                10332500                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          524564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             524564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5369373                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5369373                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5369373                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              524564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             9807936                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               15701873                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                     15701873                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              219892                       # Transaction distribution
system.membus.trans_dist::ReadResp             219892                       # Transaction distribution
system.membus.trans_dist::Writeback            119033                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9168                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9168                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.physmem.port        23258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        23258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.physmem.port       553895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       553895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::system.physmem.port       577153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 577153                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.physmem.port       186064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::total       186064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.physmem.port      5383424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::total      5383424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::system.physmem.port      5569488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total             5569488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                5569488                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy           586162000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           34887000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          652293000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.cpu.workload.num_syscalls                  521                       # Number of system calls
system.cpu.numCycles                        354702152                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   101466092                       # Number of instructions committed
system.cpu.committedOps                     165841166                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             165325272                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                1181163                       # Number of float alu accesses
system.cpu.num_func_calls                     3054695                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      7614247                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    165325272                       # number of integer instructions
system.cpu.num_fp_insts                       1181163                       # number of float instructions
system.cpu.num_int_register_reads           419805034                       # number of times the integer registers were read
system.cpu.num_int_register_writes          241277957                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              1607011                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              713577                       # number of times the floating registers were written
system.cpu.num_mem_refs                      31601338                       # number of memory refs
system.cpu.num_load_insts                    23380318                       # Number of load instructions
system.cpu.num_store_insts                    8221020                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  354702152                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.replacements             10430                       # number of replacements
system.cpu.icache.tags.tagsinuse           973.249193                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           133826122                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11629                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11507.964743                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   973.249193                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.475219                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.475219                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst    133826122                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       133826122                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     133826122                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        133826122                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    133826122                       # number of overall hits
system.cpu.icache.overall_hits::total       133826122                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        11629                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11629                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        11629                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11629                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        11629                       # number of overall misses
system.cpu.icache.overall_misses::total         11629                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1232674000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1232674000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1232674000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1232674000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1232674000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1232674000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    133837751                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    133837751                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    133837751                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    133837751                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    133837751                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    133837751                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000087                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst       106000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total       106000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst       106000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total       106000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst       106000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total       106000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        11629                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11629                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        11629                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11629                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        11629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11629                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1186158000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1186158000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1186158000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1186158000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1186158000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1186158000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst       102000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       102000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst       102000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       102000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst       102000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       102000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            217175                       # number of replacements
system.cpu.dcache.tags.tagsinuse           255.971589                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            31385962                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            217431                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            144.349067                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         315364000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   255.971589                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999889                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999889                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     23174110                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23174110                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8211852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8211852                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      31385962                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31385962                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     31385962                       # number of overall hits
system.cpu.dcache.overall_hits::total        31385962                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       208263                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        208263                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9168                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9168                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       217431                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         217431                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       217431                       # number of overall misses
system.cpu.dcache.overall_misses::total        217431                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  22075887000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22075887000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    971808000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    971808000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  23047695000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23047695000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  23047695000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23047695000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     23382373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23382373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8221020                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8221020                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     31603393                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31603393                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     31603393                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31603393                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008907                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008907                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001115                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006880                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006880                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006880                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006880                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 106000.043215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 106000.043215                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data       106000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total       106000                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 106000.041392                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 106000.041392                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 106000.041392                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 106000.041392                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       119033                       # number of writebacks
system.cpu.dcache.writebacks::total            119033                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       208263                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       208263                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         9168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9168                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       217431                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       217431                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       217431                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       217431                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  21242835000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21242835000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    935136000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    935136000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  22177971000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22177971000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  22177971000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22177971000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008907                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008907                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006880                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006880                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006880                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006880                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 102000.043215                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 102000.043215                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data       102000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total       102000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 102000.041392                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102000.041392                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 102000.041392                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102000.041392                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
