#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu May  9 09:24:17 2024
# Process ID: 14472
# Current directory: C:/Users/pk/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1984
# Log file: C:/Users/pk/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/pk/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Temp/Miles/simulate_block_diagram/sim_block_diagram/sim_block_diagram.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/Pierce/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Temp/Miles/simulate_block_diagram/output/tb_model'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Pierce/AppData/Roaming/Xilinx/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Temp/Miles/simulate_block_diagram/output/tb_model'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1248.469 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Temp/Miles/simulate_block_diagram/sim_block_diagram/sim_block_diagram.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Successfully read diagram <design_1> from BD file <C:/Temp/Miles/simulate_block_diagram/sim_block_diagram/sim_block_diagram.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1248.469 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:jtag_axi:1.2 jtag_axi_0
endgroup
delete_bd_objs [get_bd_cells jtag_axi_0]
set_property board_part xilinx.com:zc702:part0:1.4 [current_project]
WARNING: [Project 1-153] The current project device 'xc7z010iclg225-1l' does not match with the device on the 'XILINX.COM:ZC702:PART0:1.4' board part. A device change to match the device on 'XILINX.COM:ZC702:PART0:1.4' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to zynq (xc7z020clg484-1)
reset_property board_connections [get_projects sim_block_diagram]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_axi_bram_ctrl_0_1 design_1_blk_mem_gen_0_1 design_1_smartconnect_0_0 design_1_axi_gpio_0_1}] -log ip_upgrade.log
Upgrading 'C:/Temp/Miles/simulate_block_diagram/sim_block_diagram/sim_block_diagram.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-3420] Updated design_1_axi_bram_ctrl_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_axi_gpio_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_blk_mem_gen_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_smartconnect_0_0 to use current project options
Wrote  : <C:\Temp\Miles\simulate_block_diagram\sim_block_diagram\sim_block_diagram.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Temp/Miles/simulate_block_diagram/sim_block_diagram/sim_block_diagram.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Temp/Miles/simulate_block_diagram/sim_block_diagram/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_axi_bram_ctrl_0_1 design_1_blk_mem_gen_0_1 design_1_smartconnect_0_0 design_1_axi_gpio_0_1}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
xhub::refresh_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:01:22 . Memory (MB): peak = 1248.469 ; gain = 0.000
xhub::refresh_catalog [xhub::get_xstores Vivado_example_project]
xhub::refresh_catalog: Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 1248.469 ; gain = 0.000
xhub::install [xhub::get_xitems xilinx.com:Vivado_example_project:zynq7000_preset:1.0]
INFO: [xhubtcl 76-32] Installing object 'xilinx.com:Vivado_example_project:zynq7000_preset:1.0' ...
INFO: [Common 17-1570] Installing object xilinx.com:Vivado_example_project:zynq7000_preset:1.0 from remote host https://github.com/Xilinx/XilinxCEDStore.git
INFO: [Common 17-1573] Object xilinx.com:Vivado_example_project:zynq7000_preset:1.0 has been installed successfully.
set_param ced.repoPaths {C:/Users/pk/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/ced_store/Vivado_example_project}
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
close_project
create_project zynq_example C:/Temp/Miles/simulate_block_diagram/zynq_example -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
set_property board_part xilinx.com:zc702:part0:1.4 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "zynq7000_preset" -mode batch
Wrote  : <C:\Temp\Miles\simulate_block_diagram\zynq_example\zynq_example.srcs\sources_1\bd\zynq7000_preset\zynq7000_preset.bd> 
instantiate_example_design -template xilinx.com:design:zynq7000_preset:1.0 -design zynq7000_preset
INFO: End of create_root_design
INFO: xilinx.com:zc702:part0:1.4 selected
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
INFO: PS7_Only preset enabled
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
INFO: [BD 41-1662] The design 'zynq7000_preset.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Temp\Miles\simulate_block_diagram\zynq_example\zynq_example.srcs\sources_1\bd\zynq7000_preset\zynq7000_preset.bd> 
VHDL Output written to : C:/Temp/Miles/simulate_block_diagram/zynq_example/zynq_example.srcs/sources_1/bd/zynq7000_preset/synth/zynq7000_preset.vhd
VHDL Output written to : C:/Temp/Miles/simulate_block_diagram/zynq_example/zynq_example.srcs/sources_1/bd/zynq7000_preset/sim/zynq7000_preset.vhd
VHDL Output written to : C:/Temp/Miles/simulate_block_diagram/zynq_example/zynq_example.srcs/sources_1/bd/zynq7000_preset/hdl/zynq7000_preset_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'C:/Temp/Miles/simulate_block_diagram/zynq_example/zynq_example.srcs/sources_1/imports/hdl/zynq7000_preset_wrapper.vhd'
instantiate_example_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1284.879 ; gain = 36.410
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
open_bd_design {C:/Temp/Miles/simulate_block_diagram/zynq_example/zynq_example.srcs/sources_1/bd/zynq7000_preset/zynq7000_preset.bd}
xhub::install [xhub::get_xitems xilinx.com:Vivado_example_project:mpsoc_preset:1.0]
INFO: [xhubtcl 76-32] Installing object 'xilinx.com:Vivado_example_project:mpsoc_preset:1.0' ...
INFO: [Common 17-1570] Installing object xilinx.com:Vivado_example_project:mpsoc_preset:1.0 from remote host https://github.com/Xilinx/XilinxCEDStore.git
INFO: [Common 17-1573] Object xilinx.com:Vivado_example_project:mpsoc_preset:1.0 has been installed successfully.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'virtex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintexu' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'kintex7' detected.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(PART_NAME =~"*xczu*" && VENDOR_NAME=="xilinx.com" )} -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts -filter {(PART_NAME =~"*xczu*" && VENDOR_NAME=="xilinx.com" )} -latest_file_version'.
set_property board_part xilinx.com:zc706:part0:1.4 [current_project]
WARNING: [Project 1-153] The current project device 'xc7z020clg484-1' does not match with the device on the 'XILINX.COM:ZC706:PART0:1.4' board part. A device change to match the device on 'XILINX.COM:ZC706:PART0:1.4' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to zynq (xc7z045ffg900-2)
reset_property board_connections [get_projects zynq_example]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:processing_system7:5.5 [get_ips  zynq7000_preset_processing_system7_0_0] -log ip_upgrade.log
Upgrading 'C:/Temp/Miles/simulate_block_diagram/zynq_example/zynq_example.srcs/sources_1/bd/zynq7000_preset/zynq7000_preset.bd'
WARNING: [PS7-6] The applied preset does not match with zc706 board preset. You may not get expected settings for zc706 board. The ZC702 preset is designed for ZC702 board.
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
INFO: [IP_Flow 19-3420] Updated zynq7000_preset_processing_system7_0_0 to use current project options
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Wrote  : <C:\Temp\Miles\simulate_block_diagram\zynq_example\zynq_example.srcs\sources_1\bd\zynq7000_preset\zynq7000_preset.bd> 
Wrote  : <C:/Temp/Miles/simulate_block_diagram/zynq_example/zynq_example.srcs/sources_1/bd/zynq7000_preset/ui/bd_bb752343.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Temp/Miles/simulate_block_diagram/zynq_example/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1327.016 ; gain = 12.297
export_ip_user_files -of_objects [get_ips zynq7000_preset_processing_system7_0_0] -no_script -sync -force -quiet
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1} CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_DMA0 {1}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 }]
report_ip_status -name ip_status 
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 }]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {0} CONFIG.PCW_USE_DMA0 {0}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-1684] Pin /processing_system7_0/M_AXI_GP0_ACLK is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets processing_system7_0_FCLK_CLK0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {0}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:jtag_axi:1.2 jtag_axi_0
endgroup
set_property location {0.5 -114 195} [get_bd_cells jtag_axi_0]
set_property location {1 -116 491} [get_bd_cells jtag_axi_0]
set_property location {1 -104 495} [get_bd_cells jtag_axi_0]
set_property location {1 -110 480} [get_bd_cells jtag_axi_0]
set_property location {1 -110 470} [get_bd_cells jtag_axi_0]
set_property location {1 -110 460} [get_bd_cells jtag_axi_0]
set_property location {1 -110 450} [get_bd_cells jtag_axi_0]
connect_bd_net [get_bd_pins jtag_axi_0/m_axi_araddr] [get_bd_pins processing_system7_0/S_AXI_HP0_AWADDR]
WARNING: [BD 41-1306] The connection to interface pin /jtag_axi_0/m_axi_araddr is being overridden by the user. This pin will not be connected as a part of interface connection M_AXI
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/S_AXI_HP0_AWADDR is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI_HP0
delete_bd_objs [get_bd_nets jtag_axi_0_m_axi_araddr]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
set_property location {1 -130 262} [get_bd_cells smartconnect_0]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
set_property location {2 -22 182} [get_bd_cells smartconnect_0]
set_property location {0.5 -188 120} [get_bd_cells jtag_axi_0]
connect_bd_intf_net [get_bd_intf_pins jtag_axi_0/M_AXI] [get_bd_intf_pins smartconnect_0/S00_AXI]
set_property location {2 -40 102} [get_bd_cells smartconnect_0]
set_property location {2 30 160} [get_bd_cells smartconnect_0]
set_property location {2 3 122} [get_bd_cells smartconnect_0]
startgroup
set_property -dict [list CONFIG.NUM_SI {1}] [get_bd_cells smartconnect_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins jtag_axi_0/aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
endgroup
assign_bd_address
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/jtag_axi_0/Data' at <0x0000_0000 [ 1G ]>.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
set_property location {3 506 -48} [get_bd_cells ila_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_PROBE3_WIDTH {6} CONFIG.C_PROBE2_WIDTH {3} CONFIG.C_PROBE1_WIDTH {8} CONFIG.C_PROBE0_WIDTH {8} CONFIG.C_NUM_OF_PROBES {4} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/probe3] [get_bd_pins processing_system7_0/S_AXI_HP0_WACOUNT]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/S_AXI_HP0_WACOUNT is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI_HP0_FIFO_CTRL
connect_bd_net [get_bd_pins ila_0/probe2] [get_bd_pins processing_system7_0/S_AXI_HP0_RACOUNT]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/S_AXI_HP0_RACOUNT is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI_HP0_FIFO_CTRL
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins processing_system7_0/S_AXI_HP0_WCOUNT]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/S_AXI_HP0_WCOUNT is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI_HP0_FIFO_CTRL
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins processing_system7_0/S_AXI_HP0_RCOUNT]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/S_AXI_HP0_RCOUNT is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI_HP0_FIFO_CTRL
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
set_property location {2 251 -24} [get_bd_cells vio_0]
set_property -dict [list CONFIG.C_NUM_PROBE_OUT {2} CONFIG.C_EN_PROBE_IN_ACTIVITY {0} CONFIG.C_NUM_PROBE_IN {0}] [get_bd_cells vio_0]
connect_bd_net [get_bd_pins vio_0/probe_out1] [get_bd_pins processing_system7_0/S_AXI_HP0_WRISSUECAP1_EN]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/S_AXI_HP0_WRISSUECAP1_EN is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI_HP0_FIFO_CTRL
connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins processing_system7_0/S_AXI_HP0_RDISSUECAP1_EN]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/S_AXI_HP0_RDISSUECAP1_EN is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI_HP0_FIFO_CTRL
connect_bd_net [get_bd_pins vio_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:\Temp\Miles\simulate_block_diagram\zynq_example\zynq_example.srcs\sources_1\bd\zynq7000_preset\zynq7000_preset.bd> 
Wrote  : <C:/Temp/Miles/simulate_block_diagram/zynq_example/zynq_example.srcs/sources_1/bd/zynq7000_preset/ui/bd_bb752343.ui> 
archive_project C:/Temp/Miles/simulate_block_diagram/zynq_example.xpr.zip -temp_dir C:/Users/pk/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-14472-DESKTOP-2CS70UD -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/pk/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-14472-DESKTOP-2CS70UD' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/pk/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-14472-DESKTOP-2CS70UD/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
