# compile vhdl design source files
vhdl xil_defaultlib  "../../../Full_Subtractor.srcs/sources_1/new/Subtractor.vhd"
vhdl xil_defaultlib  "../../../Full_Subtractor.srcs/sim_1/new/tb_Subtractor.vhd"

# Do not sort compile order
nosort
