Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9bb9a497bfa44853bdb7e174f51b6ef2 --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_10 -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-93] p is not declared under prefix sc [D:/computer_composition/MIPS54/cpu_54/cpu_54.srcs/sim_1/new/cpu_tb.v:15]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port iC3 [D:/computer_composition/MIPS54/cpu_54/cpu_54.srcs/sources_1/new/cpu.v:352]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
