$version Generated by VerilatedVcd $end
$date Wed Oct 16 04:34:51 2019
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 $ clock $end
  $var wire 32 & io_input [31:0] $end
  $var wire 32 ( io_pc [31:0] $end
  $var wire 32 ' io_pc4 [31:0] $end
  $var wire  1 % reset $end
  $scope module PC $end
   $var wire  1 $ clock $end
   $var wire 32 & io_input [31:0] $end
   $var wire 32 ( io_pc [31:0] $end
   $var wire 32 ' io_pc4 [31:0] $end
   $var wire 32 # reg$ [31:0] $end
   $var wire  1 % reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
0$
1%
b00000000000000000000000000000000 &
b00000000000000000000000000000100 '
b00000000000000000000000000000000 (
#1
1$
#2
0$
#3
1$
#4
0$
#5
1$
#6
0$
#7
1$
#8
0$
#9
1$
#10
0$
0%
b00000000000000000000000000000100 &
#11
b00000000000000000000000000000100 #
1$
b00000000000000000000000000001000 '
b00000000000000000000000000000100 (
#12
0$
#13
1$
