 
****************************************
Report : qor
Design : RISC_v
Version: K-2015.06
Date   : Thu Oct  5 01:17:48 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              74.00
  Critical Path Length:          3.65
  Critical Path Slack:           0.01
  Critical Path Clk Period:      4.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         17
  Hierarchical Port Count:       1365
  Leaf Cell Count:               7621
  Buf/Inv Cell Count:            2895
  Buf Cell Count:                1153
  Inv Cell Count:                1742
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      6306
  Sequential Cell Count:         1315
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     6557.698045
  Noncombinational Area:  6902.700223
  Buf/Inv Area:           1847.103984
  Total Buffer Area:           920.36
  Total Inverter Area:         926.74
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             13460.398268
  Design Area:           13460.398268


  Design Rules
  -----------------------------------
  Total Number of Nets:          8476
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.51
  Logic Optimization:                  7.85
  Mapping Optimization:               14.99
  -----------------------------------------
  Overall Compile Time:               26.95
  Overall Compile Wall Clock Time:    27.17

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
