INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/ID_IE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_IE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/IE_IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IE_IM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/IM_IW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_IW
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/conflict_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conflict_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_4k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/dmux_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im_4k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/left_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/mux_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hejunwen/Assembly_Line/Assembly_Line/Assembly_Line.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
