# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Uniciclo_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Documentos/Faculdade/OAC/Trab3/Uniclico/RISCV_Uniciclo_Pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:09 on May 23,2021
# vcom -reportprogress 300 -93 -work work D:/Documentos/Faculdade/OAC/Trab3/Uniclico/RISCV_Uniciclo_Pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package RISCV_Uniciclo_Pkg
# End time: 01:14:09 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Documentos/Faculdade/OAC/Trab3/Uniclico/control_alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:09 on May 23,2021
# vcom -reportprogress 300 -93 -work work D:/Documentos/Faculdade/OAC/Trab3/Uniclico/control_alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_alu
# -- Compiling architecture RTL_ula of control_alu
# End time: 01:14:10 on May 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Documentos/Faculdade/OAC/Trab3/Uniclico/control.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:10 on May 23,2021
# vcom -reportprogress 300 -93 -work work D:/Documentos/Faculdade/OAC/Trab3/Uniclico/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlador
# -- Compiling architecture RTL of controlador
# End time: 01:14:10 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Documentos/Faculdade/OAC/Trab3/Uniclico/ularv.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:10 on May 23,2021
# vcom -reportprogress 300 -93 -work work D:/Documentos/Faculdade/OAC/Trab3/Uniclico/ularv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ulaRV
# -- Compiling architecture ula_arc of ulaRV
# End time: 01:14:10 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Documentos/Faculdade/OAC/Trab3/Uniclico/somador32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:10 on May 23,2021
# vcom -reportprogress 300 -93 -work work D:/Documentos/Faculdade/OAC/Trab3/Uniclico/somador32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity somador_32
# -- Compiling architecture RTL of somador_32
# End time: 01:14:10 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Documentos/Faculdade/OAC/Trab3/Uniclico/PC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:10 on May 23,2021
# vcom -reportprogress 300 -93 -work work D:/Documentos/Faculdade/OAC/Trab3/Uniclico/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture RTL of PC
# End time: 01:14:10 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mux2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:10 on May 23,2021
# vcom -reportprogress 300 -93 -work work D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2
# -- Compiling architecture comportamental of mux2
# End time: 01:14:10 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_rv.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:10 on May 23,2021
# vcom -reportprogress 300 -93 -work work D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_rv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem_rv
# -- Compiling architecture RTL of mem_rv
# End time: 01:14:10 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:10 on May 23,2021
# vcom -reportprogress 300 -93 -work work D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity mem_ROM_rv
# -- Compiling architecture RTL of mem_ROM_rv
# End time: 01:14:10 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Documentos/Faculdade/OAC/Trab3/Uniclico/banc_reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:10 on May 23,2021
# vcom -reportprogress 300 -93 -work work D:/Documentos/Faculdade/OAC/Trab3/Uniclico/banc_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity banc_reg
# -- Compiling architecture RTL of banc_reg
# End time: 01:14:10 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:10 on May 23,2021
# vcom -reportprogress 300 -93 -work work D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_Uniciclo_Pkg
# -- Compiling entity top_level
# -- Compiling architecture rtl of top_level
# ** Error: D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd(224): (vcom-1436) Actual expression (type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR)) of formal "data1" is not globally static.
# ** Error: D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd(241): (vcom-1436) Actual expression (infix expression) of formal "sel" is not globally static.
# ** Error: D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd(254): VHDL Compiler exiting
# End time: 01:14:11 on May 23,2021, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Uniciclo_run_msim_rtl_vhdl.do line 18
# D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd}"
