
*** Running vivado
    with args -log lab2_1_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab2_1_3.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab2_1_3.tcl -notrace
Command: synth_design -top lab2_1_3 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6024 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 324.461 ; gain = 79.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab2_1_3' [C:/Users/fpga/DSED_G1/P2/lab2_1_3/lab2_1_3.srcs/sources_1/new/lab2_1_3.vhd:43]
INFO: [Synth 8-3491] module 'lab2_1_1' declared at 'C:/Users/fpga/DSED_G1/P2/lab2_1_3/lab2_1_3.srcs/sources_1/imports/new/lab2_1_1.vhd:36' bound to instance 'suma' of component 'lab2_1_1' [C:/Users/fpga/DSED_G1/P2/lab2_1_3/lab2_1_3.srcs/sources_1/new/lab2_1_3.vhd:71]
INFO: [Synth 8-638] synthesizing module 'lab2_1_1' [C:/Users/fpga/DSED_G1/P2/lab2_1_3/lab2_1_3.srcs/sources_1/imports/new/lab2_1_1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'lab2_1_1' (1#1) [C:/Users/fpga/DSED_G1/P2/lab2_1_3/lab2_1_3.srcs/sources_1/imports/new/lab2_1_1.vhd:44]
INFO: [Synth 8-3491] module 'lab1_6_1_partA' declared at 'C:/Users/fpga/DSED_G1/P2/lab2_1_3/lab2_1_3.srcs/sources_1/imports/new/lab1_6_1_partA.vhd:34' bound to instance 'reparto' of component 'lab1_6_1_partA' [C:/Users/fpga/DSED_G1/P2/lab2_1_3/lab2_1_3.srcs/sources_1/new/lab2_1_3.vhd:72]
INFO: [Synth 8-638] synthesizing module 'lab1_6_1_partA' [C:/Users/fpga/DSED_G1/P2/lab2_1_3/lab2_1_3.srcs/sources_1/imports/new/lab1_6_1_partA.vhd:41]
WARNING: [Synth 8-614] signal 'error' is read in the process but is not in the sensitivity list [C:/Users/fpga/DSED_G1/P2/lab2_1_3/lab2_1_3.srcs/sources_1/imports/new/lab1_6_1_partA.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'lab1_6_1_partA' (2#1) [C:/Users/fpga/DSED_G1/P2/lab2_1_3/lab2_1_3.srcs/sources_1/imports/new/lab1_6_1_partA.vhd:41]
INFO: [Synth 8-3491] module 'bcdto7segment_dataflow' declared at 'C:/Users/fpga/DSED_G1/P2/lab2_1_3/lab2_1_3.srcs/sources_1/imports/new/bcdto7segment dataflow.vhd:34' bound to instance 'display' of component 'bcdto7segment_dataflow' [C:/Users/fpga/DSED_G1/P2/lab2_1_3/lab2_1_3.srcs/sources_1/new/lab2_1_3.vhd:73]
INFO: [Synth 8-638] synthesizing module 'bcdto7segment_dataflow' [C:/Users/fpga/DSED_G1/P2/lab2_1_3/lab2_1_3.srcs/sources_1/imports/new/bcdto7segment dataflow.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'bcdto7segment_dataflow' (3#1) [C:/Users/fpga/DSED_G1/P2/lab2_1_3/lab2_1_3.srcs/sources_1/imports/new/bcdto7segment dataflow.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'lab2_1_3' (4#1) [C:/Users/fpga/DSED_G1/P2/lab2_1_3/lab2_1_3.srcs/sources_1/new/lab2_1_3.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 364.035 ; gain = 118.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 364.035 ; gain = 118.973
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/fpga/DSED_G1/P2/lab2_1_3/lab2_1_3.srcs/constrs_1/imports/Archivos sesión 2-20170920/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/fpga/DSED_G1/P2/lab2_1_3/lab2_1_3.srcs/constrs_1/imports/Archivos sesión 2-20170920/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/fpga/DSED_G1/P2/lab2_1_3/lab2_1_3.srcs/constrs_1/imports/Archivos sesión 2-20170920/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab2_1_3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab2_1_3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 649.398 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 649.398 ; gain = 404.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 649.398 ; gain = 404.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 649.398 ; gain = 404.336
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'z_reg' [C:/Users/fpga/DSED_G1/P2/lab2_1_3/lab2_1_3.srcs/sources_1/imports/new/lab1_6_1_partA.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 649.398 ; gain = 404.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab2_1_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
Module lab1_6_1_partA 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      4 Bit        Muxes := 1     
Module bcdto7segment_dataflow 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design lab2_1_3 has port an_out[7] driven by constant 1
WARNING: [Synth 8-3917] design lab2_1_3 has port an_out[6] driven by constant 1
WARNING: [Synth 8-3917] design lab2_1_3 has port an_out[5] driven by constant 1
WARNING: [Synth 8-3917] design lab2_1_3 has port an_out[4] driven by constant 1
WARNING: [Synth 8-3917] design lab2_1_3 has port an_out[3] driven by constant 1
WARNING: [Synth 8-3917] design lab2_1_3 has port an_out[2] driven by constant 1
WARNING: [Synth 8-3917] design lab2_1_3 has port an_out[1] driven by constant 1
WARNING: [Synth 8-3917] design lab2_1_3 has port an_out[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 649.398 ; gain = 404.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 649.398 ; gain = 404.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 649.398 ; gain = 404.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 649.398 ; gain = 404.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 649.398 ; gain = 404.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 649.398 ; gain = 404.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 649.398 ; gain = 404.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 649.398 ; gain = 404.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 649.398 ; gain = 404.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 649.398 ; gain = 404.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT5 |     4|
|3     |LUT6 |    10|
|4     |LD   |     1|
|5     |IBUF |     9|
|6     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+----------+---------------+------+
|      |Instance  |Module         |Cells |
+------+----------+---------------+------+
|1     |top       |               |    42|
|2     |  reparto |lab1_6_1_partA |     5|
+------+----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 649.398 ; gain = 404.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 649.398 ; gain = 118.973
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 649.398 ; gain = 404.336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

22 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 657.301 ; gain = 420.004
INFO: [Common 17-1381] The checkpoint 'C:/Users/fpga/DSED_G1/P2/lab2_1_3/lab2_1_3.runs/synth_1/lab2_1_3.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 657.301 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct  3 12:40:04 2017...
