#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002162c8fe550 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002162c8fe6e0 .scope module, "diff_module_tb" "diff_module_tb" 3 3;
 .timescale -9 -12;
P_000002162c8ef250 .param/l "BUFFER_SIZE" 0 3 7, +C4<000000000000000000000000000000010000>;
P_000002162c8ef288 .param/l "DATA_WIDTH_BITS" 0 3 5, +C4<00000000000000000000000000010000>;
P_000002162c8ef2c0 .param/l "MAX_TAU" 0 3 8, +C4<00000000000000000000000000101000>;
P_000002162c8ef2f8 .param/l "WINDOW_SIZE_BITS" 0 3 6, +C4<00000000000000000000000000000100>;
v000002162c968590_0 .net "address", 15 0, v000002162c8fe910_0;  1 drivers
v000002162c969170_0 .var "clk", 0 0;
v000002162c968630_0 .var "data_out", 15 0;
v000002162c968950_0 .var "delay", 0 0;
v000002162c968b30_0 .var "detected", 0 0;
v000002162c9692b0_0 .var "initial_address", 15 0;
v000002162c968bd0 .array "memory", 31 0, 15 0;
v000002162c969b10_0 .net "ready", 0 0, v000002162c969350_0;  1 drivers
v000002162c96af10_0 .var "reset", 0 0;
v000002162c96b370_0 .net "resultado_diferencias", 38 0, v000002162c8fe870_0;  1 drivers
v000002162c96afb0_0 .var "tau", 5 0;
v000002162c969750_0 .var "total_ready", 0 0;
E_000002162c8efd70 .event anyedge, v000002162c969750_0;
S_000002162c8c2530 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 44, 3 44 0, S_000002162c8fe6e0;
 .timescale -9 -12;
v000002162c8c2b20_0 .var/i "i", 31 0;
S_000002162c8c26c0 .scope module, "dut" "diff_module" 3 33, 4 1 0, S_000002162c8fe6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "address";
    .port_info 2 /INPUT 16 "initial_address";
    .port_info 3 /INPUT 16 "data_out";
    .port_info 4 /INPUT 6 "tau";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /OUTPUT 1 "ready";
    .port_info 7 /OUTPUT 39 "accumulator";
P_000002162c917d00 .param/l "DATA_WIDTH" 0 4 3, +C4<00000000000000000000000000010000>;
P_000002162c917d38 .param/l "MAX_TAU" 0 4 4, +C4<00000000000000000000000000101000>;
P_000002162c917d70 .param/l "WINDOW_SIZE_BITS" 0 4 2, +C4<00000000000000000000000000000100>;
v000002162c8fe870_0 .var "accumulator", 38 0;
v000002162c8fe910_0 .var "address", 15 0;
v000002162c8ee020_0 .net "clk", 0 0, v000002162c969170_0;  1 drivers
v000002162c8ee0c0_0 .net "data_out", 15 0, v000002162c968630_0;  1 drivers
v000002162c8c2850_0 .var "fetched_xj", 0 0;
v000002162c8c28f0_0 .var "fetched_xjtau", 0 0;
v000002162c8f4520_0 .net "initial_address", 15 0, v000002162c9692b0_0;  1 drivers
v000002162c8f45c0_0 .var "new_accumulator", 38 0;
v000002162c8f4660_0 .var "new_address", 15 0;
v000002162c8f4700_0 .var "new_fetched_xj", 0 0;
v000002162c8f47a0_0 .var "new_fetched_xjtau", 0 0;
v000002162c969210_0 .var "new_ready", 0 0;
v000002162c9684f0_0 .var "new_requested_xj", 0 0;
v000002162c968d10_0 .var "new_requested_xjtau", 0 0;
v000002162c968770_0 .var "new_sum_index", 3 0;
v000002162c968db0_0 .var "new_waiting_xj", 0 0;
v000002162c9686d0_0 .var "new_waiting_xjtau", 0 0;
v000002162c9689f0_0 .var "new_xj", 15 0;
v000002162c968c70_0 .var "new_xjtau", 15 0;
v000002162c969350_0 .var "ready", 0 0;
v000002162c968810_0 .var "requested_xj", 0 0;
v000002162c968450_0 .var "requested_xjtau", 0 0;
v000002162c9688b0_0 .net "reset", 0 0, v000002162c96af10_0;  1 drivers
v000002162c969030_0 .var "sum_index", 3 0;
v000002162c968e50_0 .net "tau", 5 0, v000002162c96afb0_0;  1 drivers
v000002162c968ef0_0 .var "waiting_xj", 0 0;
v000002162c968a90_0 .var "waiting_xjtau", 0 0;
v000002162c968f90_0 .var "xj", 15 0;
v000002162c9690d0_0 .var "xjtau", 15 0;
E_000002162c8ef8f0/0 .event anyedge, v000002162c969030_0, v000002162c968810_0, v000002162c968450_0, v000002162c8c2850_0;
E_000002162c8ef8f0/1 .event anyedge, v000002162c8c28f0_0, v000002162c8fe870_0, v000002162c8fe910_0, v000002162c969350_0;
E_000002162c8ef8f0/2 .event anyedge, v000002162c968ef0_0, v000002162c968a90_0, v000002162c8f4520_0, v000002162c8ee0c0_0;
E_000002162c8ef8f0/3 .event anyedge, v000002162c968e50_0, v000002162c968f90_0, v000002162c9690d0_0;
E_000002162c8ef8f0 .event/or E_000002162c8ef8f0/0, E_000002162c8ef8f0/1, E_000002162c8ef8f0/2, E_000002162c8ef8f0/3;
E_000002162c8ef9b0 .event posedge, v000002162c8ee020_0;
    .scope S_000002162c8c26c0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002162c969030_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002162c968770_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c968810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c968450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c8c2850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c8c28f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c968ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c968a90_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002162c968f90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002162c9690d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002162c8f4660_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c969210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c9684f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c8f4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c968d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c8f47a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c968db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c9686d0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002162c9689f0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002162c968c70_0, 0, 16;
    %pushi/vec4 0, 0, 39;
    %store/vec4 v000002162c8f45c0_0, 0, 39;
    %end;
    .thread T_0, $init;
    .scope S_000002162c8c26c0;
T_1 ;
    %wait E_000002162c8ef9b0;
    %load/vec4 v000002162c9688b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002162c969030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002162c968810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002162c968450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002162c8c2850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002162c8c28f0_0, 0;
    %pushi/vec4 0, 0, 39;
    %assign/vec4 v000002162c8fe870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002162c969350_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002162c968f90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002162c9690d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002162c968ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002162c968a90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002162c968770_0;
    %assign/vec4 v000002162c969030_0, 0;
    %load/vec4 v000002162c9684f0_0;
    %assign/vec4 v000002162c968810_0, 0;
    %load/vec4 v000002162c968d10_0;
    %assign/vec4 v000002162c968450_0, 0;
    %load/vec4 v000002162c8f4700_0;
    %assign/vec4 v000002162c8c2850_0, 0;
    %load/vec4 v000002162c8f47a0_0;
    %assign/vec4 v000002162c8c28f0_0, 0;
    %load/vec4 v000002162c8f45c0_0;
    %assign/vec4 v000002162c8fe870_0, 0;
    %load/vec4 v000002162c8f4660_0;
    %assign/vec4 v000002162c8fe910_0, 0;
    %load/vec4 v000002162c969210_0;
    %assign/vec4 v000002162c969350_0, 0;
    %load/vec4 v000002162c9689f0_0;
    %assign/vec4 v000002162c968f90_0, 0;
    %load/vec4 v000002162c968c70_0;
    %assign/vec4 v000002162c9690d0_0, 0;
    %load/vec4 v000002162c968db0_0;
    %assign/vec4 v000002162c968ef0_0, 0;
    %load/vec4 v000002162c9686d0_0;
    %assign/vec4 v000002162c968a90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002162c8c26c0;
T_2 ;
    %wait E_000002162c8ef8f0;
    %load/vec4 v000002162c969030_0;
    %store/vec4 v000002162c968770_0, 0, 4;
    %load/vec4 v000002162c968810_0;
    %store/vec4 v000002162c9684f0_0, 0, 1;
    %load/vec4 v000002162c968450_0;
    %store/vec4 v000002162c968d10_0, 0, 1;
    %load/vec4 v000002162c8c2850_0;
    %store/vec4 v000002162c8f4700_0, 0, 1;
    %load/vec4 v000002162c8c28f0_0;
    %store/vec4 v000002162c8f47a0_0, 0, 1;
    %load/vec4 v000002162c8fe870_0;
    %store/vec4 v000002162c8f45c0_0, 0, 39;
    %load/vec4 v000002162c8fe910_0;
    %store/vec4 v000002162c8f4660_0, 0, 16;
    %load/vec4 v000002162c969350_0;
    %store/vec4 v000002162c969210_0, 0, 1;
    %load/vec4 v000002162c968ef0_0;
    %store/vec4 v000002162c968db0_0, 0, 1;
    %load/vec4 v000002162c968a90_0;
    %store/vec4 v000002162c9686d0_0, 0, 1;
    %load/vec4 v000002162c969350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000002162c968810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000002162c8f4520_0;
    %load/vec4 v000002162c969030_0;
    %pad/u 16;
    %add;
    %store/vec4 v000002162c8f4660_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002162c9684f0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002162c968810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v000002162c968ef0_0;
    %nor/r;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002162c968db0_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000002162c968ef0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.9, 9;
    %load/vec4 v000002162c8c2850_0;
    %nor/r;
    %and;
T_2.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v000002162c8ee0c0_0;
    %store/vec4 v000002162c9689f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002162c8f4700_0, 0, 1;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v000002162c968450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v000002162c8f4520_0;
    %load/vec4 v000002162c969030_0;
    %pad/u 16;
    %add;
    %load/vec4 v000002162c968e50_0;
    %pad/u 16;
    %add;
    %store/vec4 v000002162c8f4660_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002162c968d10_0, 0, 1;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v000002162c968450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.14, 9;
    %load/vec4 v000002162c968a90_0;
    %nor/r;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002162c9686d0_0, 0, 1;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002162c968a90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.17, 9;
    %load/vec4 v000002162c8c28f0_0;
    %nor/r;
    %and;
T_2.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %load/vec4 v000002162c8ee0c0_0;
    %store/vec4 v000002162c968c70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002162c8f47a0_0, 0, 1;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v000002162c8c28f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %load/vec4 v000002162c968f90_0;
    %load/vec4 v000002162c9690d0_0;
    %cmp/u;
    %jmp/0xz  T_2.20, 5;
    %load/vec4 v000002162c8fe870_0;
    %load/vec4 v000002162c9690d0_0;
    %pad/u 39;
    %load/vec4 v000002162c968f90_0;
    %pad/u 39;
    %sub;
    %load/vec4 v000002162c9690d0_0;
    %pad/u 39;
    %load/vec4 v000002162c968f90_0;
    %pad/u 39;
    %sub;
    %mul;
    %add;
    %store/vec4 v000002162c8f45c0_0, 0, 39;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v000002162c8fe870_0;
    %load/vec4 v000002162c968f90_0;
    %pad/u 39;
    %load/vec4 v000002162c9690d0_0;
    %pad/u 39;
    %sub;
    %load/vec4 v000002162c968f90_0;
    %pad/u 39;
    %load/vec4 v000002162c9690d0_0;
    %pad/u 39;
    %sub;
    %mul;
    %add;
    %store/vec4 v000002162c8f45c0_0, 0, 39;
T_2.21 ;
    %load/vec4 v000002162c969030_0;
    %addi 1, 0, 4;
    %store/vec4 v000002162c968770_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c9684f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c968d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c8f4700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c8f47a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c968db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c9686d0_0, 0, 1;
T_2.18 ;
T_2.16 ;
T_2.13 ;
T_2.11 ;
T_2.8 ;
T_2.5 ;
T_2.3 ;
    %load/vec4 v000002162c969030_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002162c969210_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002162c9689f0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002162c968c70_0, 0, 16;
T_2.22 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002162c8fe6e0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002162c969170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002162c96af10_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002162c9692b0_0, 0, 16;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002162c96afb0_0, 0, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002162c968630_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c969750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c968b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002162c968950_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_000002162c8fe6e0;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v000002162c969170_0;
    %inv;
    %store/vec4 v000002162c969170_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000002162c8fe6e0;
T_5 ;
    %fork t_1, S_000002162c8c2530;
    %jmp t_0;
    .scope S_000002162c8c2530;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002162c8c2b20_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002162c8c2b20_0;
    %pad/s 36;
    %cmpi/s 33, 0, 36;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002162c8c2b20_0;
    %pad/s 16;
    %load/vec4 v000002162c8c2b20_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000002162c968bd0, 4, 0;
    %load/vec4 v000002162c8c2b20_0;
    %addi 1, 0, 32;
    %store/vec4 v000002162c8c2b20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_000002162c8fe6e0;
t_0 %join;
    %end;
    .thread T_5;
    .scope S_000002162c8fe6e0;
T_6 ;
    %wait E_000002162c8ef9b0;
    %ix/getv 4, v000002162c968590_0;
    %load/vec4a v000002162c968bd0, 4;
    %assign/vec4 v000002162c968630_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000002162c8fe6e0;
T_7 ;
    %wait E_000002162c8ef9b0;
    %load/vec4 v000002162c969b10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002162c968b30_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002162c968b30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002162c969b10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002162c968b30_0;
    %and;
    %load/vec4 v000002162c968950_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002162c968950_0, 0;
    %load/vec4 v000002162c96afb0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002162c96afb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002162c96af10_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000002162c969b10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002162c968950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002162c96af10_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %load/vec4 v000002162c96afb0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002162c96af10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002162c969750_0, 0;
T_7.6 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002162c8fe6e0;
T_8 ;
    %vpi_call/w 3 81 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002162c8fe6e0 {0 0 0};
T_8.0 ;
    %load/vec4 v000002162c969750_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.1, 6;
    %wait E_000002162c8efd70;
    %jmp T_8.0;
T_8.1 ;
    %delay 20000, 0;
    %vpi_call/w 3 85 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "diff_module_tb.v";
    "diff_module.v";
