# Entity: usd
## Diagram
![Diagram](usd.svg "Diagram")
## Ports
| Port name | Direction | Type      | Description |
| --------- | --------- | --------- | ----------- |
| clock     | input     | wire      |             |
| pe        | input     | wire      |             |
| ne        | input     | wire      |             |
| iorq      | input     | wire      |             |
| wr        | input     | wire      |             |
| rd        | input     | wire      |             |
| d         | input     | wire[7:0] |             |
| q         | output    | wire[7:0] |             |
| a         | input     | wire[7:0] |             |
| cs        | output    |           |             |
| ck        | output    | wire      |             |
| miso      | input     | wire      |             |
| mosi      | output    | wire      |             |
## Signals
| Name | Type | Description |
| ---- | ---- | ----------- |
| iotx | wire |             |
| iorx | wire |             |
| tx   | reg  |             |
| dtx  | reg  |             |
| rx   | reg  |             |
| drx  | reg  |             |
## Processes
- unnamed: _( @(posedge clock) )_

- unnamed: _( @(posedge clock) )_

## Instantiations
- Spi: spi
