// Seed: 773161214
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input id_6,
    input id_7,
    input id_8,
    input logic sample,
    input id_10,
    input id_11,
    input id_12,
    output id_13
);
  type_20(
      1'h0, {1'b0{id_10}}, id_9, id_7
  );
  logic id_14;
  logic id_15;
endmodule
