// Seed: 1239558825
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output supply0 id_2;
  inout wire id_1;
  assign id_10 = id_7;
  assign id_2  = id_6 == 1 / 1'b0;
  logic id_11;
  ;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input uwire id_2,
    output tri id_3,
    input tri id_4,
    output supply1 id_5
);
  supply1 id_7, id_8;
  wire id_9;
  assign id_1 = id_2 ? id_9 : -1;
  wire id_10;
  assign id_8 = 1 * 1 - "";
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9,
      id_9,
      id_8,
      id_7,
      id_10,
      id_10,
      id_9
  );
endmodule
