# do full_adder32verilog.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:23 on Oct 11,2022
# vlog -work work full_adder32verilog.vo 
# -- Compiling module full_adder32verilog
# 
# Top level modules:
# 	full_adder32verilog
# End time: 11:06:23 on Oct 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:23 on Oct 11,2022
# vlog -work work Waveform.vwf.vt 
# -- Compiling module full_adder32verilog_vlg_vec_tst
# 
# Top level modules:
# 	full_adder32verilog_vlg_vec_tst
# End time: 11:06:23 on Oct 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.full_adder32verilog_vlg_vec_tst 
# Start time: 11:06:23 on Oct 11,2022
# Loading work.full_adder32verilog_vlg_vec_tst
# Loading work.full_adder32verilog
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#25
# ** Note: $finish    : Waveform.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /full_adder32verilog_vlg_vec_tst
# End time: 11:06:23 on Oct 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
