{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720877320303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720877320303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 13 17:28:40 2024 " "Processing started: Sat Jul 13 17:28:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720877320303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1720877320303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Testing -c Testing " "Command: quartus_sta Testing -c Testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1720877320303 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1720877320369 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1720877321396 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877321421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877321421 ""}
{ "Info" "ISTA_SDC_FOUND" "Testing.sdc " "Reading SDC File: 'Testing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1720877322390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Testing.sdc 14 Incorrect assignment for clock.  Source node: CLOCK_50_B5B already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_clock at Testing.sdc(14): Incorrect assignment for clock.  Source node: CLOCK_50_B5B already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"sys_clk\" -period 20.000 \[get_ports \{CLOCK_50_B5B\}\] " "create_clock -name \"sys_clk\" -period 20.000 \[get_ports \{CLOCK_50_B5B\}\]" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877322421 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322421 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 66 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 66 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720877322429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720877322429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720877322429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase 355.51 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase 355.51 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720877322429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720877322429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -phase 269.94 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -phase 269.94 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720877322429 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877322429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testing.sdc 25 sys_clk clock " "Ignored filter at Testing.sdc(25): sys_clk could not be matched with a clock" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_latency Testing.sdc 25 Positional argument <targets> with value \[get_clocks \{sys_clk\}\] contains zero elements " "Ignored set_clock_latency at Testing.sdc(25): Positional argument <targets> with value \[get_clocks \{sys_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_latency -source 0.5 \[get_clocks \{sys_clk\}\] " "set_clock_latency -source 0.5 \[get_clocks \{sys_clk\}\]" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877322430 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322430 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1720877322430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testing.sdc 37 Argument -clock is not an object ID " "Ignored set_input_delay at Testing.sdc(37): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sys_clk -max 2 \[get_ports \{CLOCK_125_p CLOCK_50_B6A CLOCK_50_B7A CLOCK_50_B8A CPU_RESET_n\}\] " "set_input_delay -clock sys_clk -max 2 \[get_ports \{CLOCK_125_p CLOCK_50_B6A CLOCK_50_B7A CLOCK_50_B8A CPU_RESET_n\}\]" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877322430 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testing.sdc 38 Argument -clock is not an object ID " "Ignored set_input_delay at Testing.sdc(38): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sys_clk -min 0.5 \[get_ports \{CLOCK_125_p CLOCK_50_B6A CLOCK_50_B7A CLOCK_50_B8A CPU_RESET_n\}\] " "set_input_delay -clock sys_clk -min 0.5 \[get_ports \{CLOCK_125_p CLOCK_50_B6A CLOCK_50_B7A CLOCK_50_B8A CPU_RESET_n\}\]" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877322430 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testing.sdc 45 Argument -clock is not an object ID " "Ignored set_output_delay at Testing.sdc(45): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sys_clk -max 2 \[get_ports \{HDMI_TX_CLK HDMI_TX_D\[*\] HDMI_TX_DE HDMI_TX_HS HDMI_TX_VS\}\] " "set_output_delay -clock sys_clk -max 2 \[get_ports \{HDMI_TX_CLK HDMI_TX_D\[*\] HDMI_TX_DE HDMI_TX_HS HDMI_TX_VS\}\]" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877322430 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testing.sdc 46 Argument -clock is not an object ID " "Ignored set_output_delay at Testing.sdc(46): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sys_clk -min 0.5 \[get_ports \{HDMI_TX_CLK HDMI_TX_D\[*\] HDMI_TX_DE HDMI_TX_HS HDMI_TX_VS\}\] " "set_output_delay -clock sys_clk -min 0.5 \[get_ports \{HDMI_TX_CLK HDMI_TX_D\[*\] HDMI_TX_DE HDMI_TX_HS HDMI_TX_VS\}\]" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877322430 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322430 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups Testing.sdc 51 Argument -group with value sys_clk could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at Testing.sdc(51): Argument -group with value sys_clk could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \{button_clk\} -group \{sys_clk\} " "set_clock_groups -asynchronous -group \{button_clk\} -group \{sys_clk\}" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877322431 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 51 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testing.sdc 56 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_config_clk clock " "Ignored filter at Testing.sdc(56): fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_config_clk could not be matched with a clock" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Testing.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at Testing.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks CLOCK_50_B6A\] -to \[get_clocks \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_config_clk\}\] " "set_false_path -from \[get_clocks CLOCK_50_B6A\] -to \[get_clocks \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_config_clk\}\]" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877322431 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testing.sdc 57 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_afi_half_clk clock " "Ignored filter at Testing.sdc(57): fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_afi_half_clk could not be matched with a clock" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Testing.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at Testing.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks CLOCK_50_B6A\] -to \[get_clocks \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_afi_half_clk\}\] " "set_false_path -from \[get_clocks CLOCK_50_B6A\] -to \[get_clocks \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_afi_half_clk\}\]" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877322431 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testing.sdc 58 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_avl_clk clock " "Ignored filter at Testing.sdc(58): fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_avl_clk could not be matched with a clock" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Testing.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at Testing.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks CLOCK_50_B6A\] -to \[get_clocks \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_avl_clk\}\] " "set_false_path -from \[get_clocks CLOCK_50_B6A\] -to \[get_clocks \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_avl_clk\}\]" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877322431 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testing.sdc 59 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_afi_clk clock " "Ignored filter at Testing.sdc(59): fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_afi_clk could not be matched with a clock" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Testing.sdc 59 Argument <to> is an empty collection " "Ignored set_false_path at Testing.sdc(59): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks CLOCK_50_B6A\] -to \[get_clocks \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_afi_clk\}\] " "set_false_path -from \[get_clocks CLOCK_50_B6A\] -to \[get_clocks \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_afi_clk\}\]" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877322431 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testing.sdc 66 Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_address* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Testing.sdc(66): Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_address* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testing.sdc 66 Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_writedata* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Testing.sdc(66): Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_writedata* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Testing.sdc 66 Argument <from> is not an object ID " "Ignored set_multicycle_path at Testing.sdc(66): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_address*\} -to \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_writedata*\} -setup -end 6 " "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_address*\} -to \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_writedata*\} -setup -end 6" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877322433 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Testing.sdc 66 Argument <to> is not an object ID " "Ignored set_multicycle_path at Testing.sdc(66): Argument <to> is not an object ID" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testing.sdc 67 Avalon_bus_RW_Test:fpga_lpddr2_Verify\|cal_data* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Testing.sdc(67): Avalon_bus_RW_Test:fpga_lpddr2_Verify\|cal_data* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Testing.sdc 67 Argument <from> is not an object ID " "Ignored set_multicycle_path at Testing.sdc(67): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|cal_data*\} -to \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_writedata*\} -setup -end 6 " "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|cal_data*\} -to \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_writedata*\} -setup -end 6" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877322434 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Testing.sdc 67 Argument <to> is not an object ID " "Ignored set_multicycle_path at Testing.sdc(67): Argument <to> is not an object ID" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Testing.sdc 68 Argument <from> is not an object ID " "Ignored set_multicycle_path at Testing.sdc(68): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_address*\} -to \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_writedata*\} -hold -end 6 " "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_address*\} -to \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_writedata*\} -hold -end 6" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877322434 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Testing.sdc 68 Argument <to> is not an object ID " "Ignored set_multicycle_path at Testing.sdc(68): Argument <to> is not an object ID" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Testing.sdc 69 Argument <from> is not an object ID " "Ignored set_multicycle_path at Testing.sdc(69): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|cal_data*\} -to \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_writedata*\} -hold -end 6 " "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|cal_data*\} -to \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_writedata*\} -hold -end 6" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877322434 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Testing.sdc 69 Argument <to> is not an object ID " "Ignored set_multicycle_path at Testing.sdc(69): Argument <to> is not an object ID" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1720877322434 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_lpddr2/fpga_lpddr2_p0.sdc " "Reading SDC File: 'fpga_lpddr2/fpga_lpddr2_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1720877322436 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1720877322458 ""}
{ "Info" "0" "" "Initializing DDR database for CORE fpga_lpddr2_p0" {  } {  } 0 0 "Initializing DDR database for CORE fpga_lpddr2_p0" 0 0 "Timing Analyzer" 0 0 1720877322458 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: fpga_lpddr2_p0 INSTANCE: fpga_lpddr2_inst\|fpga_lpddr2_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: fpga_lpddr2_p0 INSTANCE: fpga_lpddr2_inst\|fpga_lpddr2_inst" 0 0 "Timing Analyzer" 0 0 1720877322665 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1720877322721 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877322768 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1720877322768 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877322807 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1720877322807 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877322809 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1720877322809 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1720877322811 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1720877322829 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1720877323065 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720877323065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -53.807 " "Worst-case setup slack is -53.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -53.807            -728.160 button_clk  " "  -53.807            -728.160 button_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.942             -32.880 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk  " "   -3.942             -32.880 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.089               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.570               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    1.570               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.623               0.000 CLOCK_50_B5B  " "    3.623               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.920               0.000 CLOCK_50_B6A  " "   14.920               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.950               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "   14.950               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877323067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.160               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "    0.270               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    0.278               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 CLOCK_50_B6A  " "    0.439               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 CLOCK_50_B5B  " "    0.454               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk  " "    0.455               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.352               0.000 button_clk  " "    9.352               0.000 button_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877323113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.798 " "Worst-case recovery slack is -5.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.798             -33.011 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -5.798             -33.011 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.067             -10.132 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "   -5.067             -10.132 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.937              -7.861 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk  " "   -3.937              -7.861 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.980             -29.628 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "   -1.980             -29.628 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877323122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.018 " "Worst-case removal slack is -0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018              -0.140 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "   -0.018              -0.140 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.672               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk  " "    0.672               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.147               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "    1.147               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.268               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    1.268               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877323131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.757 " "Worst-case minimum pulse width slack is 0.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.757               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.757               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.810               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.512               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock  " "    1.512               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.271               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk  " "    2.271               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.141               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    6.141               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.807               0.000 CLOCK_50_B5B  " "    8.807               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.221               0.000 CLOCK_50_B6A  " "    9.221               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.759               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "   21.759               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877323135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877323135 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877323183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877323183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877323183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877323183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877323183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.360 ns " "Worst Case Available Settling Time: 19.360 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877323183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877323183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877323183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877323183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877323183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877323183 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877323183 ""}
{ "Info" "0" "" "Initializing DDR database for CORE fpga_lpddr2_p0" {  } {  } 0 0 "Initializing DDR database for CORE fpga_lpddr2_p0" 0 0 "Timing Analyzer" 0 0 1720877323258 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: fpga_lpddr2_p0 INSTANCE: fpga_lpddr2_inst\|fpga_lpddr2_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: fpga_lpddr2_p0 INSTANCE: fpga_lpddr2_inst\|fpga_lpddr2_inst" 0 0 "Timing Analyzer" 0 0 1720877323469 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.659 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.659" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst DQS vs CK (setup)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324212 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877324212 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.695 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.695" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst DQS vs CK (hold)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324244 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877324244 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (2 violated).  Worst case slack is -3.942 " "Report Timing: Found 10 setup paths (2 violated).  Worst case slack is -3.942" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core (setup)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324298 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877324298 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.160 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.160" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core (hold)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324353 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877324353 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -5.798 " "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -5.798" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core Recovery/Removal (recovery)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324388 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877324388 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (8 violated).  Worst case slack is -0.018 " "Report Timing: Found 10 removal paths (8 violated).  Worst case slack is -0.018" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core Recovery/Removal (removal)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877324424 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877324424 ""}
{ "Info" "0" "" "Core: fpga_lpddr2_p0 - Instance: fpga_lpddr2_inst\|fpga_lpddr2_inst" {  } {  } 0 0 "Core: fpga_lpddr2_p0 - Instance: fpga_lpddr2_inst\|fpga_lpddr2_inst" 0 0 "Timing Analyzer" 0 0 1720877324469 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1720877324469 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.248  0.345" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.248  0.345" 0 0 "Timing Analyzer" 0 0 1720877324469 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.981     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.981     --" 0 0 "Timing Analyzer" 0 0 1720877324469 ""}
{ "Warning" "0" "" "Core (Slow 1100mV 85C Model)                       \| -3.942   0.16" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                       \| -3.942   0.16" 0 0 "Timing Analyzer" 0 0 1720877324469 ""}
{ "Warning" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)      \| -5.798 -0.018" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)      \| -5.798 -0.018" 0 0 "Timing Analyzer" 0 0 1720877324469 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.659  0.695" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.659  0.695" 0 0 "Timing Analyzer" 0 0 1720877324469 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.166  0.119" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.166  0.119" 0 0 "Timing Analyzer" 0 0 1720877324469 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.187  0.224" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.187  0.224" 0 0 "Timing Analyzer" 0 0 1720877324469 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Timing Analyzer" 0 0 1720877324469 ""}
{ "Critical Warning" "0" "" "Timing analysis was performed on core fpga_lpddr2_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." {  } {  } 1 0 "Timing analysis was performed on core fpga_lpddr2_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." 0 0 "Timing Analyzer" 0 0 1720877324493 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720877324595 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1720877324643 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1720877332540 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877333550 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1720877333550 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877333556 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1720877333556 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877333562 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1720877333562 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1720877333847 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720877333847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -58.158 " "Worst-case setup slack is -58.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877333898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877333898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -58.158            -789.103 button_clk  " "  -58.158            -789.103 button_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877333898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.859             -32.515 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk  " "   -3.859             -32.515 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877333898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.158               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877333898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    1.666               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877333898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.572               0.000 CLOCK_50_B5B  " "    3.572               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877333898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.772               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "   14.772               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877333898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.015               0.000 CLOCK_50_B6A  " "   15.015               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877333898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877333898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.210 " "Worst-case hold slack is 0.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.210               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "    0.251               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    0.261               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk  " "    0.436               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 CLOCK_50_B5B  " "    0.441               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 CLOCK_50_B6A  " "    0.444               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.181               0.000 button_clk  " "    9.181               0.000 button_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877334065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.586 " "Worst-case recovery slack is -5.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.586             -31.773 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -5.586             -31.773 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.050             -10.099 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "   -5.050             -10.099 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.774              -7.524 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk  " "   -3.774              -7.524 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.979             -29.617 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "   -1.979             -29.617 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877334113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.038 " "Worst-case removal slack is 0.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    0.038               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk  " "    0.640               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.068               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "    1.068               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.142               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    1.142               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877334162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.685 " "Worst-case minimum pulse width slack is 0.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.685               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.685               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.757               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.818               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.510               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock  " "    1.510               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.182               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk  " "    2.182               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.109               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    6.109               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.758               0.000 CLOCK_50_B5B  " "    8.758               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.311               0.000 CLOCK_50_B6A  " "    9.311               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.752               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "   21.752               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877334196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877334196 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877334259 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877334259 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877334259 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877334259 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877334259 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.786 ns " "Worst Case Available Settling Time: 19.786 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877334259 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877334259 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877334259 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877334259 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877334259 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877334259 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877334259 ""}
{ "Info" "0" "" "Initializing DDR database for CORE fpga_lpddr2_p0" {  } {  } 0 0 "Initializing DDR database for CORE fpga_lpddr2_p0" 0 0 "Timing Analyzer" 0 0 1720877334383 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: fpga_lpddr2_p0 INSTANCE: fpga_lpddr2_inst\|fpga_lpddr2_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: fpga_lpddr2_p0 INSTANCE: fpga_lpddr2_inst\|fpga_lpddr2_inst" 0 0 "Timing Analyzer" 0 0 1720877334636 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.695 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.695" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst DQS vs CK (setup)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335428 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877335428 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.732 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.732" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst DQS vs CK (hold)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335486 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877335486 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (2 violated).  Worst case slack is -3.757 " "Report Timing: Found 10 setup paths (2 violated).  Worst case slack is -3.757" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core (setup)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335560 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877335560 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.210 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.210" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core (hold)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335644 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877335644 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -5.586 " "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -5.586" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core Recovery/Removal (recovery)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335708 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877335708 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.038 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.038" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core Recovery/Removal (removal)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877335770 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877335770 ""}
{ "Info" "0" "" "Core: fpga_lpddr2_p0 - Instance: fpga_lpddr2_inst\|fpga_lpddr2_inst" {  } {  } 0 0 "Core: fpga_lpddr2_p0 - Instance: fpga_lpddr2_inst\|fpga_lpddr2_inst" 0 0 "Timing Analyzer" 0 0 1720877335847 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1720877335848 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.229  0.338" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.229  0.338" 0 0 "Timing Analyzer" 0 0 1720877335848 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  5.021     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  5.021     --" 0 0 "Timing Analyzer" 0 0 1720877335848 ""}
{ "Warning" "0" "" "Core (Slow 1100mV 0C Model)                        \| -3.757   0.21" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                        \| -3.757   0.21" 0 0 "Timing Analyzer" 0 0 1720877335848 ""}
{ "Warning" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)       \| -5.586  0.038" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)       \| -5.586  0.038" 0 0 "Timing Analyzer" 0 0 1720877335848 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.695  0.732" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.695  0.732" 0 0 "Timing Analyzer" 0 0 1720877335848 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.177   0.13" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.177   0.13" 0 0 "Timing Analyzer" 0 0 1720877335848 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.206  0.234" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.206  0.234" 0 0 "Timing Analyzer" 0 0 1720877335848 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Timing Analyzer" 0 0 1720877335848 ""}
{ "Critical Warning" "0" "" "Timing analysis was performed on core fpga_lpddr2_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." {  } {  } 1 0 "Timing analysis was performed on core fpga_lpddr2_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." 0 0 "Timing Analyzer" 0 0 1720877335899 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1720877336030 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1720877336497 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1720877340969 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877341584 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1720877341584 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877341587 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1720877341588 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877341590 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1720877341590 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1720877341640 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720877341640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.214 " "Worst-case setup slack is -13.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.214            -173.658 button_clk  " "  -13.214            -173.658 button_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.703             -13.137 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk  " "   -1.703             -13.137 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.375               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    1.375               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.860               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    7.860               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.808               0.000 CLOCK_50_B5B  " "   10.808               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.344               0.000 CLOCK_50_B6A  " "   17.344               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.646               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "   18.646               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877341687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.055 " "Worst-case hold slack is 0.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    0.055               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "    0.143               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk  " "    0.178               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.183               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 CLOCK_50_B5B  " "    0.184               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 CLOCK_50_B6A  " "    0.195               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.782               0.000 button_clk  " "    4.782               0.000 button_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877341786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.733 " "Worst-case recovery slack is -2.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.733             -15.052 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -2.733             -15.052 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.400              -4.799 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "   -2.400              -4.799 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.662              -3.320 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk  " "   -1.662              -3.320 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.035              -0.503 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "   -0.035              -0.503 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877341839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.189 " "Worst-case removal slack is 0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    0.189               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk  " "    0.414               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.569               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.577               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "    0.577               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877341891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.757 " "Worst-case minimum pulse width slack is 0.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.757               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.067               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    1.067               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk  " "    1.149               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.514               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock  " "    1.514               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.569               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk  " "    2.569               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.462               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    6.462               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.505               0.000 CLOCK_50_B5B  " "    8.505               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.096               0.000 CLOCK_50_B6A  " "    9.096               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.266               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "   22.266               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877341938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877341938 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877341992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877341992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877341992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877341992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877341992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.548 ns " "Worst Case Available Settling Time: 24.548 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877341992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877341992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877341992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877341992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877341992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877341992 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877341992 ""}
{ "Info" "0" "" "Initializing DDR database for CORE fpga_lpddr2_p0" {  } {  } 0 0 "Initializing DDR database for CORE fpga_lpddr2_p0" 0 0 "Timing Analyzer" 0 0 1720877342179 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: fpga_lpddr2_p0 INSTANCE: fpga_lpddr2_inst\|fpga_lpddr2_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: fpga_lpddr2_p0 INSTANCE: fpga_lpddr2_inst\|fpga_lpddr2_inst" 0 0 "Timing Analyzer" 0 0 1720877342396 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.076 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.076" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst DQS vs CK (setup)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343297 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877343297 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.089 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.089" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst DQS vs CK (hold)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343372 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877343372 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (2 violated).  Worst case slack is -1.703 " "Report Timing: Found 10 setup paths (2 violated).  Worst case slack is -1.703" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core (setup)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343466 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877343466 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.055 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.055" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core (hold)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343571 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877343571 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -2.733 " "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -2.733" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core Recovery/Removal (recovery)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343654 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877343654 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.189 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.189" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core Recovery/Removal (removal)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877343736 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877343736 ""}
{ "Info" "0" "" "Core: fpga_lpddr2_p0 - Instance: fpga_lpddr2_inst\|fpga_lpddr2_inst" {  } {  } 0 0 "Core: fpga_lpddr2_p0 - Instance: fpga_lpddr2_inst\|fpga_lpddr2_inst" 0 0 "Timing Analyzer" 0 0 1720877343831 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1720877343831 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.176  0.194" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.176  0.194" 0 0 "Timing Analyzer" 0 0 1720877343831 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  5.397     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  5.397     --" 0 0 "Timing Analyzer" 0 0 1720877343831 ""}
{ "Warning" "0" "" "Core (Fast 1100mV 85C Model)                       \| -1.703  0.055" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                       \| -1.703  0.055" 0 0 "Timing Analyzer" 0 0 1720877343831 ""}
{ "Warning" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)      \| -2.733  0.189" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)      \| -2.733  0.189" 0 0 "Timing Analyzer" 0 0 1720877343832 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  1.076  1.089" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  1.076  1.089" 0 0 "Timing Analyzer" 0 0 1720877343832 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|   0.34  0.293" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|   0.34  0.293" 0 0 "Timing Analyzer" 0 0 1720877343832 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.281  0.281" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.281  0.281" 0 0 "Timing Analyzer" 0 0 1720877343832 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Timing Analyzer" 0 0 1720877343832 ""}
{ "Critical Warning" "0" "" "Timing analysis was performed on core fpga_lpddr2_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." {  } {  } 1 0 "Timing analysis was performed on core fpga_lpddr2_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." 0 0 "Timing Analyzer" 0 0 1720877343904 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720877344057 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama0~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama10~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama11~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama12~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama13~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama14~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama15~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama16~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama17~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama18~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama19~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama1~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama20~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama21~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama22~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama23~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama24~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama25~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama26~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama27~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama28~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama29~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama2~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama30~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama31~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama32~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama33~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama34~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama35~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama36~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama37~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama3~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama4~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama5~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama6~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama7~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama8~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama9~CLKMUX_0  to: fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877344620 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1720877344620 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877344624 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1720877344624 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877344626 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1720877344626 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1720877344673 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720877344673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.759 " "Worst-case setup slack is -11.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.759            -152.518 button_clk  " "  -11.759            -152.518 button_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.552             -12.204 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk  " "   -1.552             -12.204 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.461               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    1.461               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.560               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    8.560               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.717               0.000 CLOCK_50_B5B  " "   11.717               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.600               0.000 CLOCK_50_B6A  " "   17.600               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.993               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "   18.993               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877344742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.032 " "Worst-case hold slack is 0.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    0.032               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "    0.131               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk  " "    0.169               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 CLOCK_50_B5B  " "    0.175               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.177               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 CLOCK_50_B6A  " "    0.188               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.443               0.000 button_clk  " "    4.443               0.000 button_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877344857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.570 " "Worst-case recovery slack is -2.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.570             -14.091 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -2.570             -14.091 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.243              -4.485 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "   -2.243              -4.485 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.540              -3.064 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk  " "   -1.540              -3.064 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "    0.045               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877344934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877344934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.124 " "Worst-case removal slack is 0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877345010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877345010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    0.124               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877345010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk  " "    0.361               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877345010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.473               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877345010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "    0.530               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877345010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877345010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.757 " "Worst-case minimum pulse width slack is 0.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877345084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877345084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.757               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877345084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.062               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk  " "    1.062               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877345084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.147               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk  " "    1.147               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877345084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.513               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock  " "    1.513               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877345084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.566               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk  " "    2.566               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877345084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.465               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk  " "    6.465               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877345084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.457               0.000 CLOCK_50_B5B  " "    8.457               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877345084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.059               0.000 CLOCK_50_B6A  " "    9.059               0.000 CLOCK_50_B6A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877345084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.260               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk  " "   22.260               0.000 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720877345084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720877345084 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877345133 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877345133 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877345133 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877345133 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877345133 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 25.039 ns " "Worst Case Available Settling Time: 25.039 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877345133 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877345133 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877345133 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877345133 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877345133 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720877345133 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877345133 ""}
{ "Info" "0" "" "Initializing DDR database for CORE fpga_lpddr2_p0" {  } {  } 0 0 "Initializing DDR database for CORE fpga_lpddr2_p0" 0 0 "Timing Analyzer" 0 0 1720877345434 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: fpga_lpddr2_p0 INSTANCE: fpga_lpddr2_inst\|fpga_lpddr2_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: fpga_lpddr2_p0 INSTANCE: fpga_lpddr2_inst\|fpga_lpddr2_inst" 0 0 "Timing Analyzer" 0 0 1720877345660 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.072 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.072" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877346796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877346796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877346796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877346796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst DQS vs CK (setup)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877346796 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877346796 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.095 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.095" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877346889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877346889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877346889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877346889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst DQS vs CK (hold)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877346889 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877346889 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (2 violated).  Worst case slack is -1.552 " "Report Timing: Found 10 setup paths (2 violated).  Worst case slack is -1.552" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877347002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877347002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877347002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877347002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core (setup)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877347002 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877347002 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.032 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.032" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877347130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877347130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877347130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877347130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core (hold)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877347130 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877347130 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -2.570 " "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -2.570" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877347235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877347235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877347235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877347235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core Recovery/Removal (recovery)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877347235 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877347235 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.124 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.124" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*\}\] \[get_registers \{\{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:fpga_lpddr2_inst\|*:fpga_lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877347340 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877347340 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877347340 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877347340 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core Recovery/Removal (removal)\} " "-panel_name \{fpga_lpddr2_inst\|fpga_lpddr2_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1720877347340 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720877347340 ""}
{ "Info" "0" "" "Core: fpga_lpddr2_p0 - Instance: fpga_lpddr2_inst\|fpga_lpddr2_inst" {  } {  } 0 0 "Core: fpga_lpddr2_p0 - Instance: fpga_lpddr2_inst\|fpga_lpddr2_inst" 0 0 "Timing Analyzer" 0 0 1720877347472 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1720877347472 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.146  0.216" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.146  0.216" 0 0 "Timing Analyzer" 0 0 1720877347472 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  5.392     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  5.392     --" 0 0 "Timing Analyzer" 0 0 1720877347472 ""}
{ "Warning" "0" "" "Core (Fast 1100mV 0C Model)                        \| -1.552  0.032" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                        \| -1.552  0.032" 0 0 "Timing Analyzer" 0 0 1720877347472 ""}
{ "Warning" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)       \|  -2.57  0.124" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)       \|  -2.57  0.124" 0 0 "Timing Analyzer" 0 0 1720877347472 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  1.072  1.095" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  1.072  1.095" 0 0 "Timing Analyzer" 0 0 1720877347472 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.344  0.297" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.344  0.297" 0 0 "Timing Analyzer" 0 0 1720877347472 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.282  0.282" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.282  0.282" 0 0 "Timing Analyzer" 0 0 1720877347472 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Timing Analyzer" 0 0 1720877347473 ""}
{ "Critical Warning" "0" "" "Timing analysis was performed on core fpga_lpddr2_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." {  } {  } 1 0 "Timing analysis was performed on core fpga_lpddr2_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." 0 0 "Timing Analyzer" 0 0 1720877347578 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720877350557 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720877350568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 47 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6522 " "Peak virtual memory: 6522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720877351318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 13 17:29:11 2024 " "Processing ended: Sat Jul 13 17:29:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720877351318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720877351318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720877351318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1720877351318 ""}
