#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar  7 17:09:44 2019
# Process ID: 1380
# Current directory: C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11048 C:\Users\SET253-01U.HCCMAIN\Documents\GitHub\ENES247\lab2-7segDisplayofAdders\Lab2_0_Testing7SegDisplay\Testing7SegDisplay.xpr
# Log file: C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay/vivado.log
# Journal file: C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay/Testing7SegDisplay.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay'
INFO: [Project 1-313] Project file moved from 'C:/Users/SET253-22U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay/Testing7SegDisplay.ip_user_files', nor could it be found using path 'C:/Users/SET253-22U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay/Testing7SegDisplay.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 747.266 ; gain = 158.465
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Mar  7 17:10:36 2019] Launched synth_1...
Run output will be captured here: C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay/Testing7SegDisplay.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Mar  7 17:11:21 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay/Testing7SegDisplay.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1582.359 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1582.359 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1582.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1686.313 ; gain = 816.848
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar  7 17:18:13 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay/Testing7SegDisplay.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar  7 17:19:57 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay/Testing7SegDisplay.runs/impl_1/runme.log
open_hw
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay/Testing7SegDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simple7Seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay/Testing7SegDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simple7Seg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay/Testing7SegDisplay.srcs/sources_1/new/simple7Seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple7Seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay/Testing7SegDisplay.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay/Testing7SegDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 067094eb4f74427e9c20066f731c50f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple7Seg_behav xil_defaultlib.simple7Seg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay/Testing7SegDisplay.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple7Seg
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple7Seg_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay/Testing7SegDisplay.sim/sim_1/behav/xsim/xsim.dir/simple7Seg_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar  7 17:26:14 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay/Testing7SegDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple7Seg_behav -key {Behavioral:sim_1:Functional:simple7Seg} -tclbatch {simple7Seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source simple7Seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple7Seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1811.801 ; gain = 16.828
reset_run impl_1
launch_runs impl_1 -jobs 2
[Thu Mar  7 17:28:54 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay/Testing7SegDisplay.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 2
[Thu Mar  7 17:29:42 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay/Testing7SegDisplay.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  7 17:29:53 2019...
