Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> 
Reading design: MULTI_DIV_SHIFT.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MULTI_DIV_SHIFT.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MULTI_DIV_SHIFT"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : MULTI_DIV_SHIFT
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Documents/P9_MULTI_DIV_SHIFT/MULTI_DIV_SHIFT.v" into library work
Parsing module <MULTI_DIV_SHIFT>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MULTI_DIV_SHIFT>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MULTI_DIV_SHIFT>.
    Related source file is "/home/ise/Documents/P9_MULTI_DIV_SHIFT/MULTI_DIV_SHIFT.v".
    Register <LEDS_B> equivalent to <LEDS_R> has been removed
    Register <LEDS_G> equivalent to <LEDS_R> has been removed
    Found 8-bit register for signal <LEDS_R>.
    Found 4-bit register for signal <sampled_BOTON>.
    Found 4-bit register for signal <BOTON_PRES>.
    Found 22-bit register for signal <sclk>.
    Found 17-bit register for signal <CONT_FREC_300>.
    Found 1-bit register for signal <FREC_300>.
    Found 2-bit register for signal <CONTADOR_DISP>.
    Found 8-bit register for signal <DIGIT_1_DISP>.
    Found 8-bit register for signal <DIGIT_2_DISP>.
    Found 8-bit register for signal <DIGIT_3_DISP>.
    Found 8-bit register for signal <DIGIT_4_DISP>.
    Found 16-bit register for signal <DISPLAY>.
    Found 8-bit register for signal <REG_UNIV>.
    Found 22-bit adder for signal <sclk[21]_GND_1_o_add_6_OUT> created at line 70.
    Found 17-bit adder for signal <CONT_FREC_300[16]_GND_1_o_add_17_OUT> created at line 87.
    Found 2-bit adder for signal <CONTADOR_DISP[1]_GND_1_o_add_22_OUT> created at line 93.
    Found 4-bit adder for signal <n0152> created at line 132.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_35_OUT> created at line 132.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_38_OUT> created at line 132.
    Found 4-bit adder for signal <n0162> created at line 131.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_44_OUT> created at line 132.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_47_OUT> created at line 131.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_50_OUT> created at line 132.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_53_OUT> created at line 131.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_56_OUT> created at line 132.
    Found 4-bit adder for signal <n0181> created at line 130.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_62_OUT> created at line 131.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_65_OUT> created at line 132.
    Found 16x8-bit Read Only RAM for signal <UNID[3]_GND_1_o_wide_mux_69_OUT>
    Found 16x8-bit Read Only RAM for signal <DECE[3]_GND_1_o_wide_mux_70_OUT>
    Found 16x8-bit Read Only RAM for signal <CENT[3]_GND_1_o_wide_mux_71_OUT>
    Found 16x8-bit Read Only RAM for signal <MILL[3]_GND_1_o_wide_mux_72_OUT>
    Found 16-bit 4-to-1 multiplexer for signal <CONTADOR_DISP[1]_DIGIT_1_DISP[7]_wide_mux_78_OUT> created at line 211.
    Found 4-bit comparator not equal for signal <sampled_BOTON[3]_BOTON[3]_equal_5_o> created at line 67
    Found 3-bit comparator lessequal for signal <n0031> created at line 132
    Found 4-bit comparator lessequal for signal <n0035> created at line 132
    Found 4-bit comparator lessequal for signal <n0039> created at line 132
    Found 3-bit comparator lessequal for signal <n0043> created at line 131
    Found 4-bit comparator lessequal for signal <n0047> created at line 132
    Found 4-bit comparator lessequal for signal <n0051> created at line 131
    Found 4-bit comparator lessequal for signal <n0055> created at line 132
    Found 4-bit comparator lessequal for signal <n0059> created at line 131
    Found 4-bit comparator lessequal for signal <n0063> created at line 132
    Found 3-bit comparator lessequal for signal <n0067> created at line 130
    Found 4-bit comparator lessequal for signal <n0071> created at line 131
    Found 4-bit comparator lessequal for signal <n0075> created at line 132
    Summary:
	inferred   4 RAM(s).
	inferred  15 Adder/Subtractor(s).
	inferred 114 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <MULTI_DIV_SHIFT> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port Read Only RAM                    : 4
# Adders/Subtractors                                   : 15
 17-bit adder                                          : 1
 2-bit adder                                           : 1
 22-bit adder                                          : 1
 4-bit adder                                           : 12
# Registers                                            : 13
 1-bit register                                        : 1
 16-bit register                                       : 1
 17-bit register                                       : 1
 2-bit register                                        : 1
 22-bit register                                       : 1
 4-bit register                                        : 2
 8-bit register                                        : 6
# Comparators                                          : 13
 3-bit comparator lessequal                            : 3
 4-bit comparator lessequal                            : 9
 4-bit comparator not equal                            : 1
# Multiplexers                                         : 13
 16-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <MULTI_DIV_SHIFT>.
The following registers are absorbed into counter <CONT_FREC_300>: 1 register on signal <CONT_FREC_300>.
The following registers are absorbed into counter <sclk>: 1 register on signal <sclk>.
The following registers are absorbed into counter <CONTADOR_DISP>: 1 register on signal <CONTADOR_DISP>.
INFO:Xst:3231 - The small RAM <Mram_UNID[3]_GND_1_o_wide_mux_69_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(UNID<2:0>,REG_UNIV_SHIFTED<0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_DECE[3]_GND_1_o_wide_mux_70_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(DECE<2:0>,UNID<3>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_CENT[3]_GND_1_o_wide_mux_71_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(CENT<2:0>,DECE<3>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_MILL[3]_GND_1_o_wide_mux_72_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("000",CENT<3>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MULTI_DIV_SHIFT> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port distributed Read Only RAM        : 4
# Adders/Subtractors                                   : 12
 4-bit adder                                           : 12
# Counters                                             : 3
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 22-bit up counter                                     : 1
# Registers                                            : 73
 Flip-Flops                                            : 73
# Comparators                                          : 13
 3-bit comparator lessequal                            : 3
 4-bit comparator lessequal                            : 9
 4-bit comparator not equal                            : 1
# Multiplexers                                         : 13
 16-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <DIGIT_4_DISP_0> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DIGIT_4_DISP_1> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DIGIT_4_DISP_5> has a constant value of 0 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DIGIT_4_DISP_6> has a constant value of 0 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DISPLAY_0> (without init value) has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DISPLAY_1> (without init value) has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DISPLAY_2> (without init value) has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DISPLAY_3> (without init value) has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <DIGIT_4_DISP_2> in Unit <MULTI_DIV_SHIFT> is equivalent to the following 3 FFs/Latches, which will be removed : <DIGIT_4_DISP_3> <DIGIT_4_DISP_4> <DIGIT_4_DISP_7> 

Optimizing unit <MULTI_DIV_SHIFT> ...
WARNING:Xst:1293 - FF/Latch <DIGIT_3_DISP_0> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DIGIT_2_DISP_0> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DIGIT_1_DISP_0> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DIGIT_3_DISP_0> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DIGIT_2_DISP_0> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DIGIT_1_DISP_0> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DIGIT_3_DISP_0> has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <DISPLAY_8> (without init value) has a constant value of 1 in block <MULTI_DIV_SHIFT>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MULTI_DIV_SHIFT, actual ratio is 3.
FlipFlop BOTON_PRES_0 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop BOTON_PRES_0 connected to a primary input has been replicated
FlipFlop BOTON_PRES_2 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop BOTON_PRES_2 connected to a primary input has been replicated

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 101
 Flip-Flops                                            : 101

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MULTI_DIV_SHIFT.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 239
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 37
#      LUT2                        : 6
#      LUT3                        : 4
#      LUT4                        : 10
#      LUT5                        : 22
#      LUT6                        : 72
#      MUXCY                       : 37
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 39
# FlipFlops/Latches                : 101
#      FD                          : 54
#      FDE                         : 6
#      FDR                         : 41
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 52
#      IBUF                        : 12
#      OBUF                        : 40

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:             101  out of  11440     0%  
 Number of Slice LUTs:                  154  out of   5720     2%  
    Number used as Logic:               154  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    179
   Number with an unused Flip Flop:      78  out of    179    43%  
   Number with an unused LUT:            25  out of    179    13%  
   Number of fully used LUT-FF pairs:    76  out of    179    42%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          53
 Number of bonded IOBs:                  53  out of    160    33%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 88    |
FREC_300                           | NONE(DISPLAY_4)        | 13    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.991ns (Maximum Frequency: 111.222MHz)
   Minimum input arrival time before clock: 5.167ns
   Maximum output required time after clock: 4.202ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 8.991ns (frequency: 111.222MHz)
  Total number of paths / destination ports: 45966 / 115
-------------------------------------------------------------------------
Delay:               8.991ns (Levels of Logic = 7)
  Source:            BOTON_PRES_1 (FF)
  Destination:       DIGIT_3_DISP_1 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: BOTON_PRES_1 to DIGIT_3_DISP_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.525   1.511  BOTON_PRES_1 (BOTON_PRES_1)
     LUT6:I2->O            2   0.254   0.726  REG_UNIV_SHIFTED<4>1 (REG_UNIV_SHIFTED<4>)
     LUT3:I2->O           17   0.254   1.664  REG_UNIV_SHIFTED<4>3 (Madd_GND_1_o_GND_1_o_add_38_OUT_cy<0>)
     LUT6:I0->O            1   0.254   0.000  Mmux_GND_1_o_GND_1_o_mux_51_OUT31_G (N88)
     MUXF7:I1->O           4   0.175   0.912  Mmux_GND_1_o_GND_1_o_mux_51_OUT31 (Madd_GND_1_o_GND_1_o_add_56_OUT_lut<3>)
     LUT6:I4->O           10   0.250   1.008  Mmux_GND_1_o_GND_1_o_mux_57_OUT41 (Madd_GND_1_o_GND_1_o_add_62_OUT_cy<0>)
     LUT6:I5->O            6   0.254   0.876  Mmux_DECE41 (DECE<3>)
     LUT6:I5->O            1   0.254   0.000  Mram_CENT[3]_GND_1_o_wide_mux_71_OUT111 (Mram_CENT[3]_GND_1_o_wide_mux_71_OUT1)
     FD:D                      0.074          DIGIT_3_DISP_1
    ----------------------------------------
    Total                      8.991ns (2.294ns logic, 6.697ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'FREC_300'
  Clock period: 3.165ns (frequency: 315.956MHz)
  Total number of paths / destination ports: 29 / 15
-------------------------------------------------------------------------
Delay:               3.165ns (Levels of Logic = 1)
  Source:            CONTADOR_DISP_1 (FF)
  Destination:       CONTADOR_DISP_0 (FF)
  Source Clock:      FREC_300 rising
  Destination Clock: FREC_300 rising

  Data Path: CONTADOR_DISP_1 to CONTADOR_DISP_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.525   1.206  CONTADOR_DISP_1 (CONTADOR_DISP_1)
     LUT2:I0->O            2   0.250   0.725  CONTADOR_DISP[1]_PWR_1_o_equal_22_o<1>1 (CONTADOR_DISP[1]_PWR_1_o_equal_22_o)
     FDR:R                     0.459          CONTADOR_DISP_0
    ----------------------------------------
    Total                      3.165ns (1.234ns logic, 1.931ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 42 / 24
-------------------------------------------------------------------------
Offset:              5.167ns (Levels of Logic = 3)
  Source:            BOTON<1> (PAD)
  Destination:       BOTON_PRES_0 (FF)
  Destination Clock: CLK rising

  Data Path: BOTON<1> to BOTON_PRES_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   1.042  BOTON_1_IBUF (BOTON_1_IBUF)
     LUT4:I0->O            1   0.254   1.112  _n0225_inv_SW0 (N17)
     LUT6:I1->O            6   0.254   0.875  _n0225_inv (_n0225_inv)
     FDE:CE                    0.302          BOTON_PRES_0
    ----------------------------------------
    Total                      5.167ns (2.138ns logic, 3.029ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 1)
  Source:            LEDS_R_7 (FF)
  Destination:       LEDS_R<7> (PAD)
  Source Clock:      CLK rising

  Data Path: LEDS_R_7 to LEDS_R<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.765  LEDS_R_7 (LEDS_R_7)
     OBUF:I->O                 2.912          LEDS_R_7_OBUF (LEDS_R<7>)
    ----------------------------------------
    Total                      4.202ns (3.437ns logic, 0.765ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FREC_300'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            DISPLAY_15 (FF)
  Destination:       DISPLAY<15> (PAD)
  Source Clock:      FREC_300 rising

  Data Path: DISPLAY_15 to DISPLAY<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  DISPLAY_15 (DISPLAY_15)
     OBUF:I->O                 2.912          DISPLAY_15_OBUF (DISPLAY<15>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.991|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock FREC_300
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.811|         |         |         |
FREC_300       |    3.165|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 37.00 secs
Total CPU time to Xst completion: 33.73 secs
 
--> 


Total memory usage is 386644 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    8 (   0 filtered)

