Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1954 - No Top-level Input clock for the design. 
Assigned Driver gpio 3.01.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) TFT_RST_BLCNT	axi4lite_0
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0xa8000000-0xafffffff) MCB_DDR2	axi4_0
INFO:EDK - Use RS232 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHzPLL0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: TFT_RST_BLCNT
Assigned Driver spi 3.06.a for instance axi_spi_0
axi_spi_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_spi, INSTANCE: axi_spi_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_spi, INSTANCE: axi_spi_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_spi_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) TFT_RST_BLCNT	axi4lite_0
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40a00000-0x40a0ffff) axi_spi_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0xa8000000-0xafffffff) MCB_DDR2	axi4_0
INFO:EDK - Use TFT_RST_BLCNT as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHzPLL0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_spi_0
fsl_v20_0 has been added to the project
Writing filter settings....
Done writing filter settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.filters
Done writing Tab View settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.gui
Assigned Driver generic 1.00.a for instance tft_ctrl_0
tft_ctrl_0 has been added to the project
Writing filter settings....
Done writing filter settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.filters
Done writing Tab View settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.gui

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) TFT_RST_BLCNT	axi4lite_0
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40a00000-0x40a0ffff) axi_spi_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0xa8000000-0xafffffff) MCB_DDR2	axi4_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR: fsl_v20_0_FSL_S_Clk - No driver found. Port will be driven to GND - D:\Study\FPGA\Spartan6\TFT_Display\pcores\tft_ctrl_v1_00_a\data\tft_ctrl_v2_1_0.mpd line 19 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: fsl_v20_0_FSL_M_Clk - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 746 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x48000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x48000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 14 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 14 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_MEMCLK_PERIOD value to 5000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Sat Dec 06 00:33:02 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Study/FPGA/Spartan6/TFT_Display/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLKIN' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) TFT_RST_BLCNT	axi4lite_0
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40a00000-0x40a0ffff) axi_spi_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0xa8000000-0xafffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR: fsl_v20_0_FSL_S_Clk - No driver
   found. Port will be driven to GND -
   D:\Study\FPGA\Spartan6\TFT_Display\pcores\tft_ctrl_v1_00_a\data\tft_ctrl_v2_1
   _0.mpd line 19 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: fsl_v20_0_FSL_M_Clk - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 746 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x48000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x48000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The fsl_v20_0 core has constraints automatically generated by XPS in
implementation/fsl_v20_0_wrapper/fsl_v20_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 133 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line
39 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line
52 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 59 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line
68 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 75 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs
line 84 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 91 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 120 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line
133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 157 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 165 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 172 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr2 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 187 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:tft_rst_blcnt - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 227
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_spi_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 238 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:fsl_v20_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 253 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:tft_ctrl_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 261 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 52 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/microblaze_0_ilmb_wrapper/sys
tem_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/microblaze_0_dlmb_wrapper/sys
tem_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 91 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/microblaze_0_wrapper/system_m
icroblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 157 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/axi4lite_0_wrapper/system_axi
4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4_0_wrapper INSTANCE:axi4_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 165 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_axi4_0_wrapper.ngc
../system_axi4_0_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/axi4_0_wrapper/system_axi4_0_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_mcb_ddr2_wrapper INSTANCE:mcb_ddr2 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 187 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_mcb_ddr2_wrapper.ngc
../system_mcb_ddr2_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/mcb_ddr2_wrapper/system_mcb_d
dr2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_mcb_ddr2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_mcb_ddr2_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_0_wrapper INSTANCE:fsl_v20_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 253 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_fsl_v20_0_wrapper.ngc
../system_fsl_v20_0_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/fsl_v20_0_wrapper/system_fsl_
v20_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 291.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sat Dec 06 00:38:38 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-2 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory D:/Study/FPGA/Spartan6/TFT_Display/implementation 

Using Flow File: D:/Study/FPGA/Spartan6/TFT_Display/implementation/fpga.flw 
Using Option File(s): 
 D:/Study/FPGA/Spartan6/TFT_Display/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-2 -nt timestamp -bm system.bmm
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-2 -nt timestamp -bm system.bmm
D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_rs232_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_fsl_v20_0_wrapper.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_ilmb_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_dlmb_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_mcb_ddr2_wrapper.ngc".
..
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4lite_0_wrapper.ngc
"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4_0_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_tft_ctrl_0_wrapper.ngc
"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_i_bram_ct
rl_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_d_bram_ct
rl_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_debug_module_wrapper.n
gc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_tft_rst_blcnt_wrapper.
ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi_spi_0_wrapper.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_bram_bloc
k_wrapper.ngc"...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_ilmb_wrap
per.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_dlmb_wrap
per.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_mcb_ddr2_wrapper.ncf"
to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4lite_0_wrapper.ncf
" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4_0_wrapper.ncf" to
module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_wrapper.n
cf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_rzq" LOC = C2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ldm" LOC = K3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_udm" LOC = K4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_udqs" LOC = P2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dqs" LOC = L4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_clk_n" LOC = G1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_clk" LOC = G3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_cke" LOC = H7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_we_n" LOC = E3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_cas_n" LOC = K5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ras_n" LOC = L5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<0>" LOC = L2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<1>" LOC = L1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<2>" LOC = K2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<3>" LOC = K1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<4>" LOC = H2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<5>" LOC = H1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<6>" LOC = J3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<7>" LOC = J1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<8>" LOC = M3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<9>" LOC = M1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<10>" LOC = N2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<11>" LOC = N1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<12>" LOC = T2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<13>" LOC = T1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<14>" LOC = U2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<15>" LOC = U1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ba<0>" LOC = F2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ba<1>" LOC = F1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<0>" LOC = J7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<1>" LOC = J6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<2>" LOC = H5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<3>" LOC = L7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<4>" LOC = F3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<5>" LOC = H4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<6>" LOC = H3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<7>" LOC = H6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<8>" LOC = D2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<9>" LOC = D1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<10>" LOC = F4>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<11>" LOC = D3>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<12>" LOC = G6>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

ERROR:ConstraintSystem:59 - Constraint <Net tft_ctrl_0_DB_BUS_pin[0] LOC=M13  |>
   [system.ucf(18)]: NET "tft_ctrl_0_DB_BUS_pin[0]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net tft_ctrl_0_DB_BUS_pin[0] LOC=M13  |> [system.ucf(18)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(18)]: NET "tft_ctrl_0_DB_BUS_pin[0]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net tft_ctrl_0_DB_BUS_pin[2] LOC=N14  |>
   [system.ucf(19)]: NET "tft_ctrl_0_DB_BUS_pin[2]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net tft_ctrl_0_DB_BUS_pin[2] LOC=N14  |> [system.ucf(19)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(19)]: NET "tft_ctrl_0_DB_BUS_pin[2]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net tft_ctrl_0_DB_BUS_pin[4] LOC=U18  |>
   [system.ucf(20)]: NET "tft_ctrl_0_DB_BUS_pin[4]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net tft_ctrl_0_DB_BUS_pin[4] LOC=U18  |> [system.ucf(20)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(20)]: NET "tft_ctrl_0_DB_BUS_pin[4]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net tft_ctrl_0_DB_BUS_pin[6] LOC=T18  |>
   [system.ucf(21)]: NET "tft_ctrl_0_DB_BUS_pin[6]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net tft_ctrl_0_DB_BUS_pin[6] LOC=T18  |> [system.ucf(21)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(21)]: NET "tft_ctrl_0_DB_BUS_pin[6]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net tft_ctrl_0_DB_BUS_pin[8] LOC=N16  |>
   [system.ucf(22)]: NET "tft_ctrl_0_DB_BUS_pin[8]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net tft_ctrl_0_DB_BUS_pin[8] LOC=N16  |> [system.ucf(22)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(22)]: NET "tft_ctrl_0_DB_BUS_pin[8]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net tft_ctrl_0_DB_BUS_pin[10] LOC=P18 
   |> [system.ucf(23)]: NET "tft_ctrl_0_DB_BUS_pin[10]" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net tft_ctrl_0_DB_BUS_pin[10] LOC=P18  |> [system.ucf(23)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(23)]: NET "tft_ctrl_0_DB_BUS_pin[10]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net tft_ctrl_0_DB_BUS_pin[12] LOC=N18 
   |> [system.ucf(24)]: NET "tft_ctrl_0_DB_BUS_pin[12]" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net tft_ctrl_0_DB_BUS_pin[12] LOC=N18  |> [system.ucf(24)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(24)]: NET "tft_ctrl_0_DB_BUS_pin[12]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net tft_ctrl_0_DB_BUS_pin[14] LOC=M18 
   |> [system.ucf(25)]: NET "tft_ctrl_0_DB_BUS_pin[14]" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net tft_ctrl_0_DB_BUS_pin[14] LOC=M18  |> [system.ucf(25)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(25)]: NET "tft_ctrl_0_DB_BUS_pin[14]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net tft_ctrl_0_LCD_CS_pin LOC=L18  |>
   [system.ucf(27)]: NET "tft_ctrl_0_LCD_CS_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net tft_ctrl_0_LCD_CS_pin LOC=L18  |> [system.ucf(27)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(27)]: NET "tft_ctrl_0_LCD_CS_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net tft_ctrl_0_LCD_WR_pin LOC=K18  |>
   [system.ucf(28)]: NET "tft_ctrl_0_LCD_WR_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net tft_ctrl_0_LCD_WR_pin LOC=K18  |> [system.ucf(28)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(28)]: NET "tft_ctrl_0_LCD_WR_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net tft_ctrl_0_DB_BUS_pin[1] LOC=L14  |>
   [system.ucf(35)]: NET "tft_ctrl_0_DB_BUS_pin[1]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net tft_ctrl_0_DB_BUS_pin[1] LOC=L14  |> [system.ucf(35)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(35)]: NET "tft_ctrl_0_DB_BUS_pin[1]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net tft_ctrl_0_DB_BUS_pin[3] LOC=M14  |>
   [system.ucf(36)]: NET "tft_ctrl_0_DB_BUS_pin[3]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net tft_ctrl_0_DB_BUS_pin[3] LOC=M14  |> [system.ucf(36)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(36)]: NET "tft_ctrl_0_DB_BUS_pin[3]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net tft_ctrl_0_DB_BUS_pin[5] LOC=U17  |>
   [system.ucf(37)]: NET "tft_ctrl_0_DB_BUS_pin[5]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net tft_ctrl_0_DB_BUS_pin[5] LOC=U17  |> [system.ucf(37)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(37)]: NET "tft_ctrl_0_DB_BUS_pin[5]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net tft_ctrl_0_DB_BUS_pin[7] LOC=T17  |>
   [system.ucf(38)]: NET "tft_ctrl_0_DB_BUS_pin[7]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net tft_ctrl_0_DB_BUS_pin[7] LOC=T17  |> [system.ucf(38)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(38)]: NET "tft_ctrl_0_DB_BUS_pin[7]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net tft_ctrl_0_DB_BUS_pin[9] LOC=N15  |>
   [system.ucf(39)]: NET "tft_ctrl_0_DB_BUS_pin[9]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net tft_ctrl_0_DB_BUS_pin[9] LOC=N15  |> [system.ucf(39)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(39)]: NET "tft_ctrl_0_DB_BUS_pin[9]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net tft_ctrl_0_DB_BUS_pin[11] LOC=P17 
   |> [system.ucf(40)]: NET "tft_ctrl_0_DB_BUS_pin[11]" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net tft_ctrl_0_DB_BUS_pin[11] LOC=P17  |> [system.ucf(40)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(40)]: NET "tft_ctrl_0_DB_BUS_pin[11]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net tft_ctrl_0_DB_BUS_pin[13] LOC=N17 
   |> [system.ucf(41)]: NET "tft_ctrl_0_DB_BUS_pin[13]" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net tft_ctrl_0_DB_BUS_pin[13] LOC=N17  |> [system.ucf(41)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(41)]: NET "tft_ctrl_0_DB_BUS_pin[13]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net tft_ctrl_0_DB_BUS_pin[15] LOC=M16 
   |> [system.ucf(42)]: NET "tft_ctrl_0_DB_BUS_pin[15]" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net tft_ctrl_0_DB_BUS_pin[15] LOC=M16  |> [system.ucf(42)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(42)]: NET "tft_ctrl_0_DB_BUS_pin[15]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net tft_ctrl_0_LCD_RS_pin LOC=L17  |>
   [system.ucf(44)]: NET "tft_ctrl_0_LCD_RS_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net tft_ctrl_0_LCD_RS_pin LOC=L17  |> [system.ucf(44)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(44)]: NET "tft_ctrl_0_LCD_RS_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net tft_ctrl_0_LCD_RD_pin LOC=K17  |>
   [system.ucf(45)]: NET "tft_ctrl_0_LCD_RD_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net tft_ctrl_0_LCD_RD_pin LOC=K17  |> [system.ucf(45)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(45)]: NET "tft_ctrl_0_LCD_RD_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 8 PHASE 1.25 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 8 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX=2.5;>
   [system.ucf(48)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_rzq" LOC = C2> is
   overridden on the design object MCB_DDR2_rzq by the constraint
   <net"MCB_DDR2_rzq" loc = C2;> [system.ucf(98)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_rzq" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_rzq by the
   constraint <NET  "MCB_DDR2_rzq"                                           
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(114)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ldm" LOC = K3> is
   overridden on the design object MCB_DDR2_dram_ldm by the constraint
   <net"MCB_DDR2_dram_ldm" loc = K3;> [system.ucf(94)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ldm" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ldm by the
   constraint <NET  "MCB_DDR2_dram_ldm"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(112)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udm" LOC = K4> is
   overridden on the design object MCB_DDR2_dram_udm by the constraint
   <net"MCB_DDR2_dram_udm" loc = K4;> [system.ucf(96)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udm" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_udm by the
   constraint <NET  "MCB_DDR2_dram_udm"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(113)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udqs" LOC = P2> is
   overridden on the design object MCB_DDR2_dram_udqs by the constraint
   <net"MCB_DDR2_dram_udqs" loc = P2;> [system.ucf(92)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udqs" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_udqs by the
   constraint <NET  "MCB_DDR2_dram_udqs"                                     
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(105)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dqs" LOC = L4> is
   overridden on the design object MCB_DDR2_dram_dqs by the constraint
   <net"MCB_DDR2_dram_dqs" loc = L4;> [system.ucf(91)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dqs" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dqs by the
   constraint <NET  "MCB_DDR2_dram_dqs"                                      
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(104)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk_n" LOC = G1> is
   overridden on the design object MCB_DDR2_dram_clk_n by the constraint
   <net"MCB_DDR2_dram_clk_n" loc = G1;> [system.ucf(71)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk_n" IOSTANDARD =
   "DIFF_MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_clk_n by
   the constraint <NET  "MCB_DDR2_dram_clk_n"                          
   IOSTANDARD = DIFF_MOBILE_DDR ;> [system.ucf(107)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk" LOC = G3> is
   overridden on the design object MCB_DDR2_dram_clk by the constraint
   <net"MCB_DDR2_dram_clk"   loc = G3;> [system.ucf(72)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk" IOSTANDARD =
   "DIFF_MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_clk by
   the constraint <NET  "MCB_DDR2_dram_clk"                            
   IOSTANDARD = DIFF_MOBILE_DDR ;> [system.ucf(106)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cke" LOC = H7> is
   overridden on the design object MCB_DDR2_dram_cke by the constraint
   <net"MCB_DDR2_dram_cke"   loc = H7;> [system.ucf(70)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cke" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_cke by the
   constraint <NET  "MCB_DDR2_dram_cke"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(108)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_we_n" LOC = E3> is
   overridden on the design object MCB_DDR2_dram_we_n by the constraint
   <net"MCB_DDR2_dram_we_n" loc = E3;> [system.ucf(97)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_we_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_we_n by the
   constraint <NET  "MCB_DDR2_dram_we_n"                            IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(111)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cas_n" LOC = K5> is
   overridden on the design object MCB_DDR2_dram_cas_n by the constraint
   <net"MCB_DDR2_dram_cas_n" loc = K5;> [system.ucf(69)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cas_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_cas_n by the
   constraint <NET  "MCB_DDR2_dram_cas_n"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(110)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ras_n" LOC = L5> is
   overridden on the design object MCB_DDR2_dram_ras_n by the constraint
   <net"MCB_DDR2_dram_ras_n" loc = L5;> [system.ucf(95)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ras_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ras_n by the
   constraint <NET  "MCB_DDR2_dram_ras_n"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(109)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<0>" LOC = L2> is
   overridden on the design object MCB_DDR2_dram_dq<0> by the constraint
   <net"MCB_DDR2_dram_dq<0>" loc = L2;> [system.ucf(89)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<0> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<1>" LOC = L1> is
   overridden on the design object MCB_DDR2_dram_dq<1> by the constraint
   <net"MCB_DDR2_dram_dq<1>" loc = L1;> [system.ucf(88)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<1> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<2>" LOC = K2> is
   overridden on the design object MCB_DDR2_dram_dq<2> by the constraint
   <net"MCB_DDR2_dram_dq<2>" loc = K2;> [system.ucf(87)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<2>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<2> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<3>" LOC = K1> is
   overridden on the design object MCB_DDR2_dram_dq<3> by the constraint
   <net"MCB_DDR2_dram_dq<3>" loc = K1;> [system.ucf(86)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<3>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<3> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<4>" LOC = H2> is
   overridden on the design object MCB_DDR2_dram_dq<4> by the constraint
   <net"MCB_DDR2_dram_dq<4>" loc = H2;> [system.ucf(85)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<4>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<4> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<5>" LOC = H1> is
   overridden on the design object MCB_DDR2_dram_dq<5> by the constraint
   <net"MCB_DDR2_dram_dq<5>" loc = H1;> [system.ucf(84)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<5>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<5> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<6>" LOC = J3> is
   overridden on the design object MCB_DDR2_dram_dq<6> by the constraint
   <net"MCB_DDR2_dram_dq<6>" loc = J3;> [system.ucf(83)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<6>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<6> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<7>" LOC = J1> is
   overridden on the design object MCB_DDR2_dram_dq<7> by the constraint
   <net"MCB_DDR2_dram_dq<7>" loc = J1;> [system.ucf(82)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<7>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<7> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<8>" LOC = M3> is
   overridden on the design object MCB_DDR2_dram_dq<8> by the constraint
   <net"MCB_DDR2_dram_dq<8>" loc = M3;> [system.ucf(81)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<8>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<8> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<9>" LOC = M1> is
   overridden on the design object MCB_DDR2_dram_dq<9> by the constraint
   <net"MCB_DDR2_dram_dq<9>" loc = M1;> [system.ucf(80)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<9>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<9> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<10>" LOC = N2> is
   overridden on the design object MCB_DDR2_dram_dq<10> by the constraint
   <net"MCB_DDR2_dram_dq<10>" loc = N2;> [system.ucf(79)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<10>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<10> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<11>" LOC = N1> is
   overridden on the design object MCB_DDR2_dram_dq<11> by the constraint
   <net"MCB_DDR2_dram_dq<11>" loc = N1;> [system.ucf(78)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<11>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<11> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<12>" LOC = T2> is
   overridden on the design object MCB_DDR2_dram_dq<12> by the constraint
   <net"MCB_DDR2_dram_dq<12>" loc = T2;> [system.ucf(77)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<12>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<12> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<13>" LOC = T1> is
   overridden on the design object MCB_DDR2_dram_dq<13> by the constraint
   <net"MCB_DDR2_dram_dq<13>" loc = T1;> [system.ucf(76)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<13>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<13> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<14>" LOC = U2> is
   overridden on the design object MCB_DDR2_dram_dq<14> by the constraint
   <net"MCB_DDR2_dram_dq<14>" loc = U2;> [system.ucf(75)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<14>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<14> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<15>" LOC = U1> is
   overridden on the design object MCB_DDR2_dram_dq<15> by the constraint
   <net"MCB_DDR2_dram_dq<15>" loc = U1;> [system.ucf(74)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<15>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<15> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<0>" LOC = F2> is
   overridden on the design object MCB_DDR2_dram_ba<0> by the constraint
   <net"MCB_DDR2_dram_ba<0>" loc = F2;> [system.ucf(68)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ba<0> by the
   constraint <NET  "MCB_DDR2_dram_ba[*]"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(103)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<1>" LOC = F1> is
   overridden on the design object MCB_DDR2_dram_ba<1> by the constraint
   <net"MCB_DDR2_dram_ba<1>" loc = F1;> [system.ucf(67)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ba<1> by the
   constraint <NET  "MCB_DDR2_dram_ba[*]"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(103)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<0>" LOC = J7> is
   overridden on the design object MCB_DDR2_dram_addr<0> by the constraint
   <net"MCB_DDR2_dram_addr<0>" loc = J7;> [system.ucf(65)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<0> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<1>" LOC = J6> is
   overridden on the design object MCB_DDR2_dram_addr<1> by the constraint
   <net"MCB_DDR2_dram_addr<1>" loc = J6;> [system.ucf(64)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<1> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<2>" LOC = H5> is
   overridden on the design object MCB_DDR2_dram_addr<2> by the constraint
   <net"MCB_DDR2_dram_addr<2>" loc = H5;> [system.ucf(63)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<2>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<2> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<3>" LOC = L7> is
   overridden on the design object MCB_DDR2_dram_addr<3> by the constraint
   <net"MCB_DDR2_dram_addr<3>" loc = L7;> [system.ucf(62)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<3>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<3> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<4>" LOC = F3> is
   overridden on the design object MCB_DDR2_dram_addr<4> by the constraint
   <net"MCB_DDR2_dram_addr<4>" loc = F3;> [system.ucf(61)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<4>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<4> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<5>" LOC = H4> is
   overridden on the design object MCB_DDR2_dram_addr<5> by the constraint
   <net"MCB_DDR2_dram_addr<5>" loc = H4;> [system.ucf(60)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<5>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<5> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<6>" LOC = H3> is
   overridden on the design object MCB_DDR2_dram_addr<6> by the constraint
   <net"MCB_DDR2_dram_addr<6>" loc = H3;> [system.ucf(59)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<6>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<6> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<7>" LOC = H6> is
   overridden on the design object MCB_DDR2_dram_addr<7> by the constraint
   <net"MCB_DDR2_dram_addr<7>" loc = H6;> [system.ucf(58)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<7>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<7> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<8>" LOC = D2> is
   overridden on the design object MCB_DDR2_dram_addr<8> by the constraint
   <net"MCB_DDR2_dram_addr<8>" loc = D2;> [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<8>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<8> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<9>" LOC = D1> is
   overridden on the design object MCB_DDR2_dram_addr<9> by the constraint
   <net"MCB_DDR2_dram_addr<9>" loc = D1;> [system.ucf(56)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<9>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<9> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<10>" LOC = F4>
   is overridden on the design object MCB_DDR2_dram_addr<10> by the constraint
   <net"MCB_DDR2_dram_addr<10>" loc = F4;> [system.ucf(55)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<10>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<10> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<11>" LOC = D3>
   is overridden on the design object MCB_DDR2_dram_addr<11> by the constraint
   <net"MCB_DDR2_dram_addr<11>" loc = D3;> [system.ucf(54)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<11>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<11> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<12>" LOC = G6>
   is overridden on the design object MCB_DDR2_dram_addr<12> by the constraint
   <net"MCB_DDR2_dram_addr<12>" loc = G6;> [system.ucf(53)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<12>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<12> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
ERROR:NgdBuild:604 - logical block 'tft_ctrl_0/tft_ctrl_0' with type 'tft_ctrl'
   could not be resolved. A pin name misspelling can cause this, a missing edif
   or ngc file, case mismatch between the block name and the edif or ngc file
   name, or the misspelling of a type name. Symbol 'tft_ctrl' is not supported
   in target 'spartan6'.
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    41
  Number of warnings: 173

Total REAL time to NGDBUILD completion: 1 min  10 sec
Total CPU time to NGDBUILD completion:  1 min  7 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
Done!
Save project successfully

********************************************************************************
At Local date and time: Sat Dec 06 00:42:24 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Study/FPGA/Spartan6/TFT_Display/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLKIN' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) TFT_RST_BLCNT	axi4lite_0
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40a00000-0x40a0ffff) axi_spi_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0xa8000000-0xafffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR: fsl_v20_0_FSL_S_Clk - No driver
   found. Port will be driven to GND -
   D:\Study\FPGA\Spartan6\TFT_Display\pcores\tft_ctrl_v1_00_a\data\tft_ctrl_v2_1
   _0.mpd line 19 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: fsl_v20_0_FSL_M_Clk - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 746 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x48000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x48000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The fsl_v20_0 core has constraints automatically generated by XPS in
implementation/fsl_v20_0_wrapper/fsl_v20_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 44 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 57 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 64 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 73 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 80 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 89 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 96 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs
line 125 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 162 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 170 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 177 - Copying cache
implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 192 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:tft_rst_blcnt -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 232 - Copying cache
implementation netlist
IPNAME:axi_spi INSTANCE:axi_spi_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 243 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 258 - Copying cache
implementation netlist
IPNAME:tft_ctrl INSTANCE:tft_ctrl_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 266 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 89 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 138 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line
138 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 138 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 24.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-2 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: D:/Study/FPGA/Spartan6/TFT_Display/implementation/fpga.flw 
Using Option File(s): 
 D:/Study/FPGA/Spartan6/TFT_Display/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-2 -nt timestamp -bm system.bmm
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-2 -nt timestamp -bm system.bmm
D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_rs232_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_fsl_v20_0_wrapper.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_ilmb_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_dlmb_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_mcb_ddr2_wrapper.ngc".
..
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4lite_0_wrapper.ngc
"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4_0_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_tft_ctrl_0_wrapper.ngc
"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_i_bram_ct
rl_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_d_bram_ct
rl_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_debug_module_wrapper.n
gc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_tft_rst_blcnt_wrapper.
ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi_spi_0_wrapper.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_bram_bloc
k_wrapper.ngc"...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_ilmb_wrap
per.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_dlmb_wrap
per.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_mcb_ddr2_wrapper.ncf"
to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4lite_0_wrapper.ncf
" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4_0_wrapper.ncf" to
module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_wrapper.n
cf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_rzq" LOC = C2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ldm" LOC = K3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_udm" LOC = K4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_udqs" LOC = P2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dqs" LOC = L4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_clk_n" LOC = G1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_clk" LOC = G3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_cke" LOC = H7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_we_n" LOC = E3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_cas_n" LOC = K5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ras_n" LOC = L5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<0>" LOC = L2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<1>" LOC = L1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<2>" LOC = K2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<3>" LOC = K1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<4>" LOC = H2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<5>" LOC = H1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<6>" LOC = J3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<7>" LOC = J1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<8>" LOC = M3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<9>" LOC = M1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<10>" LOC = N2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<11>" LOC = N1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<12>" LOC = T2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<13>" LOC = T1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<14>" LOC = U2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<15>" LOC = U1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ba<0>" LOC = F2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ba<1>" LOC = F1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<0>" LOC = J7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<1>" LOC = J6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<2>" LOC = H5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<3>" LOC = L7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<4>" LOC = F3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<5>" LOC = H4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<6>" LOC = H3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<7>" LOC = H6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<8>" LOC = D2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<9>" LOC = D1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<10>" LOC = F4>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<11>" LOC = D3>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<12>" LOC = G6>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 8 PHASE 1.25 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 8 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX=2.5;>
   [system.ucf(48)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_rzq" LOC = C2> is
   overridden on the design object MCB_DDR2_rzq by the constraint
   <net"MCB_DDR2_rzq" loc = C2;> [system.ucf(98)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_rzq" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_rzq by the
   constraint <NET  "MCB_DDR2_rzq"                                           
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(114)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ldm" LOC = K3> is
   overridden on the design object MCB_DDR2_dram_ldm by the constraint
   <net"MCB_DDR2_dram_ldm" loc = K3;> [system.ucf(94)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ldm" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ldm by the
   constraint <NET  "MCB_DDR2_dram_ldm"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(112)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udm" LOC = K4> is
   overridden on the design object MCB_DDR2_dram_udm by the constraint
   <net"MCB_DDR2_dram_udm" loc = K4;> [system.ucf(96)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udm" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_udm by the
   constraint <NET  "MCB_DDR2_dram_udm"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(113)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udqs" LOC = P2> is
   overridden on the design object MCB_DDR2_dram_udqs by the constraint
   <net"MCB_DDR2_dram_udqs" loc = P2;> [system.ucf(92)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udqs" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_udqs by the
   constraint <NET  "MCB_DDR2_dram_udqs"                                     
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(105)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dqs" LOC = L4> is
   overridden on the design object MCB_DDR2_dram_dqs by the constraint
   <net"MCB_DDR2_dram_dqs" loc = L4;> [system.ucf(91)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dqs" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dqs by the
   constraint <NET  "MCB_DDR2_dram_dqs"                                      
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(104)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk_n" LOC = G1> is
   overridden on the design object MCB_DDR2_dram_clk_n by the constraint
   <net"MCB_DDR2_dram_clk_n" loc = G1;> [system.ucf(71)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk_n" IOSTANDARD =
   "DIFF_MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_clk_n by
   the constraint <NET  "MCB_DDR2_dram_clk_n"                          
   IOSTANDARD = DIFF_MOBILE_DDR ;> [system.ucf(107)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk" LOC = G3> is
   overridden on the design object MCB_DDR2_dram_clk by the constraint
   <net"MCB_DDR2_dram_clk"   loc = G3;> [system.ucf(72)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk" IOSTANDARD =
   "DIFF_MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_clk by
   the constraint <NET  "MCB_DDR2_dram_clk"                            
   IOSTANDARD = DIFF_MOBILE_DDR ;> [system.ucf(106)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cke" LOC = H7> is
   overridden on the design object MCB_DDR2_dram_cke by the constraint
   <net"MCB_DDR2_dram_cke"   loc = H7;> [system.ucf(70)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cke" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_cke by the
   constraint <NET  "MCB_DDR2_dram_cke"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(108)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_we_n" LOC = E3> is
   overridden on the design object MCB_DDR2_dram_we_n by the constraint
   <net"MCB_DDR2_dram_we_n" loc = E3;> [system.ucf(97)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_we_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_we_n by the
   constraint <NET  "MCB_DDR2_dram_we_n"                            IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(111)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cas_n" LOC = K5> is
   overridden on the design object MCB_DDR2_dram_cas_n by the constraint
   <net"MCB_DDR2_dram_cas_n" loc = K5;> [system.ucf(69)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cas_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_cas_n by the
   constraint <NET  "MCB_DDR2_dram_cas_n"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(110)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ras_n" LOC = L5> is
   overridden on the design object MCB_DDR2_dram_ras_n by the constraint
   <net"MCB_DDR2_dram_ras_n" loc = L5;> [system.ucf(95)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ras_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ras_n by the
   constraint <NET  "MCB_DDR2_dram_ras_n"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(109)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<0>" LOC = L2> is
   overridden on the design object MCB_DDR2_dram_dq<0> by the constraint
   <net"MCB_DDR2_dram_dq<0>" loc = L2;> [system.ucf(89)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<0> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<1>" LOC = L1> is
   overridden on the design object MCB_DDR2_dram_dq<1> by the constraint
   <net"MCB_DDR2_dram_dq<1>" loc = L1;> [system.ucf(88)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<1> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<2>" LOC = K2> is
   overridden on the design object MCB_DDR2_dram_dq<2> by the constraint
   <net"MCB_DDR2_dram_dq<2>" loc = K2;> [system.ucf(87)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<2>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<2> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<3>" LOC = K1> is
   overridden on the design object MCB_DDR2_dram_dq<3> by the constraint
   <net"MCB_DDR2_dram_dq<3>" loc = K1;> [system.ucf(86)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<3>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<3> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<4>" LOC = H2> is
   overridden on the design object MCB_DDR2_dram_dq<4> by the constraint
   <net"MCB_DDR2_dram_dq<4>" loc = H2;> [system.ucf(85)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<4>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<4> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<5>" LOC = H1> is
   overridden on the design object MCB_DDR2_dram_dq<5> by the constraint
   <net"MCB_DDR2_dram_dq<5>" loc = H1;> [system.ucf(84)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<5>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<5> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<6>" LOC = J3> is
   overridden on the design object MCB_DDR2_dram_dq<6> by the constraint
   <net"MCB_DDR2_dram_dq<6>" loc = J3;> [system.ucf(83)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<6>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<6> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<7>" LOC = J1> is
   overridden on the design object MCB_DDR2_dram_dq<7> by the constraint
   <net"MCB_DDR2_dram_dq<7>" loc = J1;> [system.ucf(82)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<7>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<7> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<8>" LOC = M3> is
   overridden on the design object MCB_DDR2_dram_dq<8> by the constraint
   <net"MCB_DDR2_dram_dq<8>" loc = M3;> [system.ucf(81)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<8>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<8> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<9>" LOC = M1> is
   overridden on the design object MCB_DDR2_dram_dq<9> by the constraint
   <net"MCB_DDR2_dram_dq<9>" loc = M1;> [system.ucf(80)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<9>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<9> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<10>" LOC = N2> is
   overridden on the design object MCB_DDR2_dram_dq<10> by the constraint
   <net"MCB_DDR2_dram_dq<10>" loc = N2;> [system.ucf(79)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<10>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<10> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<11>" LOC = N1> is
   overridden on the design object MCB_DDR2_dram_dq<11> by the constraint
   <net"MCB_DDR2_dram_dq<11>" loc = N1;> [system.ucf(78)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<11>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<11> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<12>" LOC = T2> is
   overridden on the design object MCB_DDR2_dram_dq<12> by the constraint
   <net"MCB_DDR2_dram_dq<12>" loc = T2;> [system.ucf(77)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<12>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<12> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<13>" LOC = T1> is
   overridden on the design object MCB_DDR2_dram_dq<13> by the constraint
   <net"MCB_DDR2_dram_dq<13>" loc = T1;> [system.ucf(76)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<13>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<13> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<14>" LOC = U2> is
   overridden on the design object MCB_DDR2_dram_dq<14> by the constraint
   <net"MCB_DDR2_dram_dq<14>" loc = U2;> [system.ucf(75)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<14>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<14> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<15>" LOC = U1> is
   overridden on the design object MCB_DDR2_dram_dq<15> by the constraint
   <net"MCB_DDR2_dram_dq<15>" loc = U1;> [system.ucf(74)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<15>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<15> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<0>" LOC = F2> is
   overridden on the design object MCB_DDR2_dram_ba<0> by the constraint
   <net"MCB_DDR2_dram_ba<0>" loc = F2;> [system.ucf(68)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ba<0> by the
   constraint <NET  "MCB_DDR2_dram_ba[*]"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(103)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<1>" LOC = F1> is
   overridden on the design object MCB_DDR2_dram_ba<1> by the constraint
   <net"MCB_DDR2_dram_ba<1>" loc = F1;> [system.ucf(67)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ba<1> by the
   constraint <NET  "MCB_DDR2_dram_ba[*]"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(103)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<0>" LOC = J7> is
   overridden on the design object MCB_DDR2_dram_addr<0> by the constraint
   <net"MCB_DDR2_dram_addr<0>" loc = J7;> [system.ucf(65)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<0> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<1>" LOC = J6> is
   overridden on the design object MCB_DDR2_dram_addr<1> by the constraint
   <net"MCB_DDR2_dram_addr<1>" loc = J6;> [system.ucf(64)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<1> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<2>" LOC = H5> is
   overridden on the design object MCB_DDR2_dram_addr<2> by the constraint
   <net"MCB_DDR2_dram_addr<2>" loc = H5;> [system.ucf(63)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<2>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<2> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<3>" LOC = L7> is
   overridden on the design object MCB_DDR2_dram_addr<3> by the constraint
   <net"MCB_DDR2_dram_addr<3>" loc = L7;> [system.ucf(62)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<3>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<3> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<4>" LOC = F3> is
   overridden on the design object MCB_DDR2_dram_addr<4> by the constraint
   <net"MCB_DDR2_dram_addr<4>" loc = F3;> [system.ucf(61)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<4>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<4> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<5>" LOC = H4> is
   overridden on the design object MCB_DDR2_dram_addr<5> by the constraint
   <net"MCB_DDR2_dram_addr<5>" loc = H4;> [system.ucf(60)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<5>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<5> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<6>" LOC = H3> is
   overridden on the design object MCB_DDR2_dram_addr<6> by the constraint
   <net"MCB_DDR2_dram_addr<6>" loc = H3;> [system.ucf(59)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<6>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<6> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<7>" LOC = H6> is
   overridden on the design object MCB_DDR2_dram_addr<7> by the constraint
   <net"MCB_DDR2_dram_addr<7>" loc = H6;> [system.ucf(58)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<7>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<7> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<8>" LOC = D2> is
   overridden on the design object MCB_DDR2_dram_addr<8> by the constraint
   <net"MCB_DDR2_dram_addr<8>" loc = D2;> [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<8>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<8> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<9>" LOC = D1> is
   overridden on the design object MCB_DDR2_dram_addr<9> by the constraint
   <net"MCB_DDR2_dram_addr<9>" loc = D1;> [system.ucf(56)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<9>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<9> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<10>" LOC = F4>
   is overridden on the design object MCB_DDR2_dram_addr<10> by the constraint
   <net"MCB_DDR2_dram_addr<10>" loc = F4;> [system.ucf(55)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<10>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<10> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<11>" LOC = D3>
   is overridden on the design object MCB_DDR2_dram_addr<11> by the constraint
   <net"MCB_DDR2_dram_addr<11>" loc = D3;> [system.ucf(54)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<11>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<11> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<12>" LOC = G6>
   is overridden on the design object MCB_DDR2_dram_addr<12> by the constraint
   <net"MCB_DDR2_dram_addr<12>" loc = G6;> [system.ucf(53)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<12>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<12> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
ERROR:NgdBuild:604 - logical block 'tft_ctrl_0/tft_ctrl_0' with type 'tft_ctrl'
   could not be resolved. A pin name misspelling can cause this, a missing edif
   or ngc file, case mismatch between the block name and the edif or ngc file
   name, or the misspelling of a type name. Symbol 'tft_ctrl' is not supported
   in target 'spartan6'.
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings: 153

Total REAL time to NGDBUILD completion: 1 min  7 sec
Total CPU time to NGDBUILD completion:  1 min  6 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
Done!

********************************************************************************
At Local date and time: Sat Dec 06 00:47:11 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-2 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: D:/Study/FPGA/Spartan6/TFT_Display/implementation/fpga.flw 
Using Option File(s): 
 D:/Study/FPGA/Spartan6/TFT_Display/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-2 -nt timestamp -bm system.bmm
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-2 -nt timestamp -bm system.bmm
D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_rs232_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_fsl_v20_0_wrapper.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_ilmb_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_dlmb_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_mcb_ddr2_wrapper.ngc".
..
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4lite_0_wrapper.ngc
"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4_0_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_tft_ctrl_0_wrapper.ngc
"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_i_bram_ct
rl_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_d_bram_ct
rl_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_debug_module_wrapper.n
gc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_tft_rst_blcnt_wrapper.
ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi_spi_0_wrapper.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_bram_bloc
k_wrapper.ngc"...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_ilmb_wrap
per.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_dlmb_wrap
per.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_mcb_ddr2_wrapper.ncf"
to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4lite_0_wrapper.ncf
" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4_0_wrapper.ncf" to
module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_wrapper.n
cf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_rzq" LOC = C2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ldm" LOC = K3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_udm" LOC = K4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_udqs" LOC = P2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dqs" LOC = L4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_clk_n" LOC = G1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_clk" LOC = G3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_cke" LOC = H7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_we_n" LOC = E3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_cas_n" LOC = K5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ras_n" LOC = L5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<0>" LOC = L2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<1>" LOC = L1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<2>" LOC = K2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<3>" LOC = K1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<4>" LOC = H2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<5>" LOC = H1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<6>" LOC = J3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<7>" LOC = J1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<8>" LOC = M3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<9>" LOC = M1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<10>" LOC = N2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<11>" LOC = N1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<12>" LOC = T2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<13>" LOC = T1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<14>" LOC = U2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<15>" LOC = U1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ba<0>" LOC = F2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ba<1>" LOC = F1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<0>" LOC = J7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<1>" LOC = J6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<2>" LOC = H5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<3>" LOC = L7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<4>" LOC = F3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<5>" LOC = H4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<6>" LOC = H3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<7>" LOC = H6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<8>" LOC = D2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<9>" LOC = D1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<10>" LOC = F4>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<11>" LOC = D3>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<12>" LOC = G6>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 8 PHASE 1.25 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 8 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX=2.5;>
   [system.ucf(48)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_rzq" LOC = C2> is
   overridden on the design object MCB_DDR2_rzq by the constraint
   <net"MCB_DDR2_rzq" loc = C2;> [system.ucf(98)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_rzq" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_rzq by the
   constraint <NET  "MCB_DDR2_rzq"                                           
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(114)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ldm" LOC = K3> is
   overridden on the design object MCB_DDR2_dram_ldm by the constraint
   <net"MCB_DDR2_dram_ldm" loc = K3;> [system.ucf(94)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ldm" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ldm by the
   constraint <NET  "MCB_DDR2_dram_ldm"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(112)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udm" LOC = K4> is
   overridden on the design object MCB_DDR2_dram_udm by the constraint
   <net"MCB_DDR2_dram_udm" loc = K4;> [system.ucf(96)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udm" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_udm by the
   constraint <NET  "MCB_DDR2_dram_udm"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(113)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udqs" LOC = P2> is
   overridden on the design object MCB_DDR2_dram_udqs by the constraint
   <net"MCB_DDR2_dram_udqs" loc = P2;> [system.ucf(92)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udqs" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_udqs by the
   constraint <NET  "MCB_DDR2_dram_udqs"                                     
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(105)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dqs" LOC = L4> is
   overridden on the design object MCB_DDR2_dram_dqs by the constraint
   <net"MCB_DDR2_dram_dqs" loc = L4;> [system.ucf(91)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dqs" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dqs by the
   constraint <NET  "MCB_DDR2_dram_dqs"                                      
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(104)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk_n" LOC = G1> is
   overridden on the design object MCB_DDR2_dram_clk_n by the constraint
   <net"MCB_DDR2_dram_clk_n" loc = G1;> [system.ucf(71)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk_n" IOSTANDARD =
   "DIFF_MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_clk_n by
   the constraint <NET  "MCB_DDR2_dram_clk_n"                          
   IOSTANDARD = DIFF_MOBILE_DDR ;> [system.ucf(107)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk" LOC = G3> is
   overridden on the design object MCB_DDR2_dram_clk by the constraint
   <net"MCB_DDR2_dram_clk"   loc = G3;> [system.ucf(72)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk" IOSTANDARD =
   "DIFF_MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_clk by
   the constraint <NET  "MCB_DDR2_dram_clk"                            
   IOSTANDARD = DIFF_MOBILE_DDR ;> [system.ucf(106)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cke" LOC = H7> is
   overridden on the design object MCB_DDR2_dram_cke by the constraint
   <net"MCB_DDR2_dram_cke"   loc = H7;> [system.ucf(70)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cke" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_cke by the
   constraint <NET  "MCB_DDR2_dram_cke"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(108)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_we_n" LOC = E3> is
   overridden on the design object MCB_DDR2_dram_we_n by the constraint
   <net"MCB_DDR2_dram_we_n" loc = E3;> [system.ucf(97)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_we_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_we_n by the
   constraint <NET  "MCB_DDR2_dram_we_n"                            IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(111)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cas_n" LOC = K5> is
   overridden on the design object MCB_DDR2_dram_cas_n by the constraint
   <net"MCB_DDR2_dram_cas_n" loc = K5;> [system.ucf(69)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cas_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_cas_n by the
   constraint <NET  "MCB_DDR2_dram_cas_n"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(110)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ras_n" LOC = L5> is
   overridden on the design object MCB_DDR2_dram_ras_n by the constraint
   <net"MCB_DDR2_dram_ras_n" loc = L5;> [system.ucf(95)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ras_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ras_n by the
   constraint <NET  "MCB_DDR2_dram_ras_n"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(109)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<0>" LOC = L2> is
   overridden on the design object MCB_DDR2_dram_dq<0> by the constraint
   <net"MCB_DDR2_dram_dq<0>" loc = L2;> [system.ucf(89)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<0> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<1>" LOC = L1> is
   overridden on the design object MCB_DDR2_dram_dq<1> by the constraint
   <net"MCB_DDR2_dram_dq<1>" loc = L1;> [system.ucf(88)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<1> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<2>" LOC = K2> is
   overridden on the design object MCB_DDR2_dram_dq<2> by the constraint
   <net"MCB_DDR2_dram_dq<2>" loc = K2;> [system.ucf(87)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<2>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<2> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<3>" LOC = K1> is
   overridden on the design object MCB_DDR2_dram_dq<3> by the constraint
   <net"MCB_DDR2_dram_dq<3>" loc = K1;> [system.ucf(86)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<3>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<3> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<4>" LOC = H2> is
   overridden on the design object MCB_DDR2_dram_dq<4> by the constraint
   <net"MCB_DDR2_dram_dq<4>" loc = H2;> [system.ucf(85)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<4>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<4> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<5>" LOC = H1> is
   overridden on the design object MCB_DDR2_dram_dq<5> by the constraint
   <net"MCB_DDR2_dram_dq<5>" loc = H1;> [system.ucf(84)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<5>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<5> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<6>" LOC = J3> is
   overridden on the design object MCB_DDR2_dram_dq<6> by the constraint
   <net"MCB_DDR2_dram_dq<6>" loc = J3;> [system.ucf(83)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<6>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<6> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<7>" LOC = J1> is
   overridden on the design object MCB_DDR2_dram_dq<7> by the constraint
   <net"MCB_DDR2_dram_dq<7>" loc = J1;> [system.ucf(82)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<7>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<7> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<8>" LOC = M3> is
   overridden on the design object MCB_DDR2_dram_dq<8> by the constraint
   <net"MCB_DDR2_dram_dq<8>" loc = M3;> [system.ucf(81)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<8>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<8> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<9>" LOC = M1> is
   overridden on the design object MCB_DDR2_dram_dq<9> by the constraint
   <net"MCB_DDR2_dram_dq<9>" loc = M1;> [system.ucf(80)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<9>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<9> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<10>" LOC = N2> is
   overridden on the design object MCB_DDR2_dram_dq<10> by the constraint
   <net"MCB_DDR2_dram_dq<10>" loc = N2;> [system.ucf(79)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<10>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<10> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<11>" LOC = N1> is
   overridden on the design object MCB_DDR2_dram_dq<11> by the constraint
   <net"MCB_DDR2_dram_dq<11>" loc = N1;> [system.ucf(78)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<11>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<11> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<12>" LOC = T2> is
   overridden on the design object MCB_DDR2_dram_dq<12> by the constraint
   <net"MCB_DDR2_dram_dq<12>" loc = T2;> [system.ucf(77)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<12>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<12> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<13>" LOC = T1> is
   overridden on the design object MCB_DDR2_dram_dq<13> by the constraint
   <net"MCB_DDR2_dram_dq<13>" loc = T1;> [system.ucf(76)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<13>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<13> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<14>" LOC = U2> is
   overridden on the design object MCB_DDR2_dram_dq<14> by the constraint
   <net"MCB_DDR2_dram_dq<14>" loc = U2;> [system.ucf(75)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<14>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<14> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<15>" LOC = U1> is
   overridden on the design object MCB_DDR2_dram_dq<15> by the constraint
   <net"MCB_DDR2_dram_dq<15>" loc = U1;> [system.ucf(74)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<15>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<15> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<0>" LOC = F2> is
   overridden on the design object MCB_DDR2_dram_ba<0> by the constraint
   <net"MCB_DDR2_dram_ba<0>" loc = F2;> [system.ucf(68)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ba<0> by the
   constraint <NET  "MCB_DDR2_dram_ba[*]"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(103)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<1>" LOC = F1> is
   overridden on the design object MCB_DDR2_dram_ba<1> by the constraint
   <net"MCB_DDR2_dram_ba<1>" loc = F1;> [system.ucf(67)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ba<1> by the
   constraint <NET  "MCB_DDR2_dram_ba[*]"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(103)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<0>" LOC = J7> is
   overridden on the design object MCB_DDR2_dram_addr<0> by the constraint
   <net"MCB_DDR2_dram_addr<0>" loc = J7;> [system.ucf(65)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<0> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<1>" LOC = J6> is
   overridden on the design object MCB_DDR2_dram_addr<1> by the constraint
   <net"MCB_DDR2_dram_addr<1>" loc = J6;> [system.ucf(64)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<1> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<2>" LOC = H5> is
   overridden on the design object MCB_DDR2_dram_addr<2> by the constraint
   <net"MCB_DDR2_dram_addr<2>" loc = H5;> [system.ucf(63)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<2>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<2> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<3>" LOC = L7> is
   overridden on the design object MCB_DDR2_dram_addr<3> by the constraint
   <net"MCB_DDR2_dram_addr<3>" loc = L7;> [system.ucf(62)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<3>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<3> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<4>" LOC = F3> is
   overridden on the design object MCB_DDR2_dram_addr<4> by the constraint
   <net"MCB_DDR2_dram_addr<4>" loc = F3;> [system.ucf(61)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<4>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<4> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<5>" LOC = H4> is
   overridden on the design object MCB_DDR2_dram_addr<5> by the constraint
   <net"MCB_DDR2_dram_addr<5>" loc = H4;> [system.ucf(60)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<5>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<5> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<6>" LOC = H3> is
   overridden on the design object MCB_DDR2_dram_addr<6> by the constraint
   <net"MCB_DDR2_dram_addr<6>" loc = H3;> [system.ucf(59)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<6>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<6> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<7>" LOC = H6> is
   overridden on the design object MCB_DDR2_dram_addr<7> by the constraint
   <net"MCB_DDR2_dram_addr<7>" loc = H6;> [system.ucf(58)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<7>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<7> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<8>" LOC = D2> is
   overridden on the design object MCB_DDR2_dram_addr<8> by the constraint
   <net"MCB_DDR2_dram_addr<8>" loc = D2;> [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<8>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<8> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<9>" LOC = D1> is
   overridden on the design object MCB_DDR2_dram_addr<9> by the constraint
   <net"MCB_DDR2_dram_addr<9>" loc = D1;> [system.ucf(56)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<9>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<9> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<10>" LOC = F4>
   is overridden on the design object MCB_DDR2_dram_addr<10> by the constraint
   <net"MCB_DDR2_dram_addr<10>" loc = F4;> [system.ucf(55)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<10>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<10> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<11>" LOC = D3>
   is overridden on the design object MCB_DDR2_dram_addr<11> by the constraint
   <net"MCB_DDR2_dram_addr<11>" loc = D3;> [system.ucf(54)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<11>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<11> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<12>" LOC = G6>
   is overridden on the design object MCB_DDR2_dram_addr<12> by the constraint
   <net"MCB_DDR2_dram_addr<12>" loc = G6;> [system.ucf(53)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<12>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<12> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
ERROR:NgdBuild:604 - logical block 'tft_ctrl_0/tft_ctrl_0' with type 'tft_ctrl'
   could not be resolved. A pin name misspelling can cause this, a missing edif
   or ngc file, case mismatch between the block name and the edif or ngc file
   name, or the misspelling of a type name. Symbol 'tft_ctrl' is not supported
   in target 'spartan6'.
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings: 153

Total REAL time to NGDBUILD completion: 1 min  8 sec
Total CPU time to NGDBUILD completion:  1 min  6 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.filters
Done writing Tab View settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.filters
Done writing Tab View settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.filters
Done writing Tab View settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.gui
Assigned Driver generic 1.00.a for instance tft_ctrl_0
tft_ctrl_0 has been added to the project

********************************************************************************
At Local date and time: Sat Dec 06 01:00:45 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Study/FPGA/Spartan6/TFT_Display/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLKIN' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) TFT_RST_BLCNT	axi4lite_0
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40a00000-0x40a0ffff) axi_spi_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0xa8000000-0xafffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR: fsl_v20_0_FSL_S_Clk - No driver
   found. Port will be driven to GND -
   D:\Study\FPGA\Spartan6\TFT_Display\pcores\tft_ctrl_v1_00_a\data\tft_ctrl_v2_1
   _0.mpd line 19 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: fsl_v20_0_FSL_M_Clk - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 746 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x48000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x48000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The fsl_v20_0 core has constraints automatically generated by XPS in
implementation/fsl_v20_0_wrapper/fsl_v20_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 44 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 57 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 64 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 73 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 80 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 89 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 96 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs
line 125 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 162 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 170 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 177 - Copying cache
implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 192 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:tft_rst_blcnt -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 232 - Copying cache
implementation netlist
IPNAME:axi_spi INSTANCE:axi_spi_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 243 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 258 - Copying cache
implementation netlist
IPNAME:tft_ctrl INSTANCE:tft_ctrl_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 266 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 89 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 138 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line
138 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 138 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 26.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-2 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: D:/Study/FPGA/Spartan6/TFT_Display/implementation/fpga.flw 
Using Option File(s): 
 D:/Study/FPGA/Spartan6/TFT_Display/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-2 -nt timestamp -bm system.bmm
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-2 -nt timestamp -bm system.bmm
D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_rs232_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_fsl_v20_0_wrapper.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_ilmb_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_dlmb_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_mcb_ddr2_wrapper.ngc".
..
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4lite_0_wrapper.ngc
"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4_0_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_tft_ctrl_0_wrapper.ngc
"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_i_bram_ct
rl_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_d_bram_ct
rl_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_debug_module_wrapper.n
gc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_tft_rst_blcnt_wrapper.
ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi_spi_0_wrapper.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_bram_bloc
k_wrapper.ngc"...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_ilmb_wrap
per.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_dlmb_wrap
per.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_mcb_ddr2_wrapper.ncf"
to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4lite_0_wrapper.ncf
" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4_0_wrapper.ncf" to
module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_wrapper.n
cf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_rzq" LOC = C2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ldm" LOC = K3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_udm" LOC = K4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_udqs" LOC = P2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dqs" LOC = L4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_clk_n" LOC = G1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_clk" LOC = G3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_cke" LOC = H7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_we_n" LOC = E3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_cas_n" LOC = K5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ras_n" LOC = L5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<0>" LOC = L2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<1>" LOC = L1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<2>" LOC = K2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<3>" LOC = K1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<4>" LOC = H2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<5>" LOC = H1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<6>" LOC = J3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<7>" LOC = J1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<8>" LOC = M3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<9>" LOC = M1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<10>" LOC = N2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<11>" LOC = N1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<12>" LOC = T2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<13>" LOC = T1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<14>" LOC = U2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<15>" LOC = U1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ba<0>" LOC = F2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ba<1>" LOC = F1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<0>" LOC = J7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<1>" LOC = J6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<2>" LOC = H5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<3>" LOC = L7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<4>" LOC = F3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<5>" LOC = H4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<6>" LOC = H3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<7>" LOC = H6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<8>" LOC = D2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<9>" LOC = D1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<10>" LOC = F4>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<11>" LOC = D3>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<12>" LOC = G6>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 8 PHASE 1.25 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 8 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX=2.5;>
   [system.ucf(48)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_rzq" LOC = C2> is
   overridden on the design object MCB_DDR2_rzq by the constraint
   <net"MCB_DDR2_rzq" loc = C2;> [system.ucf(98)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_rzq" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_rzq by the
   constraint <NET  "MCB_DDR2_rzq"                                           
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(114)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ldm" LOC = K3> is
   overridden on the design object MCB_DDR2_dram_ldm by the constraint
   <net"MCB_DDR2_dram_ldm" loc = K3;> [system.ucf(94)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ldm" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ldm by the
   constraint <NET  "MCB_DDR2_dram_ldm"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(112)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udm" LOC = K4> is
   overridden on the design object MCB_DDR2_dram_udm by the constraint
   <net"MCB_DDR2_dram_udm" loc = K4;> [system.ucf(96)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udm" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_udm by the
   constraint <NET  "MCB_DDR2_dram_udm"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(113)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udqs" LOC = P2> is
   overridden on the design object MCB_DDR2_dram_udqs by the constraint
   <net"MCB_DDR2_dram_udqs" loc = P2;> [system.ucf(92)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udqs" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_udqs by the
   constraint <NET  "MCB_DDR2_dram_udqs"                                     
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(105)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dqs" LOC = L4> is
   overridden on the design object MCB_DDR2_dram_dqs by the constraint
   <net"MCB_DDR2_dram_dqs" loc = L4;> [system.ucf(91)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dqs" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dqs by the
   constraint <NET  "MCB_DDR2_dram_dqs"                                      
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(104)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk_n" LOC = G1> is
   overridden on the design object MCB_DDR2_dram_clk_n by the constraint
   <net"MCB_DDR2_dram_clk_n" loc = G1;> [system.ucf(71)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk_n" IOSTANDARD =
   "DIFF_MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_clk_n by
   the constraint <NET  "MCB_DDR2_dram_clk_n"                          
   IOSTANDARD = DIFF_MOBILE_DDR ;> [system.ucf(107)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk" LOC = G3> is
   overridden on the design object MCB_DDR2_dram_clk by the constraint
   <net"MCB_DDR2_dram_clk"   loc = G3;> [system.ucf(72)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk" IOSTANDARD =
   "DIFF_MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_clk by
   the constraint <NET  "MCB_DDR2_dram_clk"                            
   IOSTANDARD = DIFF_MOBILE_DDR ;> [system.ucf(106)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cke" LOC = H7> is
   overridden on the design object MCB_DDR2_dram_cke by the constraint
   <net"MCB_DDR2_dram_cke"   loc = H7;> [system.ucf(70)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cke" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_cke by the
   constraint <NET  "MCB_DDR2_dram_cke"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(108)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_we_n" LOC = E3> is
   overridden on the design object MCB_DDR2_dram_we_n by the constraint
   <net"MCB_DDR2_dram_we_n" loc = E3;> [system.ucf(97)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_we_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_we_n by the
   constraint <NET  "MCB_DDR2_dram_we_n"                            IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(111)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cas_n" LOC = K5> is
   overridden on the design object MCB_DDR2_dram_cas_n by the constraint
   <net"MCB_DDR2_dram_cas_n" loc = K5;> [system.ucf(69)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cas_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_cas_n by the
   constraint <NET  "MCB_DDR2_dram_cas_n"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(110)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ras_n" LOC = L5> is
   overridden on the design object MCB_DDR2_dram_ras_n by the constraint
   <net"MCB_DDR2_dram_ras_n" loc = L5;> [system.ucf(95)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ras_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ras_n by the
   constraint <NET  "MCB_DDR2_dram_ras_n"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(109)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<0>" LOC = L2> is
   overridden on the design object MCB_DDR2_dram_dq<0> by the constraint
   <net"MCB_DDR2_dram_dq<0>" loc = L2;> [system.ucf(89)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<0> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<1>" LOC = L1> is
   overridden on the design object MCB_DDR2_dram_dq<1> by the constraint
   <net"MCB_DDR2_dram_dq<1>" loc = L1;> [system.ucf(88)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<1> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<2>" LOC = K2> is
   overridden on the design object MCB_DDR2_dram_dq<2> by the constraint
   <net"MCB_DDR2_dram_dq<2>" loc = K2;> [system.ucf(87)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<2>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<2> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<3>" LOC = K1> is
   overridden on the design object MCB_DDR2_dram_dq<3> by the constraint
   <net"MCB_DDR2_dram_dq<3>" loc = K1;> [system.ucf(86)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<3>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<3> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<4>" LOC = H2> is
   overridden on the design object MCB_DDR2_dram_dq<4> by the constraint
   <net"MCB_DDR2_dram_dq<4>" loc = H2;> [system.ucf(85)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<4>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<4> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<5>" LOC = H1> is
   overridden on the design object MCB_DDR2_dram_dq<5> by the constraint
   <net"MCB_DDR2_dram_dq<5>" loc = H1;> [system.ucf(84)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<5>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<5> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<6>" LOC = J3> is
   overridden on the design object MCB_DDR2_dram_dq<6> by the constraint
   <net"MCB_DDR2_dram_dq<6>" loc = J3;> [system.ucf(83)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<6>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<6> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<7>" LOC = J1> is
   overridden on the design object MCB_DDR2_dram_dq<7> by the constraint
   <net"MCB_DDR2_dram_dq<7>" loc = J1;> [system.ucf(82)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<7>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<7> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<8>" LOC = M3> is
   overridden on the design object MCB_DDR2_dram_dq<8> by the constraint
   <net"MCB_DDR2_dram_dq<8>" loc = M3;> [system.ucf(81)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<8>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<8> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<9>" LOC = M1> is
   overridden on the design object MCB_DDR2_dram_dq<9> by the constraint
   <net"MCB_DDR2_dram_dq<9>" loc = M1;> [system.ucf(80)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<9>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<9> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<10>" LOC = N2> is
   overridden on the design object MCB_DDR2_dram_dq<10> by the constraint
   <net"MCB_DDR2_dram_dq<10>" loc = N2;> [system.ucf(79)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<10>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<10> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<11>" LOC = N1> is
   overridden on the design object MCB_DDR2_dram_dq<11> by the constraint
   <net"MCB_DDR2_dram_dq<11>" loc = N1;> [system.ucf(78)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<11>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<11> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<12>" LOC = T2> is
   overridden on the design object MCB_DDR2_dram_dq<12> by the constraint
   <net"MCB_DDR2_dram_dq<12>" loc = T2;> [system.ucf(77)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<12>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<12> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<13>" LOC = T1> is
   overridden on the design object MCB_DDR2_dram_dq<13> by the constraint
   <net"MCB_DDR2_dram_dq<13>" loc = T1;> [system.ucf(76)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<13>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<13> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<14>" LOC = U2> is
   overridden on the design object MCB_DDR2_dram_dq<14> by the constraint
   <net"MCB_DDR2_dram_dq<14>" loc = U2;> [system.ucf(75)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<14>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<14> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<15>" LOC = U1> is
   overridden on the design object MCB_DDR2_dram_dq<15> by the constraint
   <net"MCB_DDR2_dram_dq<15>" loc = U1;> [system.ucf(74)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<15>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<15> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<0>" LOC = F2> is
   overridden on the design object MCB_DDR2_dram_ba<0> by the constraint
   <net"MCB_DDR2_dram_ba<0>" loc = F2;> [system.ucf(68)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ba<0> by the
   constraint <NET  "MCB_DDR2_dram_ba[*]"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(103)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<1>" LOC = F1> is
   overridden on the design object MCB_DDR2_dram_ba<1> by the constraint
   <net"MCB_DDR2_dram_ba<1>" loc = F1;> [system.ucf(67)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ba<1> by the
   constraint <NET  "MCB_DDR2_dram_ba[*]"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(103)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<0>" LOC = J7> is
   overridden on the design object MCB_DDR2_dram_addr<0> by the constraint
   <net"MCB_DDR2_dram_addr<0>" loc = J7;> [system.ucf(65)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<0> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<1>" LOC = J6> is
   overridden on the design object MCB_DDR2_dram_addr<1> by the constraint
   <net"MCB_DDR2_dram_addr<1>" loc = J6;> [system.ucf(64)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<1> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<2>" LOC = H5> is
   overridden on the design object MCB_DDR2_dram_addr<2> by the constraint
   <net"MCB_DDR2_dram_addr<2>" loc = H5;> [system.ucf(63)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<2>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<2> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<3>" LOC = L7> is
   overridden on the design object MCB_DDR2_dram_addr<3> by the constraint
   <net"MCB_DDR2_dram_addr<3>" loc = L7;> [system.ucf(62)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<3>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<3> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<4>" LOC = F3> is
   overridden on the design object MCB_DDR2_dram_addr<4> by the constraint
   <net"MCB_DDR2_dram_addr<4>" loc = F3;> [system.ucf(61)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<4>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<4> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<5>" LOC = H4> is
   overridden on the design object MCB_DDR2_dram_addr<5> by the constraint
   <net"MCB_DDR2_dram_addr<5>" loc = H4;> [system.ucf(60)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<5>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<5> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<6>" LOC = H3> is
   overridden on the design object MCB_DDR2_dram_addr<6> by the constraint
   <net"MCB_DDR2_dram_addr<6>" loc = H3;> [system.ucf(59)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<6>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<6> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<7>" LOC = H6> is
   overridden on the design object MCB_DDR2_dram_addr<7> by the constraint
   <net"MCB_DDR2_dram_addr<7>" loc = H6;> [system.ucf(58)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<7>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<7> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<8>" LOC = D2> is
   overridden on the design object MCB_DDR2_dram_addr<8> by the constraint
   <net"MCB_DDR2_dram_addr<8>" loc = D2;> [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<8>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<8> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<9>" LOC = D1> is
   overridden on the design object MCB_DDR2_dram_addr<9> by the constraint
   <net"MCB_DDR2_dram_addr<9>" loc = D1;> [system.ucf(56)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<9>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<9> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<10>" LOC = F4>
   is overridden on the design object MCB_DDR2_dram_addr<10> by the constraint
   <net"MCB_DDR2_dram_addr<10>" loc = F4;> [system.ucf(55)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<10>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<10> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<11>" LOC = D3>
   is overridden on the design object MCB_DDR2_dram_addr<11> by the constraint
   <net"MCB_DDR2_dram_addr<11>" loc = D3;> [system.ucf(54)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<11>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<11> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<12>" LOC = G6>
   is overridden on the design object MCB_DDR2_dram_addr<12> by the constraint
   <net"MCB_DDR2_dram_addr<12>" loc = G6;> [system.ucf(53)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<12>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<12> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
ERROR:NgdBuild:604 - logical block 'tft_ctrl_0/tft_ctrl_0' with type 'tft_ctrl'
   could not be resolved. A pin name misspelling can cause this, a missing edif
   or ngc file, case mismatch between the block name and the edif or ngc file
   name, or the misspelling of a type name. Symbol 'tft_ctrl' is not supported
   in target 'spartan6'.
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings: 153

Total REAL time to NGDBUILD completion: 1 min  6 sec
Total CPU time to NGDBUILD completion:  1 min  5 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
Done!

********************************************************************************
At Local date and time: Sat Dec 06 01:06:58 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_axi4_0_wrapper.ngc implementation/system_rs232_wrapper.ngc implementation/system_mcb_ddr2_wrapper.ngc implementation/system_tft_rst_blcnt_wrapper.ngc implementation/system_axi_spi_0_wrapper.ngc implementation/system_fsl_v20_0_wrapper.ngc implementation/system_tft_ctrl_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Sat Dec 06 01:07:03 2014
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Sat Dec 06 01:07:15 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Study/FPGA/Spartan6/TFT_Display/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLKIN' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) TFT_RST_BLCNT	axi4lite_0
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40a00000-0x40a0ffff) axi_spi_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0xa8000000-0xafffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR: fsl_v20_0_FSL_S_Clk - No driver
   found. Port will be driven to GND -
   D:\Study\FPGA\Spartan6\TFT_Display\pcores\tft_ctrl_v1_00_a\data\tft_ctrl_v2_1
   _0.mpd line 19 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: fsl_v20_0_FSL_M_Clk - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 746 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x48000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x48000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The fsl_v20_0 core has constraints automatically generated by XPS in
implementation/fsl_v20_0_wrapper/fsl_v20_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 89 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 138 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line
44 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line
57 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line
73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 80 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs
line 89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 96 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 125 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line
138 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 162 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 170 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 177 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr2 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 192 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:tft_rst_blcnt - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 232
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_spi_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 243 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:fsl_v20_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 258 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:tft_ctrl_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 266 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 57 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/microblaze_0_ilmb_wrapper/sys
tem_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 73 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/microblaze_0_dlmb_wrapper/sys
tem_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 96 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/microblaze_0_wrapper/system_m
icroblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 138 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 162 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/axi4lite_0_wrapper/system_axi
4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4_0_wrapper INSTANCE:axi4_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 170 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_axi4_0_wrapper.ngc
../system_axi4_0_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/axi4_0_wrapper/system_axi4_0_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_mcb_ddr2_wrapper INSTANCE:mcb_ddr2 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 192 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_mcb_ddr2_wrapper.ngc
../system_mcb_ddr2_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/mcb_ddr2_wrapper/system_mcb_d
dr2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_mcb_ddr2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_mcb_ddr2_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_0_wrapper INSTANCE:fsl_v20_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 258 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_fsl_v20_0_wrapper.ngc
../system_fsl_v20_0_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/fsl_v20_0_wrapper/system_fsl_
v20_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 270.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sat Dec 06 01:12:28 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-2 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: D:/Study/FPGA/Spartan6/TFT_Display/implementation/fpga.flw 
Using Option File(s): 
 D:/Study/FPGA/Spartan6/TFT_Display/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-2 -nt timestamp -bm system.bmm
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-2 -nt timestamp -bm system.bmm
D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_rs232_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_fsl_v20_0_wrapper.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_ilmb_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_dlmb_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_mcb_ddr2_wrapper.ngc".
..
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4lite_0_wrapper.ngc
"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4_0_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_tft_ctrl_0_wrapper.ngc
"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_i_bram_ct
rl_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_d_bram_ct
rl_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_debug_module_wrapper.n
gc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_tft_rst_blcnt_wrapper.
ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi_spi_0_wrapper.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_bram_bloc
k_wrapper.ngc"...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_ilmb_wrap
per.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_dlmb_wrap
per.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_mcb_ddr2_wrapper.ncf"
to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4lite_0_wrapper.ncf
" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4_0_wrapper.ncf" to
module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_wrapper.n
cf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_rzq" LOC = C2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ldm" LOC = K3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_udm" LOC = K4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_udqs" LOC = P2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dqs" LOC = L4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_clk_n" LOC = G1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_clk" LOC = G3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_cke" LOC = H7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_we_n" LOC = E3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_cas_n" LOC = K5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ras_n" LOC = L5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<0>" LOC = L2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<1>" LOC = L1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<2>" LOC = K2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<3>" LOC = K1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<4>" LOC = H2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<5>" LOC = H1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<6>" LOC = J3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<7>" LOC = J1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<8>" LOC = M3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<9>" LOC = M1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<10>" LOC = N2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<11>" LOC = N1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<12>" LOC = T2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<13>" LOC = T1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<14>" LOC = U2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<15>" LOC = U1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ba<0>" LOC = F2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ba<1>" LOC = F1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<0>" LOC = J7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<1>" LOC = J6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<2>" LOC = H5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<3>" LOC = L7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<4>" LOC = F3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<5>" LOC = H4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<6>" LOC = H3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<7>" LOC = H6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<8>" LOC = D2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<9>" LOC = D1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<10>" LOC = F4>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<11>" LOC = D3>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<12>" LOC = G6>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 8 PHASE 1.25 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 8 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX=2.5;>
   [system.ucf(48)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_rzq" LOC = C2> is
   overridden on the design object MCB_DDR2_rzq by the constraint
   <net"MCB_DDR2_rzq" loc = C2;> [system.ucf(98)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_rzq" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_rzq by the
   constraint <NET  "MCB_DDR2_rzq"                                           
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(114)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ldm" LOC = K3> is
   overridden on the design object MCB_DDR2_dram_ldm by the constraint
   <net"MCB_DDR2_dram_ldm" loc = K3;> [system.ucf(94)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ldm" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ldm by the
   constraint <NET  "MCB_DDR2_dram_ldm"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(112)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udm" LOC = K4> is
   overridden on the design object MCB_DDR2_dram_udm by the constraint
   <net"MCB_DDR2_dram_udm" loc = K4;> [system.ucf(96)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udm" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_udm by the
   constraint <NET  "MCB_DDR2_dram_udm"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(113)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udqs" LOC = P2> is
   overridden on the design object MCB_DDR2_dram_udqs by the constraint
   <net"MCB_DDR2_dram_udqs" loc = P2;> [system.ucf(92)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udqs" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_udqs by the
   constraint <NET  "MCB_DDR2_dram_udqs"                                     
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(105)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dqs" LOC = L4> is
   overridden on the design object MCB_DDR2_dram_dqs by the constraint
   <net"MCB_DDR2_dram_dqs" loc = L4;> [system.ucf(91)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dqs" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dqs by the
   constraint <NET  "MCB_DDR2_dram_dqs"                                      
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(104)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk_n" LOC = G1> is
   overridden on the design object MCB_DDR2_dram_clk_n by the constraint
   <net"MCB_DDR2_dram_clk_n" loc = G1;> [system.ucf(71)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk_n" IOSTANDARD =
   "DIFF_MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_clk_n by
   the constraint <NET  "MCB_DDR2_dram_clk_n"                          
   IOSTANDARD = DIFF_MOBILE_DDR ;> [system.ucf(107)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk" LOC = G3> is
   overridden on the design object MCB_DDR2_dram_clk by the constraint
   <net"MCB_DDR2_dram_clk"   loc = G3;> [system.ucf(72)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk" IOSTANDARD =
   "DIFF_MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_clk by
   the constraint <NET  "MCB_DDR2_dram_clk"                            
   IOSTANDARD = DIFF_MOBILE_DDR ;> [system.ucf(106)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cke" LOC = H7> is
   overridden on the design object MCB_DDR2_dram_cke by the constraint
   <net"MCB_DDR2_dram_cke"   loc = H7;> [system.ucf(70)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cke" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_cke by the
   constraint <NET  "MCB_DDR2_dram_cke"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(108)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_we_n" LOC = E3> is
   overridden on the design object MCB_DDR2_dram_we_n by the constraint
   <net"MCB_DDR2_dram_we_n" loc = E3;> [system.ucf(97)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_we_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_we_n by the
   constraint <NET  "MCB_DDR2_dram_we_n"                            IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(111)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cas_n" LOC = K5> is
   overridden on the design object MCB_DDR2_dram_cas_n by the constraint
   <net"MCB_DDR2_dram_cas_n" loc = K5;> [system.ucf(69)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cas_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_cas_n by the
   constraint <NET  "MCB_DDR2_dram_cas_n"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(110)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ras_n" LOC = L5> is
   overridden on the design object MCB_DDR2_dram_ras_n by the constraint
   <net"MCB_DDR2_dram_ras_n" loc = L5;> [system.ucf(95)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ras_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ras_n by the
   constraint <NET  "MCB_DDR2_dram_ras_n"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(109)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<0>" LOC = L2> is
   overridden on the design object MCB_DDR2_dram_dq<0> by the constraint
   <net"MCB_DDR2_dram_dq<0>" loc = L2;> [system.ucf(89)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<0> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<1>" LOC = L1> is
   overridden on the design object MCB_DDR2_dram_dq<1> by the constraint
   <net"MCB_DDR2_dram_dq<1>" loc = L1;> [system.ucf(88)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<1> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<2>" LOC = K2> is
   overridden on the design object MCB_DDR2_dram_dq<2> by the constraint
   <net"MCB_DDR2_dram_dq<2>" loc = K2;> [system.ucf(87)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<2>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<2> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<3>" LOC = K1> is
   overridden on the design object MCB_DDR2_dram_dq<3> by the constraint
   <net"MCB_DDR2_dram_dq<3>" loc = K1;> [system.ucf(86)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<3>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<3> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<4>" LOC = H2> is
   overridden on the design object MCB_DDR2_dram_dq<4> by the constraint
   <net"MCB_DDR2_dram_dq<4>" loc = H2;> [system.ucf(85)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<4>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<4> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<5>" LOC = H1> is
   overridden on the design object MCB_DDR2_dram_dq<5> by the constraint
   <net"MCB_DDR2_dram_dq<5>" loc = H1;> [system.ucf(84)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<5>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<5> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<6>" LOC = J3> is
   overridden on the design object MCB_DDR2_dram_dq<6> by the constraint
   <net"MCB_DDR2_dram_dq<6>" loc = J3;> [system.ucf(83)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<6>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<6> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<7>" LOC = J1> is
   overridden on the design object MCB_DDR2_dram_dq<7> by the constraint
   <net"MCB_DDR2_dram_dq<7>" loc = J1;> [system.ucf(82)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<7>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<7> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<8>" LOC = M3> is
   overridden on the design object MCB_DDR2_dram_dq<8> by the constraint
   <net"MCB_DDR2_dram_dq<8>" loc = M3;> [system.ucf(81)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<8>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<8> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<9>" LOC = M1> is
   overridden on the design object MCB_DDR2_dram_dq<9> by the constraint
   <net"MCB_DDR2_dram_dq<9>" loc = M1;> [system.ucf(80)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<9>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<9> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<10>" LOC = N2> is
   overridden on the design object MCB_DDR2_dram_dq<10> by the constraint
   <net"MCB_DDR2_dram_dq<10>" loc = N2;> [system.ucf(79)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<10>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<10> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<11>" LOC = N1> is
   overridden on the design object MCB_DDR2_dram_dq<11> by the constraint
   <net"MCB_DDR2_dram_dq<11>" loc = N1;> [system.ucf(78)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<11>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<11> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<12>" LOC = T2> is
   overridden on the design object MCB_DDR2_dram_dq<12> by the constraint
   <net"MCB_DDR2_dram_dq<12>" loc = T2;> [system.ucf(77)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<12>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<12> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<13>" LOC = T1> is
   overridden on the design object MCB_DDR2_dram_dq<13> by the constraint
   <net"MCB_DDR2_dram_dq<13>" loc = T1;> [system.ucf(76)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<13>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<13> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<14>" LOC = U2> is
   overridden on the design object MCB_DDR2_dram_dq<14> by the constraint
   <net"MCB_DDR2_dram_dq<14>" loc = U2;> [system.ucf(75)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<14>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<14> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<15>" LOC = U1> is
   overridden on the design object MCB_DDR2_dram_dq<15> by the constraint
   <net"MCB_DDR2_dram_dq<15>" loc = U1;> [system.ucf(74)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<15>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<15> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<0>" LOC = F2> is
   overridden on the design object MCB_DDR2_dram_ba<0> by the constraint
   <net"MCB_DDR2_dram_ba<0>" loc = F2;> [system.ucf(68)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ba<0> by the
   constraint <NET  "MCB_DDR2_dram_ba[*]"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(103)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<1>" LOC = F1> is
   overridden on the design object MCB_DDR2_dram_ba<1> by the constraint
   <net"MCB_DDR2_dram_ba<1>" loc = F1;> [system.ucf(67)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ba<1> by the
   constraint <NET  "MCB_DDR2_dram_ba[*]"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(103)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<0>" LOC = J7> is
   overridden on the design object MCB_DDR2_dram_addr<0> by the constraint
   <net"MCB_DDR2_dram_addr<0>" loc = J7;> [system.ucf(65)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<0> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<1>" LOC = J6> is
   overridden on the design object MCB_DDR2_dram_addr<1> by the constraint
   <net"MCB_DDR2_dram_addr<1>" loc = J6;> [system.ucf(64)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<1> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<2>" LOC = H5> is
   overridden on the design object MCB_DDR2_dram_addr<2> by the constraint
   <net"MCB_DDR2_dram_addr<2>" loc = H5;> [system.ucf(63)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<2>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<2> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<3>" LOC = L7> is
   overridden on the design object MCB_DDR2_dram_addr<3> by the constraint
   <net"MCB_DDR2_dram_addr<3>" loc = L7;> [system.ucf(62)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<3>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<3> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<4>" LOC = F3> is
   overridden on the design object MCB_DDR2_dram_addr<4> by the constraint
   <net"MCB_DDR2_dram_addr<4>" loc = F3;> [system.ucf(61)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<4>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<4> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<5>" LOC = H4> is
   overridden on the design object MCB_DDR2_dram_addr<5> by the constraint
   <net"MCB_DDR2_dram_addr<5>" loc = H4;> [system.ucf(60)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<5>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<5> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<6>" LOC = H3> is
   overridden on the design object MCB_DDR2_dram_addr<6> by the constraint
   <net"MCB_DDR2_dram_addr<6>" loc = H3;> [system.ucf(59)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<6>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<6> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<7>" LOC = H6> is
   overridden on the design object MCB_DDR2_dram_addr<7> by the constraint
   <net"MCB_DDR2_dram_addr<7>" loc = H6;> [system.ucf(58)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<7>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<7> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<8>" LOC = D2> is
   overridden on the design object MCB_DDR2_dram_addr<8> by the constraint
   <net"MCB_DDR2_dram_addr<8>" loc = D2;> [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<8>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<8> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<9>" LOC = D1> is
   overridden on the design object MCB_DDR2_dram_addr<9> by the constraint
   <net"MCB_DDR2_dram_addr<9>" loc = D1;> [system.ucf(56)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<9>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<9> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<10>" LOC = F4>
   is overridden on the design object MCB_DDR2_dram_addr<10> by the constraint
   <net"MCB_DDR2_dram_addr<10>" loc = F4;> [system.ucf(55)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<10>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<10> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<11>" LOC = D3>
   is overridden on the design object MCB_DDR2_dram_addr<11> by the constraint
   <net"MCB_DDR2_dram_addr<11>" loc = D3;> [system.ucf(54)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<11>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<11> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<12>" LOC = G6>
   is overridden on the design object MCB_DDR2_dram_addr<12> by the constraint
   <net"MCB_DDR2_dram_addr<12>" loc = G6;> [system.ucf(53)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<12>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<12> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 153

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  6 sec
Total CPU time to NGDBUILD completion:  1 min  6 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "axi_spi_0/axi_spi_0/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPISEL_REG" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 18 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:42012175) REAL time: 19 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:42012175) REAL time: 20 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9b223f7d) REAL time: 20 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:90c45f60) REAL time: 26 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:90c45f60) REAL time: 26 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:90c45f60) REAL time: 26 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:90c45f60) REAL time: 26 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:90c45f60) REAL time: 26 secs 

Phase 9.8  Global Placement
.........................
........................................................................................
..............................................................
......................................................................
...........................
Phase 9.8  Global Placement (Checksum:e60783f4) REAL time: 1 mins 11 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:e60783f4) REAL time: 1 mins 11 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:f2de79e0) REAL time: 1 mins 20 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:f2de79e0) REAL time: 1 mins 20 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:18add188) REAL time: 1 mins 20 secs 

Total REAL time to Placer completion: 1 mins 20 secs 
Total CPU  time to Placer completion: 1 mins 20 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   25
Slice Logic Utilization:
  Number of Slice Registers:                 2,704 out of  18,224   14
    Number used as Flip Flops:               2,694
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               10
  Number of Slice LUTs:                      3,357 out of   9,112   36
    Number used as logic:                    3,067 out of   9,112   33
      Number using O6 output only:           2,369
      Number using O5 output only:              58
      Number using O5 and O6:                  640
      Number used as ROM:                        0
    Number used as Memory:                     230 out of   2,176   10
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           142
        Number using O6 output only:            40
        Number using O5 output only:             1
        Number using O5 and O6:                101
    Number used exclusively as route-thrus:     60
      Number with same-slice register load:     47
      Number with same-slice carry load:         8
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                 1,415 out of   2,278   62
  Number of MUXCYs used:                       344 out of   4,556    7
  Number of LUT Flip Flop pairs used:        4,062
    Number with an unused Flip Flop:         1,554 out of   4,062   38
    Number with an unused LUT:                 705 out of   4,062   17
    Number of fully used LUT-FF pairs:       1,803 out of   4,062   44
    Number of unique control sets:             232
    Number of slice register sites lost
      to control set restrictions:             923 out of  18,224    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        72 out of     232   31
    Number of LOCed IOBs:                       72 out of      72  100
    IOB Flip Flops:                             11

Specific Feature Utilization:
  Number of RAMB16BWERs:                        14 out of      32   43
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   4 out of     248    1
    Number used as ILOGIC2s:                     4
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     248    9
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  48 out of     248   19
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.80

Peak Memory Usage:  496 MB
Total REAL time to MAP completion:  1 mins 25 secs 
Total CPU time to MAP completion:   1 mins 24 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,704 out of  18,224   14
    Number used as Flip Flops:               2,694
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               10
  Number of Slice LUTs:                      3,357 out of   9,112   36
    Number used as logic:                    3,067 out of   9,112   33
      Number using O6 output only:           2,369
      Number using O5 output only:              58
      Number using O5 and O6:                  640
      Number used as ROM:                        0
    Number used as Memory:                     230 out of   2,176   10
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           142
        Number using O6 output only:            40
        Number using O5 output only:             1
        Number using O5 and O6:                101
    Number used exclusively as route-thrus:     60
      Number with same-slice register load:     47
      Number with same-slice carry load:         8
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                 1,415 out of   2,278   62
  Number of MUXCYs used:                       344 out of   4,556    7
  Number of LUT Flip Flop pairs used:        4,062
    Number with an unused Flip Flop:         1,554 out of   4,062   38
    Number with an unused LUT:                 705 out of   4,062   17
    Number of fully used LUT-FF pairs:       1,803 out of   4,062   44
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        72 out of     232   31
    Number of LOCed IOBs:                       72 out of      72  100
    IOB Flip Flops:                             11

Specific Feature Utilization:
  Number of RAMB16BWERs:                        14 out of      32   43
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   4 out of     248    1
    Number used as ILOGIC2s:                     4
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     248    9
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  48 out of     248   19
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 23673 unrouted;      REAL time: 10 secs 

Phase  2  : 19745 unrouted;      REAL time: 11 secs 

Phase  3  : 8418 unrouted;      REAL time: 20 secs 

Phase  4  : 8418 unrouted; (Setup:0, Hold:204, Component Switching Limit:0)     REAL time: 20 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:200, Component Switching Limit:0)     REAL time: 34 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:200, Component Switching Limit:0)     REAL time: 34 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:200, Component Switching Limit:0)     REAL time: 34 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:200, Component Switching Limit:0)     REAL time: 34 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 
Total REAL time to Router completion: 36 secs 
Total CPU time to Router completion: 36 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 | BUFGMUX_X3Y13| No   | 1140 |  0.641     |  1.714      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT3 |  BUFGMUX_X2Y3| No   |   29 |  0.057     |  1.136      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y2| No   |   62 |  0.064     |  1.136      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  3.130     |  4.126      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   31 |  0.704     |  1.116      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.723     |  1.135      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.280ns|     9.720ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.259ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 8 PHASE 1.25 ns HI |             |            |            |        |            
  GH         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 8 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  pin" 50 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.131ns|    15.738ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.410ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.922ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     9.216ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     9.225ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     1.384ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.176ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     3.469ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      5.000ns|     19.440ns|            0|            0|            0|       436932|
| TS_clock_generator_0_clock_gen|     20.000ns|     15.738ns|          N/A|            0|            0|         1330|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
| TS_clk_600_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.720ns|          N/A|            0|            0|       435602|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 42 secs 
Total CPU time to PAR completion: 39 secs 

Peak Memory Usage:  477 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 26
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -2
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 436954 paths, 0 nets, and 19242 connections

Design statistics:
   Minimum period:  15.738ns (Maximum frequency:  63.540MHz)


Analysis completed Sat Dec 06 01:16:02 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 4
Total time: 12 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -2
Opened constraints file system.pcf.

Sat Dec 06 01:16:10 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 23 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.filters
Done writing Tab View settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sat Dec 06 11:08:30 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing RS232.jpg.....
Rasterizing MCB_DDR2.jpg.....
Rasterizing TFT_RST_BLCNT.jpg.....
Rasterizing axi_spi_0.jpg.....
Rasterizing fsl_v20_0.jpg.....
Rasterizing tft_ctrl_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).
Done!

********************************************************************************
At Local date and time: Sat Dec 06 11:08:49 2014
 xsdk.exe -hwspec D:\Study\FPGA\Spartan6\TFT_Display\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.filters
Done writing Tab View settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.gui

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) TFT_RST_BLCNT	axi4lite_0
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40a00000-0x40a0ffff) axi_spi_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0xa8000000-0xafffffff) MCB_DDR2	axi4_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR: fsl_v20_0_FSL_S_Clk - No driver found. Port will be driven to GND - D:\Study\FPGA\Spartan6\TFT_Display\pcores\tft_ctrl_v1_00_a\data\tft_ctrl_v2_1_0.mpd line 19 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: fsl_v20_0_FSL_M_Clk - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 746 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x48000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x48000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 14 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 14 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_MEMCLK_PERIOD value to 5000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Sat Dec 06 12:02:14 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Study/FPGA/Spartan6/TFT_Display/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLKIN' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) TFT_RST_BLCNT	axi4lite_0
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40a00000-0x40a0ffff) axi_spi_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0xa8000000-0xafffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR: fsl_v20_0_FSL_S_Clk - No driver
   found. Port will be driven to GND -
   D:\Study\FPGA\Spartan6\TFT_Display\pcores\tft_ctrl_v1_00_a\data\tft_ctrl_v2_1
   _0.mpd line 19 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: fsl_v20_0_FSL_M_Clk - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 746 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x48000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x48000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The fsl_v20_0 core has constraints automatically generated by XPS in
implementation/fsl_v20_0_wrapper/fsl_v20_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 44 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 57 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 64 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 73 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 80 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 89 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 96 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs
line 125 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 161 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 169 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 176 - Copying cache
implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 191 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:tft_rst_blcnt -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 231 - Copying cache
implementation netlist
IPNAME:axi_spi INSTANCE:axi_spi_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 242 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 257 - Copying cache
implementation netlist
IPNAME:tft_ctrl INSTANCE:tft_ctrl_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 265 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 89 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 138 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line
138 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 138 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 22.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sat Dec 06 12:04:00 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-2 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: D:/Study/FPGA/Spartan6/TFT_Display/implementation/fpga.flw 
Using Option File(s): 
 D:/Study/FPGA/Spartan6/TFT_Display/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-2 -nt timestamp -bm system.bmm
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-2 -nt timestamp -bm system.bmm
D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_rs232_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_fsl_v20_0_wrapper.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_tft_ctrl_0_wrapper.ngc
"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_ilmb_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_dlmb_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_mcb_ddr2_wrapper.ngc".
..
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4lite_0_wrapper.ngc
"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4_0_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_i_bram_ct
rl_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_d_bram_ct
rl_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_debug_module_wrapper.n
gc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_tft_rst_blcnt_wrapper.
ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi_spi_0_wrapper.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_bram_bloc
k_wrapper.ngc"...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_ilmb_wrap
per.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_dlmb_wrap
per.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_mcb_ddr2_wrapper.ncf"
to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4lite_0_wrapper.ncf
" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4_0_wrapper.ncf" to
module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_wrapper.n
cf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_rzq" LOC = C2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ldm" LOC = K3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_udm" LOC = K4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_udqs" LOC = P2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dqs" LOC = L4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_clk_n" LOC = G1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_clk" LOC = G3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_cke" LOC = H7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_we_n" LOC = E3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_cas_n" LOC = K5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ras_n" LOC = L5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<0>" LOC = L2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<1>" LOC = L1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<2>" LOC = K2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<3>" LOC = K1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<4>" LOC = H2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<5>" LOC = H1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<6>" LOC = J3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<7>" LOC = J1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<8>" LOC = M3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<9>" LOC = M1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<10>" LOC = N2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<11>" LOC = N1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<12>" LOC = T2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<13>" LOC = T1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<14>" LOC = U2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<15>" LOC = U1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ba<0>" LOC = F2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ba<1>" LOC = F1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<0>" LOC = J7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<1>" LOC = J6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<2>" LOC = H5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<3>" LOC = L7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<4>" LOC = F3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<5>" LOC = H4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<6>" LOC = H3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<7>" LOC = H6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<8>" LOC = D2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<9>" LOC = D1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<10>" LOC = F4>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<11>" LOC = D3>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<12>" LOC = G6>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 8 PHASE 1.25 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 8 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX=2.5;>
   [system.ucf(48)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_rzq" LOC = C2> is
   overridden on the design object MCB_DDR2_rzq by the constraint
   <net"MCB_DDR2_rzq" loc = C2;> [system.ucf(98)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_rzq" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_rzq by the
   constraint <NET  "MCB_DDR2_rzq"                                           
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(114)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ldm" LOC = K3> is
   overridden on the design object MCB_DDR2_dram_ldm by the constraint
   <net"MCB_DDR2_dram_ldm" loc = K3;> [system.ucf(94)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ldm" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ldm by the
   constraint <NET  "MCB_DDR2_dram_ldm"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(112)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udm" LOC = K4> is
   overridden on the design object MCB_DDR2_dram_udm by the constraint
   <net"MCB_DDR2_dram_udm" loc = K4;> [system.ucf(96)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udm" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_udm by the
   constraint <NET  "MCB_DDR2_dram_udm"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(113)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udqs" LOC = P2> is
   overridden on the design object MCB_DDR2_dram_udqs by the constraint
   <net"MCB_DDR2_dram_udqs" loc = P2;> [system.ucf(92)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udqs" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_udqs by the
   constraint <NET  "MCB_DDR2_dram_udqs"                                     
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(105)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dqs" LOC = L4> is
   overridden on the design object MCB_DDR2_dram_dqs by the constraint
   <net"MCB_DDR2_dram_dqs" loc = L4;> [system.ucf(91)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dqs" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dqs by the
   constraint <NET  "MCB_DDR2_dram_dqs"                                      
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(104)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk_n" LOC = G1> is
   overridden on the design object MCB_DDR2_dram_clk_n by the constraint
   <net"MCB_DDR2_dram_clk_n" loc = G1;> [system.ucf(71)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk_n" IOSTANDARD =
   "DIFF_MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_clk_n by
   the constraint <NET  "MCB_DDR2_dram_clk_n"                          
   IOSTANDARD = DIFF_MOBILE_DDR ;> [system.ucf(107)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk" LOC = G3> is
   overridden on the design object MCB_DDR2_dram_clk by the constraint
   <net"MCB_DDR2_dram_clk"   loc = G3;> [system.ucf(72)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk" IOSTANDARD =
   "DIFF_MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_clk by
   the constraint <NET  "MCB_DDR2_dram_clk"                            
   IOSTANDARD = DIFF_MOBILE_DDR ;> [system.ucf(106)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cke" LOC = H7> is
   overridden on the design object MCB_DDR2_dram_cke by the constraint
   <net"MCB_DDR2_dram_cke"   loc = H7;> [system.ucf(70)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cke" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_cke by the
   constraint <NET  "MCB_DDR2_dram_cke"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(108)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_we_n" LOC = E3> is
   overridden on the design object MCB_DDR2_dram_we_n by the constraint
   <net"MCB_DDR2_dram_we_n" loc = E3;> [system.ucf(97)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_we_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_we_n by the
   constraint <NET  "MCB_DDR2_dram_we_n"                            IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(111)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cas_n" LOC = K5> is
   overridden on the design object MCB_DDR2_dram_cas_n by the constraint
   <net"MCB_DDR2_dram_cas_n" loc = K5;> [system.ucf(69)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cas_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_cas_n by the
   constraint <NET  "MCB_DDR2_dram_cas_n"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(110)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ras_n" LOC = L5> is
   overridden on the design object MCB_DDR2_dram_ras_n by the constraint
   <net"MCB_DDR2_dram_ras_n" loc = L5;> [system.ucf(95)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ras_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ras_n by the
   constraint <NET  "MCB_DDR2_dram_ras_n"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(109)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<0>" LOC = L2> is
   overridden on the design object MCB_DDR2_dram_dq<0> by the constraint
   <net"MCB_DDR2_dram_dq<0>" loc = L2;> [system.ucf(89)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<0> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<1>" LOC = L1> is
   overridden on the design object MCB_DDR2_dram_dq<1> by the constraint
   <net"MCB_DDR2_dram_dq<1>" loc = L1;> [system.ucf(88)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<1> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<2>" LOC = K2> is
   overridden on the design object MCB_DDR2_dram_dq<2> by the constraint
   <net"MCB_DDR2_dram_dq<2>" loc = K2;> [system.ucf(87)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<2>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<2> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<3>" LOC = K1> is
   overridden on the design object MCB_DDR2_dram_dq<3> by the constraint
   <net"MCB_DDR2_dram_dq<3>" loc = K1;> [system.ucf(86)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<3>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<3> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<4>" LOC = H2> is
   overridden on the design object MCB_DDR2_dram_dq<4> by the constraint
   <net"MCB_DDR2_dram_dq<4>" loc = H2;> [system.ucf(85)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<4>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<4> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<5>" LOC = H1> is
   overridden on the design object MCB_DDR2_dram_dq<5> by the constraint
   <net"MCB_DDR2_dram_dq<5>" loc = H1;> [system.ucf(84)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<5>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<5> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<6>" LOC = J3> is
   overridden on the design object MCB_DDR2_dram_dq<6> by the constraint
   <net"MCB_DDR2_dram_dq<6>" loc = J3;> [system.ucf(83)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<6>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<6> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<7>" LOC = J1> is
   overridden on the design object MCB_DDR2_dram_dq<7> by the constraint
   <net"MCB_DDR2_dram_dq<7>" loc = J1;> [system.ucf(82)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<7>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<7> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<8>" LOC = M3> is
   overridden on the design object MCB_DDR2_dram_dq<8> by the constraint
   <net"MCB_DDR2_dram_dq<8>" loc = M3;> [system.ucf(81)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<8>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<8> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<9>" LOC = M1> is
   overridden on the design object MCB_DDR2_dram_dq<9> by the constraint
   <net"MCB_DDR2_dram_dq<9>" loc = M1;> [system.ucf(80)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<9>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<9> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<10>" LOC = N2> is
   overridden on the design object MCB_DDR2_dram_dq<10> by the constraint
   <net"MCB_DDR2_dram_dq<10>" loc = N2;> [system.ucf(79)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<10>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<10> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<11>" LOC = N1> is
   overridden on the design object MCB_DDR2_dram_dq<11> by the constraint
   <net"MCB_DDR2_dram_dq<11>" loc = N1;> [system.ucf(78)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<11>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<11> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<12>" LOC = T2> is
   overridden on the design object MCB_DDR2_dram_dq<12> by the constraint
   <net"MCB_DDR2_dram_dq<12>" loc = T2;> [system.ucf(77)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<12>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<12> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<13>" LOC = T1> is
   overridden on the design object MCB_DDR2_dram_dq<13> by the constraint
   <net"MCB_DDR2_dram_dq<13>" loc = T1;> [system.ucf(76)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<13>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<13> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<14>" LOC = U2> is
   overridden on the design object MCB_DDR2_dram_dq<14> by the constraint
   <net"MCB_DDR2_dram_dq<14>" loc = U2;> [system.ucf(75)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<14>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<14> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<15>" LOC = U1> is
   overridden on the design object MCB_DDR2_dram_dq<15> by the constraint
   <net"MCB_DDR2_dram_dq<15>" loc = U1;> [system.ucf(74)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<15>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<15> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<0>" LOC = F2> is
   overridden on the design object MCB_DDR2_dram_ba<0> by the constraint
   <net"MCB_DDR2_dram_ba<0>" loc = F2;> [system.ucf(68)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ba<0> by the
   constraint <NET  "MCB_DDR2_dram_ba[*]"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(103)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<1>" LOC = F1> is
   overridden on the design object MCB_DDR2_dram_ba<1> by the constraint
   <net"MCB_DDR2_dram_ba<1>" loc = F1;> [system.ucf(67)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ba<1> by the
   constraint <NET  "MCB_DDR2_dram_ba[*]"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(103)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<0>" LOC = J7> is
   overridden on the design object MCB_DDR2_dram_addr<0> by the constraint
   <net"MCB_DDR2_dram_addr<0>" loc = J7;> [system.ucf(65)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<0> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<1>" LOC = J6> is
   overridden on the design object MCB_DDR2_dram_addr<1> by the constraint
   <net"MCB_DDR2_dram_addr<1>" loc = J6;> [system.ucf(64)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<1> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<2>" LOC = H5> is
   overridden on the design object MCB_DDR2_dram_addr<2> by the constraint
   <net"MCB_DDR2_dram_addr<2>" loc = H5;> [system.ucf(63)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<2>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<2> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<3>" LOC = L7> is
   overridden on the design object MCB_DDR2_dram_addr<3> by the constraint
   <net"MCB_DDR2_dram_addr<3>" loc = L7;> [system.ucf(62)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<3>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<3> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<4>" LOC = F3> is
   overridden on the design object MCB_DDR2_dram_addr<4> by the constraint
   <net"MCB_DDR2_dram_addr<4>" loc = F3;> [system.ucf(61)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<4>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<4> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<5>" LOC = H4> is
   overridden on the design object MCB_DDR2_dram_addr<5> by the constraint
   <net"MCB_DDR2_dram_addr<5>" loc = H4;> [system.ucf(60)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<5>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<5> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<6>" LOC = H3> is
   overridden on the design object MCB_DDR2_dram_addr<6> by the constraint
   <net"MCB_DDR2_dram_addr<6>" loc = H3;> [system.ucf(59)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<6>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<6> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<7>" LOC = H6> is
   overridden on the design object MCB_DDR2_dram_addr<7> by the constraint
   <net"MCB_DDR2_dram_addr<7>" loc = H6;> [system.ucf(58)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<7>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<7> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<8>" LOC = D2> is
   overridden on the design object MCB_DDR2_dram_addr<8> by the constraint
   <net"MCB_DDR2_dram_addr<8>" loc = D2;> [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<8>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<8> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<9>" LOC = D1> is
   overridden on the design object MCB_DDR2_dram_addr<9> by the constraint
   <net"MCB_DDR2_dram_addr<9>" loc = D1;> [system.ucf(56)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<9>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<9> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<10>" LOC = F4>
   is overridden on the design object MCB_DDR2_dram_addr<10> by the constraint
   <net"MCB_DDR2_dram_addr<10>" loc = F4;> [system.ucf(55)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<10>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<10> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<11>" LOC = D3>
   is overridden on the design object MCB_DDR2_dram_addr<11> by the constraint
   <net"MCB_DDR2_dram_addr<11>" loc = D3;> [system.ucf(54)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<11>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<11> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<12>" LOC = G6>
   is overridden on the design object MCB_DDR2_dram_addr<12> by the constraint
   <net"MCB_DDR2_dram_addr<12>" loc = G6;> [system.ucf(53)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<12>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<12> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 153

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  6 sec
Total CPU time to NGDBUILD completion:  1 min  6 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "axi_spi_0/axi_spi_0/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPISEL_REG" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 17 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:42270ddd) REAL time: 19 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:42270ddd) REAL time: 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f81fef1d) REAL time: 19 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:b4240ced) REAL time: 26 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b4240ced) REAL time: 26 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:b4240ced) REAL time: 26 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:b4240ced) REAL time: 26 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:b4240ced) REAL time: 26 secs 

Phase 9.8  Global Placement
..........................
.......................................
..................................................................
.................................................................................................................................
..................
Phase 9.8  Global Placement (Checksum:5ea42638) REAL time: 1 mins 11 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:5ea42638) REAL time: 1 mins 11 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:e1d0a5db) REAL time: 1 mins 19 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:e1d0a5db) REAL time: 1 mins 19 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:f740ff1b) REAL time: 1 mins 19 secs 

Total REAL time to Placer completion: 1 mins 20 secs 
Total CPU  time to Placer completion: 1 mins 19 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   25
Slice Logic Utilization:
  Number of Slice Registers:                 2,704 out of  18,224   14
    Number used as Flip Flops:               2,694
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               10
  Number of Slice LUTs:                      3,382 out of   9,112   37
    Number used as logic:                    3,066 out of   9,112   33
      Number using O6 output only:           2,369
      Number using O5 output only:              57
      Number using O5 and O6:                  640
      Number used as ROM:                        0
    Number used as Memory:                     230 out of   2,176   10
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           142
        Number using O6 output only:            40
        Number using O5 output only:             1
        Number using O5 and O6:                101
    Number used exclusively as route-thrus:     86
      Number with same-slice register load:     72
      Number with same-slice carry load:         8
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,413 out of   2,278   62
  Number of MUXCYs used:                       344 out of   4,556    7
  Number of LUT Flip Flop pairs used:        3,980
    Number with an unused Flip Flop:         1,500 out of   3,980   37
    Number with an unused LUT:                 598 out of   3,980   15
    Number of fully used LUT-FF pairs:       1,882 out of   3,980   47
    Number of unique control sets:             232
    Number of slice register sites lost
      to control set restrictions:             923 out of  18,224    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        72 out of     232   31
    Number of LOCed IOBs:                       72 out of      72  100
    IOB Flip Flops:                             11

Specific Feature Utilization:
  Number of RAMB16BWERs:                        14 out of      32   43
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   4 out of     248    1
    Number used as ILOGIC2s:                     4
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     248    9
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  48 out of     248   19
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.80

Peak Memory Usage:  493 MB
Total REAL time to MAP completion:  1 mins 24 secs 
Total CPU time to MAP completion:   1 mins 24 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,704 out of  18,224   14
    Number used as Flip Flops:               2,694
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               10
  Number of Slice LUTs:                      3,382 out of   9,112   37
    Number used as logic:                    3,066 out of   9,112   33
      Number using O6 output only:           2,369
      Number using O5 output only:              57
      Number using O5 and O6:                  640
      Number used as ROM:                        0
    Number used as Memory:                     230 out of   2,176   10
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           142
        Number using O6 output only:            40
        Number using O5 output only:             1
        Number using O5 and O6:                101
    Number used exclusively as route-thrus:     86
      Number with same-slice register load:     72
      Number with same-slice carry load:         8
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,413 out of   2,278   62
  Number of MUXCYs used:                       344 out of   4,556    7
  Number of LUT Flip Flop pairs used:        3,980
    Number with an unused Flip Flop:         1,500 out of   3,980   37
    Number with an unused LUT:                 598 out of   3,980   15
    Number of fully used LUT-FF pairs:       1,882 out of   3,980   47
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        72 out of     232   31
    Number of LOCed IOBs:                       72 out of      72  100
    IOB Flip Flops:                             11

Specific Feature Utilization:
  Number of RAMB16BWERs:                        14 out of      32   43
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   4 out of     248    1
    Number used as ILOGIC2s:                     4
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     248    9
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  48 out of     248   19
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 23676 unrouted;      REAL time: 10 secs 

Phase  2  : 19734 unrouted;      REAL time: 10 secs 

Phase  3  : 8722 unrouted;      REAL time: 19 secs 

Phase  4  : 8737 unrouted; (Setup:0, Hold:3718, Component Switching Limit:0)     REAL time: 21 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:3180, Component Switching Limit:0)     REAL time: 36 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:3180, Component Switching Limit:0)     REAL time: 36 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:3180, Component Switching Limit:0)     REAL time: 36 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:3180, Component Switching Limit:0)     REAL time: 36 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 
Total REAL time to Router completion: 38 secs 
Total CPU time to Router completion: 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 1141 |  0.702     |  1.775      |
+---------------------+--------------+------+------+------------+-------------+
|         CLKIN_BUFGP |  BUFGMUX_X2Y9| No   |   30 |  0.051     |  1.134      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk | BUFGMUX_X3Y13| No   |   63 |  0.053     |  1.134      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  3.925     |  5.019      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   31 |  0.704     |  1.116      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.723     |  1.135      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.016ns|     9.984ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.330ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     0.510ns|    18.980ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     0.413ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 8 PHASE 1.25 ns HI |             |            |            |        |            
  GH         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 8 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.734ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     7.270ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     7.283ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     3.892ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.868ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.851ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|     18.980ns|     19.968ns|            0|            0|         1330|       435602|
| TS_clk_600_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.984ns|          N/A|            0|            0|       435602|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 42 secs 
Total CPU time to PAR completion: 41 secs 

Peak Memory Usage:  476 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 26
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -2
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 436954 paths, 0 nets, and 19234 connections

Design statistics:
   Minimum period:  18.980ns (Maximum frequency:  52.687MHz)


Analysis completed Sat Dec 06 12:07:34 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 4
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -2
Opened constraints file system.pcf.

Sat Dec 06 12:07:41 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 23 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.filters
Done writing Tab View settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.filters
Done writing Tab View settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Save project successfully
Writing filter settings....
Done writing filter settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.filters
Done writing Tab View settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.gui

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) TFT_RST_BLCNT	axi4lite_0
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40a00000-0x40a0ffff) axi_spi_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0xa8000000-0xafffffff) MCB_DDR2	axi4_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR: fsl_v20_0_FSL_S_Clk - No driver found. Port will be driven to GND - D:\Study\FPGA\Spartan6\TFT_Display\pcores\tft_ctrl_v1_00_a\data\tft_ctrl_v2_1_0.mpd line 19 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: fsl_v20_0_FSL_M_Clk - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 746 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x48000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x48000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 14 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 14 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_MEMCLK_PERIOD value to 5000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Sat Dec 06 16:46:02 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Study/FPGA/Spartan6/TFT_Display/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLKIN' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) TFT_RST_BLCNT	axi4lite_0
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40a00000-0x40a0ffff) axi_spi_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0xa8000000-0xafffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR: fsl_v20_0_FSL_S_Clk - No driver
   found. Port will be driven to GND -
   D:\Study\FPGA\Spartan6\TFT_Display\pcores\tft_ctrl_v1_00_a\data\tft_ctrl_v2_1
   _0.mpd line 19 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: fsl_v20_0_FSL_M_Clk - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 746 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x48000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x48000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The fsl_v20_0 core has constraints automatically generated by XPS in
implementation/fsl_v20_0_wrapper/fsl_v20_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 44 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 57 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 64 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 73 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 80 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 89 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs
line 125 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 191 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:tft_rst_blcnt -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 231 - Copying cache
implementation netlist
IPNAME:axi_spi INSTANCE:axi_spi_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 242 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 257 - Copying cache
implementation netlist
IPNAME:tft_ctrl INSTANCE:tft_ctrl_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 265 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 89 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 138 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 96 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line
138 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 161 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 169 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 176 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 96 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/microblaze_0_wrapper/system_m
icroblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 138 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 161 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/axi4lite_0_wrapper/system_axi
4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4_0_wrapper INSTANCE:axi4_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 169 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_axi4_0_wrapper.ngc
../system_axi4_0_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/axi4_0_wrapper/system_axi4_0_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi4_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 132.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sat Dec 06 16:57:26 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-2 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: D:/Study/FPGA/Spartan6/TFT_Display/implementation/fpga.flw 
Using Option File(s): 
 D:/Study/FPGA/Spartan6/TFT_Display/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-2 -nt timestamp -bm system.bmm
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-2 -nt timestamp -bm system.bmm
D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_rs232_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_fsl_v20_0_wrapper.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_ilmb_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_dlmb_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_mcb_ddr2_wrapper.ngc".
..
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4lite_0_wrapper.ngc
"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4_0_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_tft_ctrl_0_wrapper.ngc
"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_i_bram_ct
rl_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_d_bram_ct
rl_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_debug_module_wrapper.n
gc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_tft_rst_blcnt_wrapper.
ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi_spi_0_wrapper.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_bram_bloc
k_wrapper.ngc"...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_ilmb_wrap
per.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_dlmb_wrap
per.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_mcb_ddr2_wrapper.ncf"
to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4lite_0_wrapper.ncf
" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4_0_wrapper.ncf" to
module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_wrapper.n
cf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_rzq" LOC = C2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ldm" LOC = K3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_udm" LOC = K4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_udqs" LOC = P2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dqs" LOC = L4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_clk_n" LOC = G1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_clk" LOC = G3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_cke" LOC = H7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_we_n" LOC = E3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_cas_n" LOC = K5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ras_n" LOC = L5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<0>" LOC = L2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<1>" LOC = L1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<2>" LOC = K2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<3>" LOC = K1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<4>" LOC = H2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<5>" LOC = H1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<6>" LOC = J3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<7>" LOC = J1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<8>" LOC = M3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<9>" LOC = M1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<10>" LOC = N2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<11>" LOC = N1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<12>" LOC = T2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<13>" LOC = T1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<14>" LOC = U2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<15>" LOC = U1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ba<0>" LOC = F2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ba<1>" LOC = F1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<0>" LOC = J7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<1>" LOC = J6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<2>" LOC = H5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<3>" LOC = L7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<4>" LOC = F3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<5>" LOC = H4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<6>" LOC = H3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<7>" LOC = H6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<8>" LOC = D2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<9>" LOC = D1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<10>" LOC = F4>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<11>" LOC = D3>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<12>" LOC = G6>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 8 PHASE 1.25 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 8 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX=2.5;>
   [system.ucf(48)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_rzq" LOC = C2> is
   overridden on the design object MCB_DDR2_rzq by the constraint
   <net"MCB_DDR2_rzq" loc = C2;> [system.ucf(98)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_rzq" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_rzq by the
   constraint <NET  "MCB_DDR2_rzq"                                           
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(114)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ldm" LOC = K3> is
   overridden on the design object MCB_DDR2_dram_ldm by the constraint
   <net"MCB_DDR2_dram_ldm" loc = K3;> [system.ucf(94)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ldm" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ldm by the
   constraint <NET  "MCB_DDR2_dram_ldm"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(112)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udm" LOC = K4> is
   overridden on the design object MCB_DDR2_dram_udm by the constraint
   <net"MCB_DDR2_dram_udm" loc = K4;> [system.ucf(96)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udm" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_udm by the
   constraint <NET  "MCB_DDR2_dram_udm"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(113)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udqs" LOC = P2> is
   overridden on the design object MCB_DDR2_dram_udqs by the constraint
   <net"MCB_DDR2_dram_udqs" loc = P2;> [system.ucf(92)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udqs" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_udqs by the
   constraint <NET  "MCB_DDR2_dram_udqs"                                     
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(105)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dqs" LOC = L4> is
   overridden on the design object MCB_DDR2_dram_dqs by the constraint
   <net"MCB_DDR2_dram_dqs" loc = L4;> [system.ucf(91)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dqs" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dqs by the
   constraint <NET  "MCB_DDR2_dram_dqs"                                      
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(104)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk_n" LOC = G1> is
   overridden on the design object MCB_DDR2_dram_clk_n by the constraint
   <net"MCB_DDR2_dram_clk_n" loc = G1;> [system.ucf(71)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk_n" IOSTANDARD =
   "DIFF_MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_clk_n by
   the constraint <NET  "MCB_DDR2_dram_clk_n"                          
   IOSTANDARD = DIFF_MOBILE_DDR ;> [system.ucf(107)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk" LOC = G3> is
   overridden on the design object MCB_DDR2_dram_clk by the constraint
   <net"MCB_DDR2_dram_clk"   loc = G3;> [system.ucf(72)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk" IOSTANDARD =
   "DIFF_MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_clk by
   the constraint <NET  "MCB_DDR2_dram_clk"                            
   IOSTANDARD = DIFF_MOBILE_DDR ;> [system.ucf(106)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cke" LOC = H7> is
   overridden on the design object MCB_DDR2_dram_cke by the constraint
   <net"MCB_DDR2_dram_cke"   loc = H7;> [system.ucf(70)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cke" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_cke by the
   constraint <NET  "MCB_DDR2_dram_cke"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(108)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_we_n" LOC = E3> is
   overridden on the design object MCB_DDR2_dram_we_n by the constraint
   <net"MCB_DDR2_dram_we_n" loc = E3;> [system.ucf(97)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_we_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_we_n by the
   constraint <NET  "MCB_DDR2_dram_we_n"                            IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(111)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cas_n" LOC = K5> is
   overridden on the design object MCB_DDR2_dram_cas_n by the constraint
   <net"MCB_DDR2_dram_cas_n" loc = K5;> [system.ucf(69)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cas_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_cas_n by the
   constraint <NET  "MCB_DDR2_dram_cas_n"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(110)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ras_n" LOC = L5> is
   overridden on the design object MCB_DDR2_dram_ras_n by the constraint
   <net"MCB_DDR2_dram_ras_n" loc = L5;> [system.ucf(95)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ras_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ras_n by the
   constraint <NET  "MCB_DDR2_dram_ras_n"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(109)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<0>" LOC = L2> is
   overridden on the design object MCB_DDR2_dram_dq<0> by the constraint
   <net"MCB_DDR2_dram_dq<0>" loc = L2;> [system.ucf(89)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<0> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<1>" LOC = L1> is
   overridden on the design object MCB_DDR2_dram_dq<1> by the constraint
   <net"MCB_DDR2_dram_dq<1>" loc = L1;> [system.ucf(88)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<1> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<2>" LOC = K2> is
   overridden on the design object MCB_DDR2_dram_dq<2> by the constraint
   <net"MCB_DDR2_dram_dq<2>" loc = K2;> [system.ucf(87)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<2>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<2> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<3>" LOC = K1> is
   overridden on the design object MCB_DDR2_dram_dq<3> by the constraint
   <net"MCB_DDR2_dram_dq<3>" loc = K1;> [system.ucf(86)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<3>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<3> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<4>" LOC = H2> is
   overridden on the design object MCB_DDR2_dram_dq<4> by the constraint
   <net"MCB_DDR2_dram_dq<4>" loc = H2;> [system.ucf(85)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<4>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<4> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<5>" LOC = H1> is
   overridden on the design object MCB_DDR2_dram_dq<5> by the constraint
   <net"MCB_DDR2_dram_dq<5>" loc = H1;> [system.ucf(84)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<5>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<5> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<6>" LOC = J3> is
   overridden on the design object MCB_DDR2_dram_dq<6> by the constraint
   <net"MCB_DDR2_dram_dq<6>" loc = J3;> [system.ucf(83)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<6>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<6> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<7>" LOC = J1> is
   overridden on the design object MCB_DDR2_dram_dq<7> by the constraint
   <net"MCB_DDR2_dram_dq<7>" loc = J1;> [system.ucf(82)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<7>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<7> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<8>" LOC = M3> is
   overridden on the design object MCB_DDR2_dram_dq<8> by the constraint
   <net"MCB_DDR2_dram_dq<8>" loc = M3;> [system.ucf(81)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<8>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<8> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<9>" LOC = M1> is
   overridden on the design object MCB_DDR2_dram_dq<9> by the constraint
   <net"MCB_DDR2_dram_dq<9>" loc = M1;> [system.ucf(80)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<9>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<9> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<10>" LOC = N2> is
   overridden on the design object MCB_DDR2_dram_dq<10> by the constraint
   <net"MCB_DDR2_dram_dq<10>" loc = N2;> [system.ucf(79)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<10>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<10> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<11>" LOC = N1> is
   overridden on the design object MCB_DDR2_dram_dq<11> by the constraint
   <net"MCB_DDR2_dram_dq<11>" loc = N1;> [system.ucf(78)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<11>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<11> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<12>" LOC = T2> is
   overridden on the design object MCB_DDR2_dram_dq<12> by the constraint
   <net"MCB_DDR2_dram_dq<12>" loc = T2;> [system.ucf(77)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<12>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<12> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<13>" LOC = T1> is
   overridden on the design object MCB_DDR2_dram_dq<13> by the constraint
   <net"MCB_DDR2_dram_dq<13>" loc = T1;> [system.ucf(76)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<13>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<13> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<14>" LOC = U2> is
   overridden on the design object MCB_DDR2_dram_dq<14> by the constraint
   <net"MCB_DDR2_dram_dq<14>" loc = U2;> [system.ucf(75)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<14>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<14> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<15>" LOC = U1> is
   overridden on the design object MCB_DDR2_dram_dq<15> by the constraint
   <net"MCB_DDR2_dram_dq<15>" loc = U1;> [system.ucf(74)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<15>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<15> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<0>" LOC = F2> is
   overridden on the design object MCB_DDR2_dram_ba<0> by the constraint
   <net"MCB_DDR2_dram_ba<0>" loc = F2;> [system.ucf(68)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ba<0> by the
   constraint <NET  "MCB_DDR2_dram_ba[*]"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(103)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<1>" LOC = F1> is
   overridden on the design object MCB_DDR2_dram_ba<1> by the constraint
   <net"MCB_DDR2_dram_ba<1>" loc = F1;> [system.ucf(67)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ba<1> by the
   constraint <NET  "MCB_DDR2_dram_ba[*]"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(103)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<0>" LOC = J7> is
   overridden on the design object MCB_DDR2_dram_addr<0> by the constraint
   <net"MCB_DDR2_dram_addr<0>" loc = J7;> [system.ucf(65)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<0> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<1>" LOC = J6> is
   overridden on the design object MCB_DDR2_dram_addr<1> by the constraint
   <net"MCB_DDR2_dram_addr<1>" loc = J6;> [system.ucf(64)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<1> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<2>" LOC = H5> is
   overridden on the design object MCB_DDR2_dram_addr<2> by the constraint
   <net"MCB_DDR2_dram_addr<2>" loc = H5;> [system.ucf(63)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<2>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<2> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<3>" LOC = L7> is
   overridden on the design object MCB_DDR2_dram_addr<3> by the constraint
   <net"MCB_DDR2_dram_addr<3>" loc = L7;> [system.ucf(62)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<3>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<3> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<4>" LOC = F3> is
   overridden on the design object MCB_DDR2_dram_addr<4> by the constraint
   <net"MCB_DDR2_dram_addr<4>" loc = F3;> [system.ucf(61)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<4>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<4> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<5>" LOC = H4> is
   overridden on the design object MCB_DDR2_dram_addr<5> by the constraint
   <net"MCB_DDR2_dram_addr<5>" loc = H4;> [system.ucf(60)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<5>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<5> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<6>" LOC = H3> is
   overridden on the design object MCB_DDR2_dram_addr<6> by the constraint
   <net"MCB_DDR2_dram_addr<6>" loc = H3;> [system.ucf(59)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<6>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<6> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<7>" LOC = H6> is
   overridden on the design object MCB_DDR2_dram_addr<7> by the constraint
   <net"MCB_DDR2_dram_addr<7>" loc = H6;> [system.ucf(58)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<7>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<7> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<8>" LOC = D2> is
   overridden on the design object MCB_DDR2_dram_addr<8> by the constraint
   <net"MCB_DDR2_dram_addr<8>" loc = D2;> [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<8>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<8> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<9>" LOC = D1> is
   overridden on the design object MCB_DDR2_dram_addr<9> by the constraint
   <net"MCB_DDR2_dram_addr<9>" loc = D1;> [system.ucf(56)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<9>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<9> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<10>" LOC = F4>
   is overridden on the design object MCB_DDR2_dram_addr<10> by the constraint
   <net"MCB_DDR2_dram_addr<10>" loc = F4;> [system.ucf(55)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<10>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<10> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<11>" LOC = D3>
   is overridden on the design object MCB_DDR2_dram_addr<11> by the constraint
   <net"MCB_DDR2_dram_addr<11>" loc = D3;> [system.ucf(54)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<11>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<11> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<12>" LOC = G6>
   is overridden on the design object MCB_DDR2_dram_addr<12> by the constraint
   <net"MCB_DDR2_dram_addr<12>" loc = G6;> [system.ucf(53)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<12>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<12> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 153

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  7 sec
Total CPU time to NGDBUILD completion:  1 min  7 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "axi_spi_0/axi_spi_0/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPISEL_REG" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 18 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c927c92a) REAL time: 19 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:c927c92a) REAL time: 20 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5212171a) REAL time: 20 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:e7ee8af6) REAL time: 26 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:e7ee8af6) REAL time: 26 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:e7ee8af6) REAL time: 26 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:e7ee8af6) REAL time: 26 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:e7ee8af6) REAL time: 27 secs 

Phase 9.8  Global Placement
........................
........................................
.........................................
.......................................................
...................................
Phase 9.8  Global Placement (Checksum:ac5789f8) REAL time: 1 mins 10 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:ac5789f8) REAL time: 1 mins 10 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:2c0dd197) REAL time: 1 mins 18 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:2c0dd197) REAL time: 1 mins 18 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:44dbf04b) REAL time: 1 mins 18 secs 

Total REAL time to Placer completion: 1 mins 18 secs 
Total CPU  time to Placer completion: 1 mins 18 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   25
Slice Logic Utilization:
  Number of Slice Registers:                 2,703 out of  18,224   14
    Number used as Flip Flops:               2,693
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               10
  Number of Slice LUTs:                      3,388 out of   9,112   37
    Number used as logic:                    3,064 out of   9,112   33
      Number using O6 output only:           2,368
      Number using O5 output only:              57
      Number using O5 and O6:                  639
      Number used as ROM:                        0
    Number used as Memory:                     230 out of   2,176   10
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           142
        Number using O6 output only:            40
        Number using O5 output only:             1
        Number using O5 and O6:                101
    Number used exclusively as route-thrus:     94
      Number with same-slice register load:     80
      Number with same-slice carry load:         8
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,417 out of   2,278   62
  Number of MUXCYs used:                       344 out of   4,556    7
  Number of LUT Flip Flop pairs used:        4,030
    Number with an unused Flip Flop:         1,560 out of   4,030   38
    Number with an unused LUT:                 642 out of   4,030   15
    Number of fully used LUT-FF pairs:       1,828 out of   4,030   45
    Number of unique control sets:             231
    Number of slice register sites lost
      to control set restrictions:             916 out of  18,224    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        72 out of     232   31
    Number of LOCed IOBs:                       72 out of      72  100
    IOB Flip Flops:                             11

Specific Feature Utilization:
  Number of RAMB16BWERs:                        14 out of      32   43
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   4 out of     248    1
    Number used as ILOGIC2s:                     4
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     248    9
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  48 out of     248   19
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.80

Peak Memory Usage:  494 MB
Total REAL time to MAP completion:  1 mins 23 secs 
Total CPU time to MAP completion:   1 mins 23 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,703 out of  18,224   14
    Number used as Flip Flops:               2,693
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               10
  Number of Slice LUTs:                      3,388 out of   9,112   37
    Number used as logic:                    3,064 out of   9,112   33
      Number using O6 output only:           2,368
      Number using O5 output only:              57
      Number using O5 and O6:                  639
      Number used as ROM:                        0
    Number used as Memory:                     230 out of   2,176   10
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           142
        Number using O6 output only:            40
        Number using O5 output only:             1
        Number using O5 and O6:                101
    Number used exclusively as route-thrus:     94
      Number with same-slice register load:     80
      Number with same-slice carry load:         8
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,417 out of   2,278   62
  Number of MUXCYs used:                       344 out of   4,556    7
  Number of LUT Flip Flop pairs used:        4,030
    Number with an unused Flip Flop:         1,560 out of   4,030   38
    Number with an unused LUT:                 642 out of   4,030   15
    Number of fully used LUT-FF pairs:       1,828 out of   4,030   45
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        72 out of     232   31
    Number of LOCed IOBs:                       72 out of      72  100
    IOB Flip Flops:                             11

Specific Feature Utilization:
  Number of RAMB16BWERs:                        14 out of      32   43
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   4 out of     248    1
    Number used as ILOGIC2s:                     4
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     248    9
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  48 out of     248   19
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 23640 unrouted;      REAL time: 10 secs 

Phase  2  : 19716 unrouted;      REAL time: 10 secs 

Phase  3  : 8325 unrouted;      REAL time: 19 secs 

Phase  4  : 8325 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 
Total REAL time to Router completion: 35 secs 
Total CPU time to Router completion: 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 1157 |  0.704     |  1.777      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk | BUFGMUX_X3Y13| No   |   62 |  0.060     |  1.136      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  2.619     |  4.105      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   31 |  0.704     |  1.116      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.723     |  1.135      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 8 PHASE 1.25 ns HI |             |            |            |        |            
  GH         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 8 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  pin" 50 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     6.321ns|    13.679ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.266ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.107ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     8.773ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     8.810ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     2.125ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.535ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.968ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      5.000ns|     13.679ns|            0|            0|            0|       436901|
| TS_clk_600_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     20.000ns|     13.679ns|          N/A|            0|            0|       436901|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 40 secs 
Total CPU time to PAR completion: 38 secs 

Peak Memory Usage:  475 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 26
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -2
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 436923 paths, 0 nets, and 19202 connections

Design statistics:
   Minimum period:  13.679ns (Maximum frequency:  73.105MHz)


Analysis completed Sat Dec 06 17:00:58 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 4
Total time: 12 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -2
Opened constraints file system.pcf.

Sat Dec 06 17:01:06 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 23 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.filters
Done writing Tab View settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sat Dec 06 19:15:20 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing RS232.jpg.....
Rasterizing MCB_DDR2.jpg.....
Rasterizing TFT_RST_BLCNT.jpg.....
Rasterizing axi_spi_0.jpg.....
Rasterizing fsl_v20_0.jpg.....
Rasterizing tft_ctrl_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).
Done!

********************************************************************************
At Local date and time: Sat Dec 06 19:15:40 2014
 xsdk.exe -hwspec D:\Study\FPGA\Spartan6\TFT_Display\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.filters
Done writing Tab View settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.filters
Done writing Tab View settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.gui

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) TFT_RST_BLCNT	axi4lite_0
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40a00000-0x40a0ffff) axi_spi_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0xa8000000-0xafffffff) MCB_DDR2	axi4_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR: fsl_v20_0_FSL_S_Clk - No driver found. Port will be driven to GND - D:\Study\FPGA\Spartan6\TFT_Display\pcores\tft_ctrl_v1_00_a\data\tft_ctrl_v2_1_0.mpd line 19 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: fsl_v20_0_FSL_M_Clk - floating connection - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 746 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x48000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x48000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 14 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 14 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_MEMCLK_PERIOD value to 5000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Mon Dec 08 18:08:55 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Study/FPGA/Spartan6/TFT_Display/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLKIN' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) TFT_RST_BLCNT	axi4lite_0
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40a00000-0x40a0ffff) axi_spi_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0xa8000000-0xafffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR: fsl_v20_0_FSL_S_Clk - No driver
   found. Port will be driven to GND -
   D:\Study\FPGA\Spartan6\TFT_Display\pcores\tft_ctrl_v1_00_a\data\tft_ctrl_v2_1
   _0.mpd line 19 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: fsl_v20_0_FSL_M_Clk - floating
   connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 746 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x48000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x48000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 5000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The fsl_v20_0 core has constraints automatically generated by XPS in
implementation/fsl_v20_0_wrapper/fsl_v20_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 44 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 57 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 64 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 73 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 80 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 89 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs
line 125 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 191 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:tft_rst_blcnt -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 231 - Copying cache
implementation netlist
IPNAME:axi_spi INSTANCE:axi_spi_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 242 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 257 - Copying cache
implementation netlist
IPNAME:tft_ctrl INSTANCE:tft_ctrl_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 265 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 89 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 138 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 96 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line
138 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 161 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4_0 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 169 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232 - D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 176 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 96 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/microblaze_0_wrapper/system_m
icroblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 138 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 161 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/axi4lite_0_wrapper/system_axi
4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4_0_wrapper INSTANCE:axi4_0 -
D:\Study\FPGA\Spartan6\TFT_Display\system.mhs line 169 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-2 -intstyle silent -i -sd .. system_axi4_0_wrapper.ngc
../system_axi4_0_wrapper

Reading NGO file
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/axi4_0_wrapper/system_axi4_0_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_axi4_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 128.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Mon Dec 08 18:11:34 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-2 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: D:/Study/FPGA/Spartan6/TFT_Display/implementation/fpga.flw 
Using Option File(s): 
 D:/Study/FPGA/Spartan6/TFT_Display/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-2 -nt timestamp -bm system.bmm
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-2 -nt timestamp -bm system.bmm
D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/Study/FPGA/Spartan6/TFT_Display/implementation/system.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_rs232_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_fsl_v20_0_wrapper.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_ilmb_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_dlmb_wrap
per.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_mcb_ddr2_wrapper.ngc".
..
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4lite_0_wrapper.ngc
"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4_0_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_tft_ctrl_0_wrapper.ngc
"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_i_bram_ct
rl_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_d_bram_ct
rl_wrapper.ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_debug_module_wrapper.n
gc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_tft_rst_blcnt_wrapper.
ngc"...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi_spi_0_wrapper.ngc"
...
Loading design module
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_bram_bloc
k_wrapper.ngc"...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_ilmb_wrap
per.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_dlmb_wrap
per.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_mcb_ddr2_wrapper.ncf"
to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4lite_0_wrapper.ncf
" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_axi4_0_wrapper.ncf" to
module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Study/FPGA/Spartan6/TFT_Display/implementation/system_microblaze_0_wrapper.n
cf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_rzq" LOC = C2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ldm" LOC = K3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_udm" LOC = K4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_udqs" LOC = P2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dqs" LOC = L4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_clk_n" LOC = G1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_clk" LOC = G3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_cke" LOC = H7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_we_n" LOC = E3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_cas_n" LOC = K5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ras_n" LOC = L5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<0>" LOC = L2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<1>" LOC = L1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<2>" LOC = K2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<3>" LOC = K1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<4>" LOC = H2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<5>" LOC = H1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<6>" LOC = J3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<7>" LOC = J1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<8>" LOC = M3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<9>" LOC = M1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<10>" LOC = N2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<11>" LOC = N1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<12>" LOC = T2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<13>" LOC = T1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<14>" LOC = U2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_dq<15>" LOC = U1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ba<0>" LOC = F2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_ba<1>" LOC = F1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<0>" LOC = J7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<1>" LOC = J6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<2>" LOC = H5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<3>" LOC = L7>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<4>" LOC = F3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<5>" LOC = H4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<6>" LOC = H3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<7>" LOC = H6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<8>" LOC = D2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<9>" LOC = D1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<10>" LOC = F4>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<11>" LOC = D3>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "MCB_DDR2_dram_addr<12>" LOC = G6>' could not be found and so the
   Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 8 PHASE 1.25 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 8 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX=2.5;>
   [system.ucf(48)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_rzq" LOC = C2> is
   overridden on the design object MCB_DDR2_rzq by the constraint
   <net"MCB_DDR2_rzq" loc = C2;> [system.ucf(98)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_rzq" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_rzq by the
   constraint <NET  "MCB_DDR2_rzq"                                           
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(114)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ldm" LOC = K3> is
   overridden on the design object MCB_DDR2_dram_ldm by the constraint
   <net"MCB_DDR2_dram_ldm" loc = K3;> [system.ucf(94)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ldm" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ldm by the
   constraint <NET  "MCB_DDR2_dram_ldm"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(112)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udm" LOC = K4> is
   overridden on the design object MCB_DDR2_dram_udm by the constraint
   <net"MCB_DDR2_dram_udm" loc = K4;> [system.ucf(96)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udm" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_udm by the
   constraint <NET  "MCB_DDR2_dram_udm"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(113)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udqs" LOC = P2> is
   overridden on the design object MCB_DDR2_dram_udqs by the constraint
   <net"MCB_DDR2_dram_udqs" loc = P2;> [system.ucf(92)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_udqs" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_udqs by the
   constraint <NET  "MCB_DDR2_dram_udqs"                                     
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(105)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dqs" LOC = L4> is
   overridden on the design object MCB_DDR2_dram_dqs by the constraint
   <net"MCB_DDR2_dram_dqs" loc = L4;> [system.ucf(91)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dqs" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dqs by the
   constraint <NET  "MCB_DDR2_dram_dqs"                                      
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(104)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk_n" LOC = G1> is
   overridden on the design object MCB_DDR2_dram_clk_n by the constraint
   <net"MCB_DDR2_dram_clk_n" loc = G1;> [system.ucf(71)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk_n" IOSTANDARD =
   "DIFF_MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_clk_n by
   the constraint <NET  "MCB_DDR2_dram_clk_n"                          
   IOSTANDARD = DIFF_MOBILE_DDR ;> [system.ucf(107)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk" LOC = G3> is
   overridden on the design object MCB_DDR2_dram_clk by the constraint
   <net"MCB_DDR2_dram_clk"   loc = G3;> [system.ucf(72)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_clk" IOSTANDARD =
   "DIFF_MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_clk by
   the constraint <NET  "MCB_DDR2_dram_clk"                            
   IOSTANDARD = DIFF_MOBILE_DDR ;> [system.ucf(106)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cke" LOC = H7> is
   overridden on the design object MCB_DDR2_dram_cke by the constraint
   <net"MCB_DDR2_dram_cke"   loc = H7;> [system.ucf(70)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cke" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_cke by the
   constraint <NET  "MCB_DDR2_dram_cke"                             IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(108)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_we_n" LOC = E3> is
   overridden on the design object MCB_DDR2_dram_we_n by the constraint
   <net"MCB_DDR2_dram_we_n" loc = E3;> [system.ucf(97)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_we_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_we_n by the
   constraint <NET  "MCB_DDR2_dram_we_n"                            IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(111)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cas_n" LOC = K5> is
   overridden on the design object MCB_DDR2_dram_cas_n by the constraint
   <net"MCB_DDR2_dram_cas_n" loc = K5;> [system.ucf(69)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_cas_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_cas_n by the
   constraint <NET  "MCB_DDR2_dram_cas_n"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(110)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ras_n" LOC = L5> is
   overridden on the design object MCB_DDR2_dram_ras_n by the constraint
   <net"MCB_DDR2_dram_ras_n" loc = L5;> [system.ucf(95)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ras_n" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ras_n by the
   constraint <NET  "MCB_DDR2_dram_ras_n"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(109)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<0>" LOC = L2> is
   overridden on the design object MCB_DDR2_dram_dq<0> by the constraint
   <net"MCB_DDR2_dram_dq<0>" loc = L2;> [system.ucf(89)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<0> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<1>" LOC = L1> is
   overridden on the design object MCB_DDR2_dram_dq<1> by the constraint
   <net"MCB_DDR2_dram_dq<1>" loc = L1;> [system.ucf(88)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<1> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<2>" LOC = K2> is
   overridden on the design object MCB_DDR2_dram_dq<2> by the constraint
   <net"MCB_DDR2_dram_dq<2>" loc = K2;> [system.ucf(87)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<2>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<2> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<3>" LOC = K1> is
   overridden on the design object MCB_DDR2_dram_dq<3> by the constraint
   <net"MCB_DDR2_dram_dq<3>" loc = K1;> [system.ucf(86)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<3>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<3> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<4>" LOC = H2> is
   overridden on the design object MCB_DDR2_dram_dq<4> by the constraint
   <net"MCB_DDR2_dram_dq<4>" loc = H2;> [system.ucf(85)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<4>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<4> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<5>" LOC = H1> is
   overridden on the design object MCB_DDR2_dram_dq<5> by the constraint
   <net"MCB_DDR2_dram_dq<5>" loc = H1;> [system.ucf(84)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<5>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<5> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<6>" LOC = J3> is
   overridden on the design object MCB_DDR2_dram_dq<6> by the constraint
   <net"MCB_DDR2_dram_dq<6>" loc = J3;> [system.ucf(83)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<6>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<6> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<7>" LOC = J1> is
   overridden on the design object MCB_DDR2_dram_dq<7> by the constraint
   <net"MCB_DDR2_dram_dq<7>" loc = J1;> [system.ucf(82)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<7>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<7> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<8>" LOC = M3> is
   overridden on the design object MCB_DDR2_dram_dq<8> by the constraint
   <net"MCB_DDR2_dram_dq<8>" loc = M3;> [system.ucf(81)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<8>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<8> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<9>" LOC = M1> is
   overridden on the design object MCB_DDR2_dram_dq<9> by the constraint
   <net"MCB_DDR2_dram_dq<9>" loc = M1;> [system.ucf(80)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<9>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<9> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<10>" LOC = N2> is
   overridden on the design object MCB_DDR2_dram_dq<10> by the constraint
   <net"MCB_DDR2_dram_dq<10>" loc = N2;> [system.ucf(79)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<10>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<10> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<11>" LOC = N1> is
   overridden on the design object MCB_DDR2_dram_dq<11> by the constraint
   <net"MCB_DDR2_dram_dq<11>" loc = N1;> [system.ucf(78)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<11>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<11> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<12>" LOC = T2> is
   overridden on the design object MCB_DDR2_dram_dq<12> by the constraint
   <net"MCB_DDR2_dram_dq<12>" loc = T2;> [system.ucf(77)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<12>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<12> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<13>" LOC = T1> is
   overridden on the design object MCB_DDR2_dram_dq<13> by the constraint
   <net"MCB_DDR2_dram_dq<13>" loc = T1;> [system.ucf(76)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<13>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<13> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<14>" LOC = U2> is
   overridden on the design object MCB_DDR2_dram_dq<14> by the constraint
   <net"MCB_DDR2_dram_dq<14>" loc = U2;> [system.ucf(75)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<14>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<14> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<15>" LOC = U1> is
   overridden on the design object MCB_DDR2_dram_dq<15> by the constraint
   <net"MCB_DDR2_dram_dq<15>" loc = U1;> [system.ucf(74)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_dq<15>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_dq<15> by the
   constraint <NET  "MCB_DDR2_dram_dq[*]"                                    
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(101)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<0>" LOC = F2> is
   overridden on the design object MCB_DDR2_dram_ba<0> by the constraint
   <net"MCB_DDR2_dram_ba<0>" loc = F2;> [system.ucf(68)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ba<0> by the
   constraint <NET  "MCB_DDR2_dram_ba[*]"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(103)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<1>" LOC = F1> is
   overridden on the design object MCB_DDR2_dram_ba<1> by the constraint
   <net"MCB_DDR2_dram_ba<1>" loc = F1;> [system.ucf(67)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_ba<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_ba<1> by the
   constraint <NET  "MCB_DDR2_dram_ba[*]"                           IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(103)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<0>" LOC = J7> is
   overridden on the design object MCB_DDR2_dram_addr<0> by the constraint
   <net"MCB_DDR2_dram_addr<0>" loc = J7;> [system.ucf(65)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<0>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<0> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<1>" LOC = J6> is
   overridden on the design object MCB_DDR2_dram_addr<1> by the constraint
   <net"MCB_DDR2_dram_addr<1>" loc = J6;> [system.ucf(64)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<1>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<1> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<2>" LOC = H5> is
   overridden on the design object MCB_DDR2_dram_addr<2> by the constraint
   <net"MCB_DDR2_dram_addr<2>" loc = H5;> [system.ucf(63)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<2>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<2> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<3>" LOC = L7> is
   overridden on the design object MCB_DDR2_dram_addr<3> by the constraint
   <net"MCB_DDR2_dram_addr<3>" loc = L7;> [system.ucf(62)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<3>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<3> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<4>" LOC = F3> is
   overridden on the design object MCB_DDR2_dram_addr<4> by the constraint
   <net"MCB_DDR2_dram_addr<4>" loc = F3;> [system.ucf(61)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<4>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<4> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<5>" LOC = H4> is
   overridden on the design object MCB_DDR2_dram_addr<5> by the constraint
   <net"MCB_DDR2_dram_addr<5>" loc = H4;> [system.ucf(60)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<5>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<5> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<6>" LOC = H3> is
   overridden on the design object MCB_DDR2_dram_addr<6> by the constraint
   <net"MCB_DDR2_dram_addr<6>" loc = H3;> [system.ucf(59)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<6>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<6> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<7>" LOC = H6> is
   overridden on the design object MCB_DDR2_dram_addr<7> by the constraint
   <net"MCB_DDR2_dram_addr<7>" loc = H6;> [system.ucf(58)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<7>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<7> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<8>" LOC = D2> is
   overridden on the design object MCB_DDR2_dram_addr<8> by the constraint
   <net"MCB_DDR2_dram_addr<8>" loc = D2;> [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<8>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<8> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<9>" LOC = D1> is
   overridden on the design object MCB_DDR2_dram_addr<9> by the constraint
   <net"MCB_DDR2_dram_addr<9>" loc = D1;> [system.ucf(56)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<9>" IOSTANDARD =
   "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<9> by the
   constraint <NET  "MCB_DDR2_dram_addr[*]"                         IOSTANDARD =
   MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<10>" LOC = F4>
   is overridden on the design object MCB_DDR2_dram_addr<10> by the constraint
   <net"MCB_DDR2_dram_addr<10>" loc = F4;> [system.ucf(55)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<10>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<10> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<11>" LOC = D3>
   is overridden on the design object MCB_DDR2_dram_addr<11> by the constraint
   <net"MCB_DDR2_dram_addr<11>" loc = D3;> [system.ucf(54)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<11>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<11> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<12>" LOC = G6>
   is overridden on the design object MCB_DDR2_dram_addr<12> by the constraint
   <net"MCB_DDR2_dram_addr<12>" loc = G6;> [system.ucf(53)].
WARNING:NgdBuild:1012 - The constraint <NET "MCB_DDR2_dram_addr<12>" IOSTANDARD
   = "MOBILE_DDR"> is overridden on the design object MCB_DDR2_dram_addr<12> by
   the constraint <NET  "MCB_DDR2_dram_addr[*]"                        
   IOSTANDARD = MOBILE_DDR ;> [system.ucf(102)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 153

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  5 sec
Total CPU time to NGDBUILD completion:  1 min  5 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "axi_spi_0/axi_spi_0/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPISEL_REG" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 17 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:41fe24b2) REAL time: 19 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:41fe24b2) REAL time: 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9b1f42ba) REAL time: 19 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:668b1ddc) REAL time: 25 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:668b1ddc) REAL time: 25 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:668b1ddc) REAL time: 25 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:668b1ddc) REAL time: 25 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:668b1ddc) REAL time: 26 secs 

Phase 9.8  Global Placement
.........................
...................................................
.............................................................
............................................................................
..............................
Phase 9.8  Global Placement (Checksum:32135c48) REAL time: 1 mins 10 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:32135c48) REAL time: 1 mins 10 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:b9fa8ebc) REAL time: 1 mins 18 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:b9fa8ebc) REAL time: 1 mins 18 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:9ddeaf0d) REAL time: 1 mins 18 secs 

Total REAL time to Placer completion: 1 mins 19 secs 
Total CPU  time to Placer completion: 1 mins 18 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   25
Slice Logic Utilization:
  Number of Slice Registers:                 2,704 out of  18,224   14
    Number used as Flip Flops:               2,694
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               10
  Number of Slice LUTs:                      3,388 out of   9,112   37
    Number used as logic:                    3,066 out of   9,112   33
      Number using O6 output only:           2,369
      Number using O5 output only:              57
      Number using O5 and O6:                  640
      Number used as ROM:                        0
    Number used as Memory:                     230 out of   2,176   10
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           142
        Number using O6 output only:            40
        Number using O5 output only:             1
        Number using O5 and O6:                101
    Number used exclusively as route-thrus:     92
      Number with same-slice register load:     78
      Number with same-slice carry load:         8
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,420 out of   2,278   62
  Number of MUXCYs used:                       344 out of   4,556    7
  Number of LUT Flip Flop pairs used:        4,033
    Number with an unused Flip Flop:         1,558 out of   4,033   38
    Number with an unused LUT:                 645 out of   4,033   15
    Number of fully used LUT-FF pairs:       1,830 out of   4,033   45
    Number of unique control sets:             231
    Number of slice register sites lost
      to control set restrictions:             915 out of  18,224    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        72 out of     232   31
    Number of LOCed IOBs:                       72 out of      72  100
    IOB Flip Flops:                             11

Specific Feature Utilization:
  Number of RAMB16BWERs:                        14 out of      32   43
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   4 out of     248    1
    Number used as ILOGIC2s:                     4
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     248    9
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  48 out of     248   19
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.80

Peak Memory Usage:  494 MB
Total REAL time to MAP completion:  1 mins 24 secs 
Total CPU time to MAP completion:   1 mins 23 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,704 out of  18,224   14
    Number used as Flip Flops:               2,694
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               10
  Number of Slice LUTs:                      3,388 out of   9,112   37
    Number used as logic:                    3,066 out of   9,112   33
      Number using O6 output only:           2,369
      Number using O5 output only:              57
      Number using O5 and O6:                  640
      Number used as ROM:                        0
    Number used as Memory:                     230 out of   2,176   10
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           142
        Number using O6 output only:            40
        Number using O5 output only:             1
        Number using O5 and O6:                101
    Number used exclusively as route-thrus:     92
      Number with same-slice register load:     78
      Number with same-slice carry load:         8
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,420 out of   2,278   62
  Number of MUXCYs used:                       344 out of   4,556    7
  Number of LUT Flip Flop pairs used:        4,033
    Number with an unused Flip Flop:         1,558 out of   4,033   38
    Number with an unused LUT:                 645 out of   4,033   15
    Number of fully used LUT-FF pairs:       1,830 out of   4,033   45
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        72 out of     232   31
    Number of LOCed IOBs:                       72 out of      72  100
    IOB Flip Flops:                             11

Specific Feature Utilization:
  Number of RAMB16BWERs:                        14 out of      32   43
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   4 out of     248    1
    Number used as ILOGIC2s:                     4
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     248    9
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  48 out of     248   19
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 23647 unrouted;      REAL time: 9 secs 

Phase  2  : 19718 unrouted;      REAL time: 10 secs 

Phase  3  : 8503 unrouted;      REAL time: 20 secs 

Phase  4  : 8507 unrouted; (Setup:0, Hold:200, Component Switching Limit:0)     REAL time: 22 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:228, Component Switching Limit:0)     REAL time: 36 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:228, Component Switching Limit:0)     REAL time: 36 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:228, Component Switching Limit:0)     REAL time: 36 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:228, Component Switching Limit:0)     REAL time: 36 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 
Total REAL time to Router completion: 38 secs 
Total CPU time to Router completion: 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 1168 |  0.703     |  1.776      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk | BUFGMUX_X3Y13| No   |   62 |  0.064     |  1.137      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  2.352     |  3.671      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   31 |  0.704     |  1.116      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.723     |  1.135      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.233ns|     9.767ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.272ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 8 PHASE 1.25 ns HI |             |            |            |        |            
  GH         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 8 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  pin" 50 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.723ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     8.802ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     8.794ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     1.998ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.777ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.726ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      5.000ns|     19.534ns|            0|            0|            0|       436932|
| TS_clk_600_0000MHz180PLL0_nobu|      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      2.500ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.767ns|          N/A|            0|            0|       436932|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 44 secs 
Total CPU time to PAR completion: 42 secs 

Peak Memory Usage:  477 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 26
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -2
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 436954 paths, 0 nets, and 19218 connections

Design statistics:
   Minimum period:   9.767ns (Maximum frequency: 102.386MHz)


Analysis completed Mon Dec 08 18:15:09 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 4
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -2
Opened constraints file system.pcf.

Mon Dec 08 18:15:16 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 23 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Dec 08 18:18:31 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing RS232.jpg.....
Rasterizing MCB_DDR2.jpg.....
Rasterizing TFT_RST_BLCNT.jpg.....
Rasterizing axi_spi_0.jpg.....
Rasterizing fsl_v20_0.jpg.....
Rasterizing tft_ctrl_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).
Done!

********************************************************************************
At Local date and time: Mon Dec 08 18:18:50 2014
 xsdk.exe -hwspec D:\Study\FPGA\Spartan6\TFT_Display\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.filters
Done writing Tab View settings to:
	D:\Study\FPGA\Spartan6\TFT_Display\etc\system.gui
