Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Sun Sep 25 07:29:52 2022
| Host              : DESKTOP-1Q96SJ0 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.048        0.000                      0               224681        0.010        0.000                      0               224681        3.500        0.000                       0                 76914  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.048        0.000                      0               162628        0.010        0.000                      0               162628        3.500        0.000                       0                 76914  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 4.583        0.000                      0                62053        0.141        0.000                      0                62053  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 0.580ns (8.403%)  route 6.322ns (91.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 11.691 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.498ns (routing 0.294ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.264ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.498     1.706    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      0.580     2.286 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WDATA[7]
                         net (fo=35, routed)          6.322     8.608    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_wdata[7]
    SLICE_X19Y308        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.523    11.691    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X19Y308        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[7]/C
                         clock pessimism              0.070    11.761    
                         clock uncertainty           -0.130    11.631    
    SLICE_X19Y308        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    11.656    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[7]
  -------------------------------------------------------------------
                         required time                         11.656    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 0.078ns (1.190%)  route 6.478ns (98.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 11.545 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.294ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.264ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.531     1.739    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X53Y104        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.817 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=22, routed)          6.478     8.295    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_araddr[1]
    SLICE_X53Y261        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.377    11.545    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X53Y261        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/axi_araddr_reg[3]/C
                         clock pessimism              0.070    11.615    
                         clock uncertainty           -0.130    11.485    
    SLICE_X53Y261        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.510    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.510    
                         arrival time                          -8.295    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/axi_awaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 0.078ns (1.195%)  route 6.450ns (98.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 11.545 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.294ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.264ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.531     1.739    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X53Y104        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.817 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=22, routed)          6.450     8.267    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_awaddr[1]
    SLICE_X53Y261        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/axi_awaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.377    11.545    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X53Y261        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/axi_awaddr_reg[3]/C
                         clock pessimism              0.070    11.615    
                         clock uncertainty           -0.130    11.485    
    SLICE_X53Y261        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    11.510    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.510    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.464ns  (logic 0.078ns (1.207%)  route 6.386ns (98.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 11.539 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.294ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.264ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.531     1.739    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X53Y104        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.817 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=22, routed)          6.386     8.203    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_araddr[1]
    SLICE_X59Y257        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.371    11.539    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X59Y257        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/axi_araddr_reg[3]/C
                         clock pessimism              0.070    11.609    
                         clock uncertainty           -0.130    11.479    
    SLICE_X59Y257        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    11.504    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.504    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 0.580ns (8.666%)  route 6.113ns (91.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 11.749 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.498ns (routing 0.294ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.264ns, distribution 1.317ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.498     1.706    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      0.580     2.286 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WDATA[7]
                         net (fo=35, routed)          6.113     8.399    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_wdata[7]
    SLICE_X10Y308        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.581    11.749    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X10Y308        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[7]/C
                         clock pessimism              0.070    11.819    
                         clock uncertainty           -0.130    11.689    
    SLICE_X10Y308        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    11.714    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.653ns  (logic 0.580ns (8.718%)  route 6.073ns (91.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.751ns = ( 11.751 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.498ns (routing 0.294ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.264ns, distribution 1.319ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.498     1.706    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      0.580     2.286 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WDATA[7]
                         net (fo=35, routed)          6.073     8.359    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_wdata[7]
    SLICE_X10Y308        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.583    11.751    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X10Y308        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg1_reg[7]/C
                         clock pessimism              0.070    11.821    
                         clock uncertainty           -0.130    11.691    
    SLICE_X10Y308        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    11.716    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         11.716    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.587ns (8.978%)  route 5.951ns (91.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.498ns (routing 0.294ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.264ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.498     1.706    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      0.587     2.293 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WDATA[6]
                         net (fo=35, routed)          5.951     8.244    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_wdata[6]
    SLICE_X33Y308        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.486    11.654    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X33Y308        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[6]/C
                         clock pessimism              0.070    11.724    
                         clock uncertainty           -0.130    11.594    
    SLICE_X33Y308        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    11.619    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[6]
  -------------------------------------------------------------------
                         required time                         11.619    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 0.580ns (8.879%)  route 5.952ns (91.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns = ( 11.728 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.498ns (routing 0.294ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.264ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.498     1.706    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      0.580     2.286 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WDATA[7]
                         net (fo=35, routed)          5.952     8.238    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_wdata[7]
    SLICE_X11Y294        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.560    11.728    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X11Y294        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[7]/C
                         clock pessimism              0.070    11.798    
                         clock uncertainty           -0.130    11.668    
    SLICE_X11Y294        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    11.693    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         11.693    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 0.580ns (9.067%)  route 5.817ns (90.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 11.677 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.498ns (routing 0.294ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.509ns (routing 0.264ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.498     1.706    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      0.580     2.286 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WDATA[7]
                         net (fo=35, routed)          5.817     8.103    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_wdata[7]
    SLICE_X18Y292        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.509    11.677    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X18Y292        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[7]/C
                         clock pessimism              0.070    11.747    
                         clock uncertainty           -0.130    11.617    
    SLICE_X18Y292        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    11.642    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[7]
  -------------------------------------------------------------------
                         required time                         11.642    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 0.559ns (8.835%)  route 5.768ns (91.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.498ns (routing 0.294ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.264ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.498     1.706    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[13])
                                                      0.559     2.265 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WDATA[13]
                         net (fo=35, routed)          5.768     8.033    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_wdata[13]
    SLICE_X25Y283        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.499    11.667    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X25Y283        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[13]/C
                         clock pessimism              0.070    11.737    
                         clock uncertainty           -0.130    11.607    
    SLICE_X25Y283        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    11.632    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[13]
  -------------------------------------------------------------------
                         required time                         11.632    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                  3.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/router_wrapper/wrp_router/out_S_controller_inst/i_S_y_orig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_in_N_ctrl/i_N_y_orig_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.060ns (33.898%)  route 0.117ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.493ns (routing 0.264ns, distribution 1.229ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.294ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.493     1.661    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/out_S_controller_inst/clk
    SLICE_X33Y310        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/out_S_controller_inst/i_S_y_orig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y310        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.721 r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/out_S_controller_inst/i_S_y_orig_reg[1]/Q
                         net (fo=1, routed)           0.117     1.838    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_in_N_ctrl/IN_N[3]
    SLICE_X32Y309        FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_in_N_ctrl/i_N_y_orig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.714     1.922    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_in_N_ctrl/clk
    SLICE_X32Y309        FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_in_N_ctrl/i_N_y_orig_reg[1]/C
                         clock pessimism             -0.154     1.768    
    SLICE_X32Y309        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.828    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_in_N_ctrl/i_N_y_orig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_3/inst/pm_wrapper/signal_i_PM_pixel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.059ns (31.551%)  route 0.128ns (68.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.369ns (routing 0.264ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.294ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.369     1.537    design_1_i/zcu104_3/inst/pm_wrapper/clk
    SLICE_X52Y332        FDCE                                         r  design_1_i/zcu104_3/inst/pm_wrapper/signal_i_PM_pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y332        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.596 r  design_1_i/zcu104_3/inst/pm_wrapper/signal_i_PM_pixel_reg[0]/Q
                         net (fo=1, routed)           0.128     1.724    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/signal_out_pm_in_router_data[47]
    SLICE_X54Y332        FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.588     1.796    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/clk
    SLICE_X54Y332        FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel_reg[0]/C
                         clock pessimism             -0.143     1.653    
    SLICE_X54Y332        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     1.714    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_5/inst/router_wrapper/wrp_router/Control_flux/i_W_x_dest_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_5/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_x_dest_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.058ns (31.183%)  route 0.128ns (68.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      1.439ns (routing 0.264ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.294ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.439     1.607    design_1_i/zcu104_5/inst/router_wrapper/wrp_router/Control_flux/clk
    SLICE_X82Y239        FDCE                                         r  design_1_i/zcu104_5/inst/router_wrapper/wrp_router/Control_flux/i_W_x_dest_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y239        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.665 r  design_1_i/zcu104_5/inst/router_wrapper/wrp_router/Control_flux/i_W_x_dest_reg[6]/Q
                         net (fo=1, routed)           0.128     1.793    design_1_i/zcu104_5/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_x_dest_reg[7]_0[6]
    SLICE_X84Y239        FDCE                                         r  design_1_i/zcu104_5/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_x_dest_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.652     1.860    design_1_i/zcu104_5/inst/router_wrapper/wrp_router/out_W_controller_inst/clk
    SLICE_X84Y239        FDCE                                         r  design_1_i/zcu104_5/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_x_dest_reg[6]/C
                         clock pessimism             -0.139     1.721    
    SLICE_X84Y239        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     1.782    design_1_i/zcu104_5/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_x_dest_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_n_frames_reg[17][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.059ns (32.597%)  route 0.122ns (67.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.391ns (routing 0.264ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.294ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.391     1.559    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/clk
    SLICE_X45Y330        FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y330        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.618 r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_frame_reg[4]/Q
                         net (fo=20, routed)          0.122     1.740    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_n_frames_reg[0][7]_0[4]
    SLICE_X42Y330        FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_n_frames_reg[17][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.602     1.810    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X42Y330        FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_n_frames_reg[17][4]/C
                         clock pessimism             -0.143     1.667    
    SLICE_X42Y330        FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     1.729    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_n_frames_reg[17][4]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_in_S_ctrl/i_S_x_dest_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_width_reg[7][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.060ns (35.928%)  route 0.107ns (64.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.378ns (routing 0.264ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.294ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.378     1.546    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_in_S_ctrl/clk
    SLICE_X58Y290        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_in_S_ctrl/i_S_x_dest_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y290        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.606 r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_in_S_ctrl/i_S_x_dest_reg[4]/Q
                         net (fo=20, routed)          0.107     1.713    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_width_reg[18][7]_0[4]
    SLICE_X59Y291        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_width_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.568     1.776    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X59Y291        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_width_reg[7][4]/C
                         clock pessimism             -0.136     1.640    
    SLICE_X59Y291        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.702    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_width_reg[7][4]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_in_S_ctrl/i_S_x_dest_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_width_reg[16][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.059ns (33.523%)  route 0.117ns (66.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.370ns (routing 0.264ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.294ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.370     1.538    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_in_S_ctrl/clk
    SLICE_X61Y296        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_in_S_ctrl/i_S_x_dest_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y296        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.597 r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_in_S_ctrl/i_S_x_dest_reg[1]/Q
                         net (fo=20, routed)          0.117     1.714    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_width_reg[18][7]_0[1]
    SLICE_X60Y295        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_width_reg[16][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.569     1.777    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X60Y295        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_width_reg[16][1]/C
                         clock pessimism             -0.136     1.641    
    SLICE_X60Y295        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.703    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_width_reg[16][1]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_in_W_ctrl/i_W_x_dest_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_img_width_reg[8][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.060ns (30.769%)  route 0.135ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      1.390ns (routing 0.264ns, distribution 1.126ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.294ns, distribution 1.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.390     1.558    design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_in_W_ctrl/clk
    SLICE_X66Y188        FDCE                                         r  design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_in_W_ctrl/i_W_x_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y188        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.618 r  design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_in_W_ctrl/i_W_x_dest_reg[0]/Q
                         net (fo=20, routed)          0.135     1.753    design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_img_width_reg[0][7]_0[0]
    SLICE_X67Y186        FDCE                                         r  design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_img_width_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.612     1.820    design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X67Y186        FDCE                                         r  design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_img_width_reg[8][0]/C
                         clock pessimism             -0.139     1.681    
    SLICE_X67Y186        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     1.742    design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_img_width_reg[8][0]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_step_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_n_steps_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.059ns (33.908%)  route 0.115ns (66.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.327ns (routing 0.264ns, distribution 1.063ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.294ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.327     1.495    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/clk
    SLICE_X59Y238        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y238        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.554 r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_step_reg[0]/Q
                         net (fo=20, routed)          0.115     1.669    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_n_steps_reg[0][4]_0[0]
    SLICE_X58Y237        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_n_steps_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.520     1.728    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X58Y237        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_n_steps_reg[3][0]/C
                         clock pessimism             -0.132     1.596    
    SLICE_X58Y237        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.658    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_n_steps_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_pixel_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[11][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.060ns (33.708%)  route 0.118ns (66.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.320ns (routing 0.264ns, distribution 1.056ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.294ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.320     1.488    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/clk
    SLICE_X61Y230        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y230        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     1.548 r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_pixel_reg[5]/Q
                         net (fo=20, routed)          0.118     1.666    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[0][15]_0[5]
    SLICE_X59Y231        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[11][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.517     1.725    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X59Y231        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[11][5]/C
                         clock pessimism             -0.132     1.593    
    SLICE_X59Y231        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.655    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[11][5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_3/inst/router_wrapper/wrp_router/Control_flux/i_PE_frame_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/router_wrapper/wrp_router/out_pe_controller_inst/i_PE_frame_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.061ns (48.413%)  route 0.065ns (51.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      1.379ns (routing 0.264ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.294ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.379     1.547    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/Control_flux/clk
    SLICE_X55Y333        FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/Control_flux/i_PE_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y333        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.608 r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/Control_flux/i_PE_frame_reg[2]/Q
                         net (fo=1, routed)           0.065     1.673    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/out_pe_controller_inst/i_PE_frame_reg[7]_0[2]
    SLICE_X55Y334        FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/out_pe_controller_inst/i_PE_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.585     1.793    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/out_pe_controller_inst/clk
    SLICE_X55Y334        FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/out_pe_controller_inst/i_PE_frame_reg[2]/C
                         clock pessimism             -0.194     1.599    
    SLICE_X55Y334        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.661    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/out_pe_controller_inst/i_PE_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X0Y60  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X0Y60  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X0Y61  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X0Y61  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y50  design_1_i/zcu104_4/inst/pm_wrapper/inst_pm/RAM_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y50  design_1_i/zcu104_4/inst/pm_wrapper/inst_pm/RAM_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y26  design_1_i/zcu104_7/inst/pm_wrapper/inst_pm/RAM_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y26  design_1_i/zcu104_7/inst/pm_wrapper/inst_pm/RAM_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y58  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y50  design_1_i/zcu104_4/inst/pm_wrapper/inst_pm/RAM_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y50  design_1_i/zcu104_4/inst/pm_wrapper/inst_pm/RAM_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y26  design_1_i/zcu104_7/inst/pm_wrapper/inst_pm/RAM_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y27  design_1_i/zcu104_7/inst/pm_wrapper/inst_pm/RAM_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y59  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y59  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y52  design_1_i/zcu104_4/inst/pm_wrapper/inst_pm/RAM_reg_bram_2/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y28  design_1_i/zcu104_7/inst/pm_wrapper/inst_pm/RAM_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y61  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y61  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y50  design_1_i/zcu104_4/inst/pm_wrapper/inst_pm/RAM_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y26  design_1_i/zcu104_7/inst/pm_wrapper/inst_pm/RAM_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y58  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y51  design_1_i/zcu104_4/inst/pm_wrapper/inst_pm/RAM_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y51  design_1_i/zcu104_4/inst/pm_wrapper/inst_pm/RAM_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y27  design_1_i/zcu104_7/inst/pm_wrapper/inst_pm/RAM_reg_bram_1/CLKBWRCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_height_reg[8][5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.080ns (1.608%)  route 4.895ns (98.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 11.558 - 10.000 ) 
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.294ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.264ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.735     1.943    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X16Y291        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y291        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.023 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6595, routed)        4.895     6.918    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X54Y292        FDCE                                         f  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_height_reg[8][5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.390    11.558    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X54Y292        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_height_reg[8][5]/C
                         clock pessimism              0.139    11.697    
                         clock uncertainty           -0.130    11.567    
    SLICE_X54Y292        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.501    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_height_reg[8][5]
  -------------------------------------------------------------------
                         required time                         11.501    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_n_frames_reg[12][1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.080ns (1.608%)  route 4.895ns (98.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 11.558 - 10.000 ) 
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.294ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.264ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.735     1.943    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X16Y291        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y291        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.023 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6595, routed)        4.895     6.918    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X54Y292        FDCE                                         f  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_n_frames_reg[12][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.390    11.558    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X54Y292        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_n_frames_reg[12][1]/C
                         clock pessimism              0.139    11.697    
                         clock uncertainty           -0.130    11.567    
    SLICE_X54Y292        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.501    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_n_frames_reg[12][1]
  -------------------------------------------------------------------
                         required time                         11.501    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_n_frames_reg[8][1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.080ns (1.608%)  route 4.895ns (98.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 11.558 - 10.000 ) 
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.294ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.264ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.735     1.943    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X16Y291        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y291        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.023 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6595, routed)        4.895     6.918    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X54Y292        FDCE                                         f  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_n_frames_reg[8][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.390    11.558    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X54Y292        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_n_frames_reg[8][1]/C
                         clock pessimism              0.139    11.697    
                         clock uncertainty           -0.130    11.567    
    SLICE_X54Y292        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.501    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_n_frames_reg[8][1]
  -------------------------------------------------------------------
                         required time                         11.501    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_height_reg[16][5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.080ns (1.609%)  route 4.892ns (98.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 11.557 - 10.000 ) 
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.294ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.264ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.735     1.943    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X16Y291        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y291        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.023 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6595, routed)        4.892     6.915    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X54Y292        FDCE                                         f  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_height_reg[16][5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.389    11.557    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X54Y292        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_height_reg[16][5]/C
                         clock pessimism              0.139    11.696    
                         clock uncertainty           -0.130    11.566    
    SLICE_X54Y292        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    11.500    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_height_reg[16][5]
  -------------------------------------------------------------------
                         required time                         11.500    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_height_reg[18][5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.080ns (1.609%)  route 4.892ns (98.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 11.557 - 10.000 ) 
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.294ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.264ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.735     1.943    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X16Y291        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y291        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.023 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6595, routed)        4.892     6.915    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X54Y292        FDCE                                         f  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_height_reg[18][5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.389    11.557    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X54Y292        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_height_reg[18][5]/C
                         clock pessimism              0.139    11.696    
                         clock uncertainty           -0.130    11.566    
    SLICE_X54Y292        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.500    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_height_reg[18][5]
  -------------------------------------------------------------------
                         required time                         11.500    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_height_reg[11][5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 0.080ns (1.613%)  route 4.880ns (98.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.294ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.264ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.735     1.943    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X16Y291        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y291        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.023 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6595, routed)        4.880     6.903    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X55Y292        FDCE                                         f  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_height_reg[11][5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.383    11.551    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X55Y292        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_height_reg[11][5]/C
                         clock pessimism              0.139    11.690    
                         clock uncertainty           -0.130    11.560    
    SLICE_X55Y292        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.494    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_height_reg[11][5]
  -------------------------------------------------------------------
                         required time                         11.494    
                         arrival time                          -6.903    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_height_reg[12][5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 0.080ns (1.613%)  route 4.880ns (98.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.294ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.264ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.735     1.943    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X16Y291        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y291        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.023 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6595, routed)        4.880     6.903    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X55Y292        FDCE                                         f  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_height_reg[12][5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.383    11.551    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X55Y292        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_height_reg[12][5]/C
                         clock pessimism              0.139    11.690    
                         clock uncertainty           -0.130    11.560    
    SLICE_X55Y292        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.494    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_height_reg[12][5]
  -------------------------------------------------------------------
                         required time                         11.494    
                         arrival time                          -6.903    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_frame_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.080ns (1.692%)  route 4.649ns (98.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 11.560 - 10.000 ) 
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.294ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.264ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.735     1.943    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X16Y291        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y291        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.023 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6595, routed)        4.649     6.672    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/mem_state2
    SLICE_X50Y280        FDCE                                         f  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_frame_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.392    11.560    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/clk
    SLICE_X50Y280        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_frame_reg[3]/C
                         clock pessimism              0.139    11.699    
                         clock uncertainty           -0.130    11.569    
    SLICE_X50Y280        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.503    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_frame_reg[3]
  -------------------------------------------------------------------
                         required time                         11.503    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_frame_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.080ns (1.692%)  route 4.649ns (98.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 11.560 - 10.000 ) 
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.294ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.264ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.735     1.943    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X16Y291        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y291        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.023 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6595, routed)        4.649     6.672    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/mem_state2
    SLICE_X50Y280        FDCE                                         f  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_frame_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.392    11.560    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/clk
    SLICE_X50Y280        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_frame_reg[4]/C
                         clock pessimism              0.139    11.699    
                         clock uncertainty           -0.130    11.569    
    SLICE_X50Y280        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    11.503    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         11.503    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_x_orig_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.080ns (1.692%)  route 4.649ns (98.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 11.560 - 10.000 ) 
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.294ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.264ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.735     1.943    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X16Y291        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y291        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.023 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6595, routed)        4.649     6.672    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/mem_state2
    SLICE_X50Y280        FDCE                                         f  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_x_orig_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.392    11.560    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/clk
    SLICE_X50Y280        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_x_orig_reg[0]/C
                         clock pessimism              0.139    11.699    
                         clock uncertainty           -0.130    11.569    
    SLICE_X50Y280        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.503    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_x_orig_reg[0]
  -------------------------------------------------------------------
                         required time                         11.503    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                  4.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_pix_depth_reg[15][15]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.038ns (23.313%)  route 0.125ns (76.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      0.946ns (routing 0.159ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.179ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       0.946     1.085    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X25Y308        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y308        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.123 r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=8068, routed)        0.125     1.248    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X22Y312        FDCE                                         f  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_pix_depth_reg[15][15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.057     1.229    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X22Y312        FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_pix_depth_reg[15][15]/C
                         clock pessimism             -0.102     1.127    
    SLICE_X22Y312        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.107    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_pix_depth_reg[15][15]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_img_height_reg[1][5]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.038ns (20.430%)  route 0.148ns (79.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      0.946ns (routing 0.159ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.179ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       0.946     1.085    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X25Y308        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y308        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.123 r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=8068, routed)        0.148     1.271    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X22Y309        FDCE                                         f  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_img_height_reg[1][5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.071     1.243    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X22Y309        FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_img_height_reg[1][5]/C
                         clock pessimism             -0.102     1.141    
    SLICE_X22Y309        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.121    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_img_height_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_img_height_reg[2][5]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.038ns (20.430%)  route 0.148ns (79.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      0.946ns (routing 0.159ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.179ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       0.946     1.085    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X25Y308        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y308        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.123 r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=8068, routed)        0.148     1.271    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X22Y309        FDCE                                         f  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_img_height_reg[2][5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.071     1.243    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X22Y309        FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_img_height_reg[2][5]/C
                         clock pessimism             -0.102     1.141    
    SLICE_X22Y309        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.121    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_img_height_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig_reg[1][4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.038ns (20.430%)  route 0.148ns (79.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      0.946ns (routing 0.159ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.179ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       0.946     1.085    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X25Y308        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y308        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.123 r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=8068, routed)        0.148     1.271    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X22Y309        FDCE                                         f  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig_reg[1][4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.071     1.243    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X22Y309        FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig_reg[1][4]/C
                         clock pessimism             -0.102     1.141    
    SLICE_X22Y309        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.121    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig_reg[2][4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.038ns (20.430%)  route 0.148ns (79.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      0.946ns (routing 0.159ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.179ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       0.946     1.085    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X25Y308        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y308        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.123 r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=8068, routed)        0.148     1.271    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X22Y309        FDCE                                         f  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig_reg[2][4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       1.071     1.243    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X22Y309        FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig_reg[2][4]/C
                         clock pessimism             -0.102     1.141    
    SLICE_X22Y309        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.121    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[1][7]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.039ns (19.598%)  route 0.160ns (80.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.104ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.824ns (routing 0.159ns, distribution 0.665ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.179ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       0.824     0.963    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y230        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y230        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.002 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=8063, routed)        0.160     1.162    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X53Y230        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[1][7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       0.932     1.104    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X53Y230        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[1][7]/C
                         clock pessimism             -0.091     1.013    
    SLICE_X53Y230        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     0.993    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[2][7]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.039ns (19.598%)  route 0.160ns (80.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.104ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.824ns (routing 0.159ns, distribution 0.665ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.179ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       0.824     0.963    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y230        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y230        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.002 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=8063, routed)        0.160     1.162    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X53Y230        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[2][7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       0.932     1.104    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X53Y230        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[2][7]/C
                         clock pessimism             -0.091     1.013    
    SLICE_X53Y230        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     0.993    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_n_steps_reg[14][1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.039ns (19.697%)  route 0.159ns (80.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.103ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.824ns (routing 0.159ns, distribution 0.665ns)
  Clock Net Delay (Destination): 0.931ns (routing 0.179ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       0.824     0.963    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y230        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y230        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.002 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=8063, routed)        0.159     1.161    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X53Y230        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_n_steps_reg[14][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       0.931     1.103    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X53Y230        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_n_steps_reg[14][1]/C
                         clock pessimism             -0.091     1.012    
    SLICE_X53Y230        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     0.992    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_n_steps_reg[14][1]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_n_steps_reg[15][1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.039ns (19.697%)  route 0.159ns (80.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.103ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.824ns (routing 0.159ns, distribution 0.665ns)
  Clock Net Delay (Destination): 0.931ns (routing 0.179ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       0.824     0.963    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y230        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y230        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.002 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=8063, routed)        0.159     1.161    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X53Y230        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_n_steps_reg[15][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       0.931     1.103    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X53Y230        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_n_steps_reg[15][1]/C
                         clock pessimism             -0.091     1.012    
    SLICE_X53Y230        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     0.992    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_n_steps_reg[15][1]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_y_orig_reg[14][1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.039ns (19.697%)  route 0.159ns (80.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.103ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.824ns (routing 0.159ns, distribution 0.665ns)
  Clock Net Delay (Destination): 0.931ns (routing 0.179ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       0.824     0.963    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y230        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y230        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.002 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=8063, routed)        0.159     1.161    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X53Y230        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_y_orig_reg[14][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=76974, routed)       0.931     1.103    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X53Y230        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_y_orig_reg[14][1]/C
                         clock pessimism             -0.091     1.012    
    SLICE_X53Y230        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     0.992    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_y_orig_reg[14][1]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.169    





