0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_ExeReg_0_0/sim/design_1_ExeReg_0_0.v,1745236098,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v,,design_1_ExeReg_0_0,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_Exe_0_0/sim/design_1_Exe_0_0.v,1747654358,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_ExeReg_0_0/sim/design_1_ExeReg_0_0.v,,design_1_Exe_0_0,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_IDReg_0_0/sim/design_1_IDReg_0_0.v,1747653639,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/sim/design_1.v,,design_1_IDReg_0_0,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_ID_0_0/sim/design_1_ID_0_0.v,1746445346,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_Exe_0_0/sim/design_1_Exe_0_0.v,,design_1_ID_0_0,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_IF_1_1/sim/design_1_IF_1_1.v,1745236098,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_IDReg_0_0/sim/design_1_IDReg_0_0.v,,design_1_IF_1_1,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_IF_Stage_Reg_0_0/sim/design_1_IF_Stage_Reg_0_0.v,1745236098,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_IF_1_1/sim/design_1_IF_1_1.v,,design_1_IF_Stage_Reg_0_0,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_MEMReg_0_0/sim/design_1_MEMReg_0_0.v,1745838672,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_WbStage_0_0/sim/design_1_WbStage_0_0.v,,design_1_MEMReg_0_0,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_StatusReg_0_0/sim/design_1_StatusReg_0_0.v,1746438281,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_1_0/sim/design_1_dist_mem_gen_1_0.v,,design_1_StatusReg_0_0,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_WbStage_0_0/sim/design_1_WbStage_0_0.v,1745838672,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_hazard_detection_unit_0_0/sim/design_1_hazard_detection_unit_0_0.v,,design_1_WbStage_0_0,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v,1745838671,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_StatusReg_0_0/sim/design_1_StatusReg_0_0.v,,design_1_dist_mem_gen_0_0,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_1_0/sim/design_1_dist_mem_gen_1_0.v,1745838672,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_MEMReg_0_0/sim/design_1_MEMReg_0_0.v,,design_1_dist_mem_gen_1_0,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_forwarding_unit_0_0/sim/design_1_forwarding_unit_0_0.v,1748253534,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1_forwarding_unit_0_0,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_hazard_detection_unit_0_0/sim/design_1_hazard_detection_unit_0_0.v,1747655936,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v,,design_1_hazard_detection_unit_0_0,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v,1746445347,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_forwarding_unit_0_0/sim/design_1_forwarding_unit_0_0.v,,design_1_ila_0_0,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/sim/design_1.v,1748254046,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_ID_0_0/sim/design_1_ID_0_0.v,,design_1,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sim_1/new/testbench_IFstage.v,1745839067,verilog,,,,testbench_IFstage,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1748254046,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sim_1/new/testbench_IFstage.v,,design_1_wrapper,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/new/Adder.v,1741599625,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/Mux.v,,Adder,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/new/IF.v,1741607716,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/IDReg.v,,IF,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/new/IF_Stage_Reg.v,1741003026,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/new/Adder.v,,IF_Stage_Reg,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/new/PC_reg.v,1741607895,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/new/IF.v,,PC_reg,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/ALU.v,1746444203,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/Mux4to1.v,,ALU,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/ConditionCheck.v,1745850460,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/ControlUnit.v,,ConditionCheck,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/ControlUnit.v,1745846218,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/RegisterFile.v,,ControlUnit,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/Exe.v,1747052450,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/ExeReg.v,,Exe,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/ExeReg.v,1744631631,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/StatusReg.v,,ExeReg,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/ID.v,1746445125,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/ALU.v,,ID,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/IDReg.v,1747047316,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/ConditionCheck.v,,IDReg,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/Mux.v,1744453855,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.srcs/sources_1/new/PC_reg.v,,Mux,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/Mux4to1.v,1747048259,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/val2gen.v,,Mux4to1,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/RegisterFile.v,1746445071,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/ID.v,,RegisterFile,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/StatusReg.v,1746438138,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/MEMReg.v,,StatusReg,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/forwarding_unit.v,1748253517,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/ARM_project/ARM_project.ip_user_files/bd/design_1/ip/design_1_IF_Stage_Reg_0_0/sim/design_1_IF_Stage_Reg_0_0.v,,forwarding_unit,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/hazard_detection_unit.v,1747655916,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/forwarding_unit.v,,hazard_detection_unit,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/val2gen.v,1745230697,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/Exe.v,,Val2Generate,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/MEMReg.v,1745777670,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/WbStage.v,,MEMReg,,,,,,,,
C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/WbStage.v,1745778340,verilog,,C:/Users/Amin/Documents/Computer_Arch_Lab/ARM/VScode_files/ID/hazard_detection_unit.v,,WbStage,,,,,,,,
