
AVRASM ver. 2.1.30  E:\GitHub\GPS\GPS\Debug\List\GPS.asm Tue Apr 28 22:44:59 2020

E:\GitHub\GPS\GPS\Debug\List\GPS.asm(1088): warning: Register r5 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 8,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _rx_counter=R5
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 003c 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 012a 	JMP  _usart_rx_isr
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G100:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G100:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
000033 0000      	.DW  0x0000
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
E:\GitHub\GPS\GPS\Debug\List\GPS.asm(1131): warning: .cseg .db misalignment - padding zero byte
000034 0000      	.DB  0x0
                 
                 
                 __GLOBAL_INI_TBL:
000035 0001      	.DW  0x01
000036 0002      	.DW  0x02
000037 0066      	.DW  __REG_BIT_VARS*2
                 
000038 0001      	.DW  0x01
000039 0005      	.DW  0x05
00003a 0068      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
00003b 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00003c 94f8      	CLI
00003d 27ee      	CLR  R30
00003e bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00003f e0f1      	LDI  R31,1
000040 bffb      	OUT  GICR,R31
000041 bfeb      	OUT  GICR,R30
000042 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000043 e08d      	LDI  R24,(14-2)+1
000044 e0a2      	LDI  R26,2
000045 27bb      	CLR  R27
                 __CLEAR_REG:
000046 93ed      	ST   X+,R30
000047 958a      	DEC  R24
000048 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000049 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00004a e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00004b e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00004c 93ed      	ST   X+,R30
00004d 9701      	SBIW R24,1
00004e f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00004f e6ea      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000050 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000051 9185      	LPM  R24,Z+
000052 9195      	LPM  R25,Z+
000053 9700      	SBIW R24,0
000054 f061      	BREQ __GLOBAL_INI_END
000055 91a5      	LPM  R26,Z+
000056 91b5      	LPM  R27,Z+
000057 9005      	LPM  R0,Z+
000058 9015      	LPM  R1,Z+
000059 01bf      	MOVW R22,R30
00005a 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00005b 9005      	LPM  R0,Z+
00005c 920d      	ST   X+,R0
00005d 9701      	SBIW R24,1
00005e f7e1      	BRNE __GLOBAL_INI_LOOP
00005f 01fb      	MOVW R30,R22
000060 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000061 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000062 bfed      	OUT  SPL,R30
000063 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000064 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000065 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000066 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000067 940c 00c5 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;#include "ports.h"
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include "init_perif.h"
                 ;#include "uart_spi.h"
                 ;#include "delay.h"
                 ;#include "stdint.h"
                 ;//#include "twi.h"
                 ;//#include <i2c.h>
                 ;
                 ;// DS1307 Real Time Clock functions
                 ;#include <ds1307.h>
                 ;
                 ;// uint8_t twi_status_register;
                 ;//	uint8_t i2cstart(uint8_t address);
                 ;//	uint8_t i2cwrite(uint8_t data);
                 ;//	void i2cstop(void);
                 ;//uint8_t i2cstart(uint8_t address)
                 ;//{
                 ;//    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
                 ;//    while(!(TWCR & (1<<TWINT)))
                 ;//        ;
                 ;//
                 ;//    twi_status_register = TW_STATUS & 0xF8;
                 ;//    if ((twi_status_register != TW_START) && (twi_status_register != TW_REP_START))
                 ;//    {
                 ;//        return 1;
                 ;//    }
                 ;//
                 ;//    TWDR = address;
                 ;//    TWCR = (1<<TWINT) | (1<<TWEN);
                 ;//
                 ;//    while(!(TWCR & (1<<TWINT)))
                 ;//        ;
                 ;//
                 ;//    twi_status_register = TW_STATUS & 0xF8;
                 ;//    if ((twi_status_register != TW_MT_SLA_ACK) && (twi_status_register != TW_MR_SLA_ACK))
                 ;//    {
                 ;//        return 1;
                 ;//    }
                 ;//    return 0;
                 ;//}
                 ;//
                 ;//uint8_t i2cwrite(uint8_t data)
                 ;//{
                 ;//    TWDR = data;
                 ;//    TWCR = (1<<TWINT) | (1<<TWEN);
                 ;//
                 ;//    while(!(TWCR & (1<<TWINT)));
                 ;//
                 ;//    twi_status_register = TW_STATUS & 0xF8;
                 ;//    if (twi_status_register != TW_MT_DATA_ACK)
                 ;//    {
                 ;//        return 1;
                 ;//    }
                 ;//    else
                 ;//    {
                 ;//        return 0;
                 ;//    }
                 ;//}
                 ;//
                 ;//void i2cstop(void)
                 ;//{
                 ;//	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
                 ;//	while(TWCR & (1<<TWSTO));
                 ;//}
                 ;
                 ;void InitLed()
                 ; 0000 0043 {
                 
                 	.CSEG
                 _InitLed:
                 ; .FSTART _InitLed
                 ; 0000 0044     int i = 0;
                 ; 0000 0045     while(i < 4)
000069 931a      	ST   -Y,R17
00006a 930a      	ST   -Y,R16
                 ;	i -> R16,R17
                +
00006b e000     +LDI R16 , LOW ( 0 )
00006c e010     +LDI R17 , HIGH ( 0 )
                 	__GETWRN 16,17,0
                 _0x3:
                +
00006d 3004     +CPI R16 , LOW ( 4 )
00006e e0e0     +LDI R30 , HIGH ( 4 )
00006f 071e     +CPC R17 , R30
                 	__CPWRN 16,17,4
000070 f5ac      	BRGE _0x5
                 ; 0000 0046     {
                 ; 0000 0047         // инициализация дисплея
                 ; 0000 0048         PORTB &= ~(1<<PORTB4);
000071 98c4      	CBI  0x18,4
                 ; 0000 0049         SPDR = 0x0F;
000072 e0ef      	LDI  R30,LOW(15)
000073 b9ef      	OUT  0xF,R30
                 ; 0000 004A         while(!(SPSR & (1<<SPIF)));
                 _0x6:
000074 9b77      	SBIS 0xE,7
000075 cffe      	RJMP _0x6
                 ; 0000 004B         //PORTB |= (1<<PORTB4); //высокий уровень
                 ; 0000 004C         //_delay_ms(50);
                 ; 0000 004D 
                 ; 0000 004E         //PORTB &= ~(1<<PORTB4); //низкий уровень
                 ; 0000 004F         SPDR = 0x00;
000076 e0e0      	LDI  R30,LOW(0)
000077 b9ef      	OUT  0xF,R30
                 ; 0000 0050         while(!(SPSR & (1<<SPIF)));
                 _0x9:
000078 9b77      	SBIS 0xE,7
000079 cffe      	RJMP _0x9
                 ; 0000 0051         PORTB |= (1<<PORTB4);
00007a 9ac4      	SBI  0x18,4
                 ; 0000 0052 
                 ; 0000 0053 
                 ; 0000 0054         PORTB &= ~(1<<PORTB4);
00007b 98c4      	CBI  0x18,4
                 ; 0000 0055         SPDR = 0x0C;
00007c e0ec      	LDI  R30,LOW(12)
00007d b9ef      	OUT  0xF,R30
                 ; 0000 0056         while(!(SPSR & (1<<SPIF)));
                 _0xC:
00007e 9b77      	SBIS 0xE,7
00007f cffe      	RJMP _0xC
                 ; 0000 0057         //PORTB |= (1<<PORTB4); //высокий уровень
                 ; 0000 0058         //_delay_ms(50);
                 ; 0000 0059 
                 ; 0000 005A         //PORTB &= ~(1<<PORTB4); //низкий уровень
                 ; 0000 005B         SPDR = 0x01;
000080 e0e1      	LDI  R30,LOW(1)
000081 b9ef      	OUT  0xF,R30
                 ; 0000 005C         while(!(SPSR & (1<<SPIF)));
                 _0xF:
000082 9b77      	SBIS 0xE,7
000083 cffe      	RJMP _0xF
                 ; 0000 005D         PORTB |= (1<<PORTB4);
000084 9ac4      	SBI  0x18,4
                 ; 0000 005E 
                 ; 0000 005F 
                 ; 0000 0060         PORTB &= ~(1<<PORTB4);
000085 98c4      	CBI  0x18,4
                 ; 0000 0061         SPDR = 0x0A;
000086 e0ea      	LDI  R30,LOW(10)
000087 b9ef      	OUT  0xF,R30
                 ; 0000 0062         while(!(SPSR & (1<<SPIF)));
                 _0x12:
000088 9b77      	SBIS 0xE,7
000089 cffe      	RJMP _0x12
                 ; 0000 0063         //PORTB |= (1<<PORTB4); //высокий уровень
                 ; 0000 0064         //_delay_ms(50);
                 ; 0000 0065 
                 ; 0000 0066         //PORTB &= ~(1<<PORTB4); //низкий уровень
                 ; 0000 0067         SPDR = 0x0F;
00008a e0ef      	LDI  R30,LOW(15)
00008b b9ef      	OUT  0xF,R30
                 ; 0000 0068         while(!(SPSR & (1<<SPIF)));
                 _0x15:
00008c 9b77      	SBIS 0xE,7
00008d cffe      	RJMP _0x15
                 ; 0000 0069         PORTB |= (1<<PORTB4);
00008e 9ac4      	SBI  0x18,4
                 ; 0000 006A 
                 ; 0000 006B 
                 ; 0000 006C         PORTB &= ~(1<<PORTB4);
00008f 98c4      	CBI  0x18,4
                 ; 0000 006D         SPDR = 0x0B;
000090 e0eb      	LDI  R30,LOW(11)
000091 b9ef      	OUT  0xF,R30
                 ; 0000 006E         while(!(SPSR & (1<<SPIF)));
                 _0x18:
000092 9b77      	SBIS 0xE,7
000093 cffe      	RJMP _0x18
                 ; 0000 006F         //PORTB |= (1<<PORTB4); //высокий уровень
                 ; 0000 0070         //_delay_ms(50);
                 ; 0000 0071 
                 ; 0000 0072         //PORTB &= ~(1<<PORTB4); //низкий уровень
                 ; 0000 0073         SPDR = 0x07;
000094 e0e7      	LDI  R30,LOW(7)
000095 b9ef      	OUT  0xF,R30
                 ; 0000 0074         while(!(SPSR & (1<<SPIF)));
                 _0x1B:
000096 9b77      	SBIS 0xE,7
000097 cffe      	RJMP _0x1B
                 ; 0000 0075         PORTB |= (1<<PORTB4);
000098 9ac4      	SBI  0x18,4
                 ; 0000 0076 
                 ; 0000 0077 
                 ; 0000 0078         PORTB &= ~(1<<PORTB4);
000099 98c4      	CBI  0x18,4
                 ; 0000 0079         SPDR = 0x09;
00009a e0e9      	LDI  R30,LOW(9)
00009b b9ef      	OUT  0xF,R30
                 ; 0000 007A         while(!(SPSR & (1<<SPIF)));
                 _0x1E:
00009c 9b77      	SBIS 0xE,7
00009d cffe      	RJMP _0x1E
                 ; 0000 007B         //PORTB |= (1<<PORTB4); //высокий уровень
                 ; 0000 007C         //_delay_ms(50);
                 ; 0000 007D 
                 ; 0000 007E         //PORTB &= ~(1<<PORTB4); //низкий уровень
                 ; 0000 007F 		SPDR = 0x00;
00009e e0e0      	LDI  R30,LOW(0)
00009f b9ef      	OUT  0xF,R30
                 ; 0000 0080 		while(!(SPSR & (1<<SPIF)));
                 _0x21:
0000a0 9b77      	SBIS 0xE,7
0000a1 cffe      	RJMP _0x21
                 ; 0000 0081 		PORTB |= (1<<PORTB4);
0000a2 9ac4      	SBI  0x18,4
                 ; 0000 0082 
                 ; 0000 0083         i++;
                +
0000a3 5f0f     +SUBI R16 , LOW ( - 1 )
0000a4 4f1f     +SBCI R17 , HIGH ( - 1 )
                 	__ADDWRN 16,17,1
                 ; 0000 0084 	}
0000a5 cfc7      	RJMP _0x3
                 _0x5:
                 ; 0000 0085 }
0000a6 9109      	LD   R16,Y+
0000a7 9119      	LD   R17,Y+
0000a8 9508      	RET
                 ; .FEND
                 ;
                 ;// Declare your global variables here
                 ;void SPI_WriteStartByte(char data)
                 ; 0000 0089 {
                 _SPI_WriteStartByte:
                 ; .FSTART _SPI_WriteStartByte
                 ; 0000 008A    PORTB &= ~(1<<PORTB4);
0000a9 93aa      	ST   -Y,R26
                 ;	data -> Y+0
0000aa 98c4      	CBI  0x18,4
                 ; 0000 008B    SPDR = data;
0000ab 81e8      	LD   R30,Y
0000ac b9ef      	OUT  0xF,R30
                 ; 0000 008C    while(!(SPSR & (1<<SPIF)));
                 _0x24:
0000ad 9b77      	SBIS 0xE,7
0000ae cffe      	RJMP _0x24
                 ; 0000 008D }
0000af c006      	RJMP _0x20A0001
                 ; .FEND
                 ;
                 ;void SPI_WriteEndByte(char data)
                 ; 0000 0090 {
                 _SPI_WriteEndByte:
                 ; .FSTART _SPI_WriteEndByte
                 ; 0000 0091    SPDR = data;
0000b0 93aa      	ST   -Y,R26
                 ;	data -> Y+0
0000b1 81e8      	LD   R30,Y
0000b2 b9ef      	OUT  0xF,R30
                 ; 0000 0092    while(!(SPSR & (1<<SPIF)));
                 _0x27:
0000b3 9b77      	SBIS 0xE,7
0000b4 cffe      	RJMP _0x27
                 ; 0000 0093    PORTB |= (1<<PORTB4);
0000b5 9ac4      	SBI  0x18,4
                 ; 0000 0094 }
                 _0x20A0001:
0000b6 9621      	ADIW R28,1
0000b7 9508      	RET
                 ; .FEND
                 ;
                 ;void SendLed(char adr, char data)
                 ; 0000 0097 {
                 _SendLed:
                 ; .FSTART _SendLed
                 ; 0000 0098     char a, b;
                 ; 0000 0099     a = adr;
0000b8 93aa      	ST   -Y,R26
0000b9 931a      	ST   -Y,R17
0000ba 930a      	ST   -Y,R16
                 ;	adr -> Y+3
                 ;	data -> Y+2
                 ;	a -> R17
                 ;	b -> R16
0000bb 811b      	LDD  R17,Y+3
                 ; 0000 009A     b = data;
0000bc 810a      	LDD  R16,Y+2
                 ; 0000 009B 
                 ; 0000 009C     SPI_WriteStartByte(adr);
0000bd 81ab      	LDD  R26,Y+3
0000be dfea      	RCALL _SPI_WriteStartByte
                 ; 0000 009D     //delay_ms(10);
                 ; 0000 009E     SPI_WriteEndByte(data);
0000bf 81aa      	LDD  R26,Y+2
0000c0 dfef      	RCALL _SPI_WriteEndByte
                 ; 0000 009F     //delay_ms(10);
                 ; 0000 00A0 }
0000c1 8119      	LDD  R17,Y+1
0000c2 8108      	LDD  R16,Y+0
0000c3 9624      	ADIW R28,4
0000c4 9508      	RET
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 00A3 {
                 _main:
                 ; .FSTART _main
                 ; 0000 00A4 
                 ; 0000 00A5     int i = 0;// Declare your local variables here
                 ; 0000 00A6     char j = 0;
                 ; 0000 00A7     init_ports();
                 ;	i -> R16,R17
                 ;	j -> R19
                +
0000c5 e000     +LDI R16 , LOW ( 0 )
0000c6 e010     +LDI R17 , HIGH ( 0 )
                 	__GETWRN 16,17,0
0000c7 e030      	LDI  R19,0
0000c8 940e 011d 	CALL _init_ports
                 ; 0000 00A8     init_periferal();
0000ca d025      	RCALL _init_periferal
                 ; 0000 00A9     //
                 ; 0000 00AA     // Global enable interrupts
                 ; 0000 00AB     #asm("sei")
0000cb 9478      	sei
                 ; 0000 00AC     InitLed();
0000cc df9c      	RCALL _InitLed
                 ; 0000 00AD     TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000cd e0e0      	LDI  R30,LOW(0)
0000ce bfe6      	OUT  0x36,R30
                 ; 0000 00AE 
                 ; 0000 00AF         // Bit-Banged I2C Bus initialization
                 ; 0000 00B0     // I2C Port: PORTC
                 ; 0000 00B1     // I2C SDA bit: 1
                 ; 0000 00B2     // I2C SCL bit: 0
                 ; 0000 00B3     // Bit Rate: 100 kHz
                 ; 0000 00B4     // Note: I2C settings are specified in the
                 ; 0000 00B5     // Project|Configure|C Compiler|Libraries|I2C menu.
                 ; 0000 00B6     i2c_init();
0000cf 940e 016e 	CALL _i2c_init
                 ; 0000 00B7 
                 ; 0000 00B8     // DS1307 Real Time Clock initialization
                 ; 0000 00B9     // Square wave output on pin SQW/OUT: Off
                 ; 0000 00BA     // SQW/OUT pin state: 0
                 ; 0000 00BB     rtc_init(0,0,0);
0000d1 e0e0      	LDI  R30,LOW(0)
0000d2 93ea      	ST   -Y,R30
0000d3 93ea      	ST   -Y,R30
0000d4 e0a0      	LDI  R26,LOW(0)
0000d5 940e 014f 	CALL _rtc_init
                 ; 0000 00BC     while(i <= 4)
                 _0x2A:
                +
0000d7 3005     +CPI R16 , LOW ( 5 )
0000d8 e0e0     +LDI R30 , HIGH ( 5 )
0000d9 071e     +CPC R17 , R30
                 	__CPWRN 16,17,5
0000da f45c      	BRGE _0x2C
                 ; 0000 00BD     {
                 ; 0000 00BE         for(j = 0; j <= 8; j++)
0000db e030      	LDI  R19,LOW(0)
                 _0x2E:
0000dc 3039      	CPI  R19,9
0000dd f428      	BRSH _0x2F
                 ; 0000 00BF         {
                 ; 0000 00C0             SendLed(j,0);
0000de 933a      	ST   -Y,R19
0000df e0a0      	LDI  R26,LOW(0)
0000e0 dfd7      	RCALL _SendLed
                 ; 0000 00C1         }
0000e1 5f3f      	SUBI R19,-1
0000e2 cff9      	RJMP _0x2E
                 _0x2F:
                 ; 0000 00C2 //        SendLed(1,0);
                 ; 0000 00C3 //        SendLed(2,0);
                 ; 0000 00C4 //        SendLed(3,0);
                 ; 0000 00C5 //        SendLed(4,0);
                 ; 0000 00C6 //        SendLed(5,0);
                 ; 0000 00C7 //        SendLed(6,0);
                 ; 0000 00C8 //        SendLed(7,0);
                 ; 0000 00C9 //        SendLed(8,0);
                 ; 0000 00CA         i++;
                +
0000e3 5f0f     +SUBI R16 , LOW ( - 1 )
0000e4 4f1f     +SBCI R17 , HIGH ( - 1 )
                 	__ADDWRN 16,17,1
                 ; 0000 00CB         //delay_ms(10);
                 ; 0000 00CC     }
0000e5 cff1      	RJMP _0x2A
                 _0x2C:
                 ; 0000 00CD 
                 ; 0000 00CE     SendLed(0, 1);
0000e6 e0e0      	LDI  R30,LOW(0)
0000e7 93ea      	ST   -Y,R30
0000e8 e0a1      	LDI  R26,LOW(1)
0000e9 dfce      	RCALL _SendLed
                 ; 0000 00CF     SendLed(5, 7);
0000ea e0e5      	LDI  R30,LOW(5)
0000eb 93ea      	ST   -Y,R30
0000ec e0a7      	LDI  R26,LOW(7)
0000ed dfca      	RCALL _SendLed
                 ; 0000 00D0 //    delay_ms(1);
                 ; 0000 00D1 //    SendLed(1,2);
                 ; 0000 00D2 //    delay_ms(1);
                 ; 0000 00D3 //    SendLed(1,3);
                 ; 0000 00D4 //    delay_ms(1);
                 ; 0000 00D5 //    SendLed(1,4);
                 ; 0000 00D6 //    delay_ms(1);
                 ; 0000 00D7 //    SendLed(1,5);
                 ; 0000 00D8 //    delay_ms(1);
                 ; 0000 00D9 //    SendLed(2,255);
                 ; 0000 00DA 
                 ; 0000 00DB     while (1)
                 _0x30:
                 ; 0000 00DC     {
                 ; 0000 00DD 
                 ; 0000 00DE     }
0000ee cfff      	RJMP _0x30
                 ; 0000 00DF }
                 _0x33:
0000ef cfff      	RJMP _0x33
                 ; .FEND
                 ;#include "init_perif.h"
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;
                 ;
                 ;
                 ;void init_periferal()
                 ; 0001 0006 {
                 
                 	.CSEG
                 _init_periferal:
                 ; .FSTART _init_periferal
                 ; 0001 0007     // Timer/Counter 0 initialization
                 ; 0001 0008     // Clock source: System Clock
                 ; 0001 0009     // Clock value: Timer 0 Stopped
                 ; 0001 000A     // Mode: Normal top=0xFF
                 ; 0001 000B     // OC0 output: Disconnected
                 ; 0001 000C     TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000f0 e0e0      	LDI  R30,LOW(0)
0000f1 bfe3      	OUT  0x33,R30
                 ; 0001 000D     TCNT0=0x00;
0000f2 bfe2      	OUT  0x32,R30
                 ; 0001 000E     OCR0=0x00;
0000f3 bfec      	OUT  0x3C,R30
                 ; 0001 000F 
                 ; 0001 0010     // Timer/Counter 1 initialization
                 ; 0001 0011     // Clock source: System Clock
                 ; 0001 0012     // Clock value: Timer1 Stopped
                 ; 0001 0013     // Mode: Normal top=0xFFFF
                 ; 0001 0014     // OC1A output: Disconnected
                 ; 0001 0015     // OC1B output: Disconnected
                 ; 0001 0016     // Noise Canceler: Off
                 ; 0001 0017     // Input Capture on Falling Edge
                 ; 0001 0018     // Timer1 Overflow Interrupt: Off
                 ; 0001 0019     // Input Capture Interrupt: Off
                 ; 0001 001A     // Compare A Match Interrupt: Off
                 ; 0001 001B     // Compare B Match Interrupt: Off
                 ; 0001 001C     TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
0000f4 bdef      	OUT  0x2F,R30
                 ; 0001 001D     TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000f5 bdee      	OUT  0x2E,R30
                 ; 0001 001E     TCNT1H=0x00;
0000f6 bded      	OUT  0x2D,R30
                 ; 0001 001F     TCNT1L=0x00;
0000f7 bdec      	OUT  0x2C,R30
                 ; 0001 0020     ICR1H=0x00;
0000f8 bde7      	OUT  0x27,R30
                 ; 0001 0021     ICR1L=0x00;
0000f9 bde6      	OUT  0x26,R30
                 ; 0001 0022     OCR1AH=0x00;
0000fa bdeb      	OUT  0x2B,R30
                 ; 0001 0023     OCR1AL=0x00;
0000fb bdea      	OUT  0x2A,R30
                 ; 0001 0024     OCR1BH=0x00;
0000fc bde9      	OUT  0x29,R30
                 ; 0001 0025     OCR1BL=0x00;
0000fd bde8      	OUT  0x28,R30
                 ; 0001 0026 
                 ; 0001 0027     // Timer/Counter 2 initialization
                 ; 0001 0028     // Clock source: System Clock
                 ; 0001 0029     // Clock value: Timer2 Stopped
                 ; 0001 002A     // Mode: Normal top=0xFF
                 ; 0001 002B     // OC2 output: Disconnected
                 ; 0001 002C     ASSR=0<<AS2;
0000fe bde2      	OUT  0x22,R30
                 ; 0001 002D     TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000ff bde5      	OUT  0x25,R30
                 ; 0001 002E     TCNT2=0x00;
000100 bde4      	OUT  0x24,R30
                 ; 0001 002F     OCR2=0x00;
000101 bde3      	OUT  0x23,R30
                 ; 0001 0030 
                 ; 0001 0031     // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0001 0032     TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
000102 bfe9      	OUT  0x39,R30
                 ; 0001 0033 
                 ; 0001 0034     // External Interrupt(s) initialization
                 ; 0001 0035     // INT0: On
                 ; 0001 0036     // INT0 Mode: Low level
                 ; 0001 0037     // INT1: On
                 ; 0001 0038     // INT1 Mode: Low level
                 ; 0001 0039     // INT2: Off
                 ; 0001 003A     GICR|=(0<<INT1) | (0<<INT0) | (0<<INT2);
000103 b7eb      	IN   R30,0x3B
000104 bfeb      	OUT  0x3B,R30
                 ; 0001 003B     MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
000105 e0e0      	LDI  R30,LOW(0)
000106 bfe5      	OUT  0x35,R30
                 ; 0001 003C     MCUCSR=(0<<ISC2);
000107 bfe4      	OUT  0x34,R30
                 ; 0001 003D     GIFR=(0<<INTF1) | (0<<INTF0) | (0<<INTF2);
000108 bfea      	OUT  0x3A,R30
                 ; 0001 003E 
                 ; 0001 003F     // USART initialization
                 ; 0001 0040     // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0001 0041     // USART Receiver: On
                 ; 0001 0042     // USART Transmitter: Off
                 ; 0001 0043     // USART Mode: Asynchronous
                 ; 0001 0044     // USART Baud Rate: 9600
                 ; 0001 0045    UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
000109 b9eb      	OUT  0xB,R30
                 ; 0001 0046     UCSRB=(1<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
00010a e9e0      	LDI  R30,LOW(144)
00010b b9ea      	OUT  0xA,R30
                 ; 0001 0047     UCSRC=(1<<URSEL) | (0<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
00010c e8e6      	LDI  R30,LOW(134)
00010d bde0      	OUT  0x20,R30
                 ; 0001 0048     UBRRH=0x00;
00010e e0e0      	LDI  R30,LOW(0)
00010f bde0      	OUT  0x20,R30
                 ; 0001 0049     UBRRL=0x33;
000110 e3e3      	LDI  R30,LOW(51)
000111 b9e9      	OUT  0x9,R30
                 ; 0001 004A 
                 ; 0001 004B //    UBRRH = (unsigned char)(MYUBRR>>8);
                 ; 0001 004C //    UBRRL = (unsigned char)(MYUBRR);
                 ; 0001 004D //    UCSRA = 0;
                 ; 0001 004E //    /* Enable receiver and transmitter */
                 ; 0001 004F //    UCSRB = (1<<RXEN)|(1<<TXEN)|(1<<RXCIE);
                 ; 0001 0050 //    /* Set frame format: 8data, 2stop bit */
                 ; 0001 0051 //    UCSRC = (1<<URSEL)|(1<<USBS)|(3<<UCSZ0);
                 ; 0001 0052 
                 ; 0001 0053     // Analog Comparator initialization
                 ; 0001 0054     // Analog Comparator: Off
                 ; 0001 0055     // The Analog Comparator's positive input is
                 ; 0001 0056     // connected to the AIN0 pin
                 ; 0001 0057     // The Analog Comparator's negative input is
                 ; 0001 0058     // connected to the AIN1 pin
                 ; 0001 0059     ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000112 e8e0      	LDI  R30,LOW(128)
000113 b9e8      	OUT  0x8,R30
                 ; 0001 005A     SFIOR=(0<<ACME);
000114 e0e0      	LDI  R30,LOW(0)
000115 bfe0      	OUT  0x30,R30
                 ; 0001 005B 
                 ; 0001 005C     // ADC initialization
                 ; 0001 005D     // ADC disabled
                 ; 0001 005E     ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
000116 b9e6      	OUT  0x6,R30
                 ; 0001 005F 
                 ; 0001 0060     // SPI initialization
                 ; 0001 0061     // SPI Type: Master
                 ; 0001 0062     // SPI Clock Rate: 2000,000 kHz
                 ; 0001 0063     // SPI Clock Phase: Cycle Start
                 ; 0001 0064     // SPI Clock Polarity: Low
                 ; 0001 0065     // SPI Data Order: MSB First
                 ; 0001 0066     SPCR=(0<<SPIE) | (1<<SPE) | (0<<DORD) | (1<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000117 e5e0      	LDI  R30,LOW(80)
000118 b9ed      	OUT  0xD,R30
                 ; 0001 0067     SPSR=(0<<SPI2X);
000119 e0e0      	LDI  R30,LOW(0)
00011a b9ee      	OUT  0xE,R30
                 ; 0001 0068 
                 ; 0001 0069     // TWI initialization
                 ; 0001 006A     // TWI disabled
                 ; 0001 006B     TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
00011b bfe6      	OUT  0x36,R30
                 ; 0001 006C }
00011c 9508      	RET
                 ; .FEND
                 ;
                 ;//  Получение байта
                 ;#include "ports.h"
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;
                 ;void init_ports()
                 ; 0002 0004 {
                 
                 	.CSEG
                 _init_ports:
                 ; .FSTART _init_ports
                 ; 0002 0005     // Input/Output Ports initialization
                 ; 0002 0006     // Port A initialization
                 ; 0002 0007     // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0002 0008     DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
00011d e0e0      	LDI  R30,LOW(0)
00011e bbea      	OUT  0x1A,R30
                 ; 0002 0009     // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0002 000A     PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
00011f bbeb      	OUT  0x1B,R30
                 ; 0002 000B 
                 ; 0002 000C     // Port B initialization
                 ; 0002 000D     // Function: Bit7=Out Bit6=In Bit5=Out Bit4=Out Bit3=In Bit2=In Bit1=In Bit0=Out
                 ; 0002 000E     DDRB=(1<<DDB7) | (0<<DDB6) | (1<<DDB5) | (1<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (1<<DDB0);
000120 ebe1      	LDI  R30,LOW(177)
000121 bbe7      	OUT  0x17,R30
                 ; 0002 000F     // State: Bit7=0 Bit6=T Bit5=0 Bit4=0 Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0002 0010     PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (1<<PORTB0);
000122 e0e1      	LDI  R30,LOW(1)
000123 bbe8      	OUT  0x18,R30
                 ; 0002 0011 
                 ; 0002 0012     // Port C initialization
                 ; 0002 0013     // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0002 0014     DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
000124 e0e0      	LDI  R30,LOW(0)
000125 bbe4      	OUT  0x14,R30
                 ; 0002 0015     // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0002 0016     PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
000126 bbe5      	OUT  0x15,R30
                 ; 0002 0017 
                 ; 0002 0018     // Port D initialization
                 ; 0002 0019     // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0002 001A     DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
000127 bbe1      	OUT  0x11,R30
                 ; 0002 001B     // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0002 001C     PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000128 bbe2      	OUT  0x12,R30
                 ; 0002 001D 
                 ; 0002 001E }
000129 9508      	RET
                 ; .FEND
                 ;#include "uart_spi.h"
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;//#include "init_perif.h"
                 ;
                 ;char rx_buffer[RX_BUFFER_SIZE];
                 ;
                 ;
                 ;
                 ;unsigned char rx_counter = 0;
                 ;
                 ;bit rx_buffer_overflow;
                 ;
                 ;// USART Receiver interrupt service routine
                 ;interrupt [USART_RXC] void usart_rx_isr(void)
                 ; 0003 000E {
                 
                 	.CSEG
                 _usart_rx_isr:
                 ; .FSTART _usart_rx_isr
00012a 93ea      	ST   -Y,R30
00012b 93fa      	ST   -Y,R31
00012c b7ef      	IN   R30,SREG
00012d 93ea      	ST   -Y,R30
                 ; 0003 000F     //rx_buffer[i++] = USARTReceiveChar();
                 ; 0003 0010     unsigned char rx_wr_index = 0, rx_rd_index = 0;
                 ; 0003 0011     char status,data;
                 ; 0003 0012     status = UCSRA;
00012e 940e 01bf 	CALL __SAVELOCR4
                 ;	rx_wr_index -> R17
                 ;	rx_rd_index -> R16
                 ;	status -> R19
                 ;	data -> R18
000130 e010      	LDI  R17,0
000131 e000      	LDI  R16,0
000132 b13b      	IN   R19,11
                 ; 0003 0013     data = UDR;
000133 b12c      	IN   R18,12
                 ; 0003 0014     if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
000134 2fe3      	MOV  R30,R19
000135 71ec      	ANDI R30,LOW(0x1C)
000136 f481      	BRNE _0x60003
                 ; 0003 0015        {
                 ; 0003 0016        rx_buffer[rx_wr_index++] = data;
000137 2fe1      	MOV  R30,R17
000138 5f1f      	SUBI R17,-1
000139 e0f0      	LDI  R31,0
00013a 5ae0      	SUBI R30,LOW(-_rx_buffer)
00013b 4ffe      	SBCI R31,HIGH(-_rx_buffer)
00013c 8320      	ST   Z,R18
                 ; 0003 0017     #if RX_BUFFER_SIZE == 256
                 ; 0003 0018        // special case for receiver buffer size=256
                 ; 0003 0019        if (++rx_counter == 0) rx_buffer_overflow=1;
                 ; 0003 001A     #else
                 ; 0003 001B        if (rx_wr_index == RX_BUFFER_SIZE) rx_wr_index=0;
00013d 3510      	CPI  R17,80
00013e f409      	BRNE _0x60004
00013f e010      	LDI  R17,LOW(0)
                 ; 0003 001C        if (++rx_counter == RX_BUFFER_SIZE)
                 _0x60004:
000140 9453      	INC  R5
000141 e5e0      	LDI  R30,LOW(80)
000142 15e5      	CP   R30,R5
000143 f419      	BRNE _0x60005
                 ; 0003 001D           {
                 ; 0003 001E           rx_counter = 0;
000144 2455      	CLR  R5
                 ; 0003 001F           rx_buffer_overflow = 1;
000145 9468      	SET
000146 f820      	BLD  R2,0
                 ; 0003 0020           }
                 ; 0003 0021     #endif
                 ; 0003 0022        }
                 _0x60005:
                 ; 0003 0023 }
                 _0x60003:
000147 940e 01c4 	CALL __LOADLOCR4
000149 9624      	ADIW R28,4
00014a 91e9      	LD   R30,Y+
00014b bfef      	OUT  SREG,R30
00014c 91f9      	LD   R31,Y+
00014d 91e9      	LD   R30,Y+
00014e 9518      	RETI
                 ; .FEND
                 ;//#pragma vector = USART_RXC
                 ;//__interrupt void usart_rx_isr(void)
                 ;//{
                 ;//  rx_buffer[i++] = USARTReceiveChar();
                 ;//}
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART Receiver buffer
                 ;
                 ;#endif
                 ;
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 _rtc_init:
                 ; .FSTART _rtc_init
00014f 93aa      	ST   -Y,R26
000150 81ea      	LDD  R30,Y+2
000151 70e3      	ANDI R30,LOW(0x3)
000152 83ea      	STD  Y+2,R30
000153 81e9      	LDD  R30,Y+1
000154 30e0      	CPI  R30,0
000155 f019      	BREQ _0x2020003
000156 81ea      	LDD  R30,Y+2
000157 61e0      	ORI  R30,0x10
000158 83ea      	STD  Y+2,R30
                 _0x2020003:
000159 81e8      	LD   R30,Y
00015a 30e0      	CPI  R30,0
00015b f019      	BREQ _0x2020004
00015c 81ea      	LDD  R30,Y+2
00015d 68e0      	ORI  R30,0x80
00015e 83ea      	STD  Y+2,R30
                 _0x2020004:
00015f 940e 0173 	CALL _i2c_start
000161 eda0      	LDI  R26,LOW(208)
000162 940e 01a7 	CALL _i2c_write
000164 e0a7      	LDI  R26,LOW(7)
000165 940e 01a7 	CALL _i2c_write
000167 81aa      	LDD  R26,Y+2
000168 940e 01a7 	CALL _i2c_write
00016a 940e 0182 	CALL _i2c_stop
00016c 9623      	ADIW R28,3
00016d 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _rx_buffer:
000160           	.BYTE 0x50
                 
                 	.CSEG
                 
                 	.CSEG
                 	.equ __sda_bit=1
                 	.equ __scl_bit=0
                 	.equ __i2c_port=0x15 ;PORTC
                 	.equ __i2c_dir=__i2c_port-1
                 	.equ __i2c_pin=__i2c_port-2
                 
                 _i2c_init:
00016e 98a8      	cbi  __i2c_port,__scl_bit
00016f 98a9      	cbi  __i2c_port,__sda_bit
000170 9aa0      	sbi  __i2c_dir,__scl_bit
000171 98a1      	cbi  __i2c_dir,__sda_bit
000172 c015      	rjmp __i2c_delay2
                 _i2c_start:
000173 98a1      	cbi  __i2c_dir,__sda_bit
000174 98a0      	cbi  __i2c_dir,__scl_bit
000175 27ee      	clr  r30
000176 0000      	nop
000177 9b99      	sbis __i2c_pin,__sda_bit
000178 9508      	ret
000179 9b98      	sbis __i2c_pin,__scl_bit
00017a 9508      	ret
00017b d004      	rcall __i2c_delay1
00017c 9aa1      	sbi  __i2c_dir,__sda_bit
00017d d002      	rcall __i2c_delay1
00017e 9aa0      	sbi  __i2c_dir,__scl_bit
00017f e0e1      	ldi  r30,1
                 __i2c_delay1:
000180 e06d      	ldi  r22,13
000181 c007      	rjmp __i2c_delay2l
                 _i2c_stop:
000182 9aa1      	sbi  __i2c_dir,__sda_bit
000183 9aa0      	sbi  __i2c_dir,__scl_bit
000184 d003      	rcall __i2c_delay2
000185 98a0      	cbi  __i2c_dir,__scl_bit
000186 dff9      	rcall __i2c_delay1
000187 98a1      	cbi  __i2c_dir,__sda_bit
                 __i2c_delay2:
000188 e16b      	ldi  r22,27
                 __i2c_delay2l:
000189 956a      	dec  r22
00018a f7f1      	brne __i2c_delay2l
00018b 9508      	ret
                 _i2c_read:
00018c e078      	ldi  r23,8
                 __i2c_read0:
00018d 98a0      	cbi  __i2c_dir,__scl_bit
00018e dff1      	rcall __i2c_delay1
                 __i2c_read3:
00018f 9b98      	sbis __i2c_pin,__scl_bit
000190 cffe      	rjmp __i2c_read3
000191 dfee      	rcall __i2c_delay1
000192 9488      	clc
000193 9999      	sbic __i2c_pin,__sda_bit
000194 9408      	sec
000195 9aa0      	sbi  __i2c_dir,__scl_bit
000196 dff1      	rcall __i2c_delay2
000197 1fee      	rol  r30
000198 957a      	dec  r23
000199 f799      	brne __i2c_read0
00019a 2f7a      	mov  r23,r26
00019b 2377      	tst  r23
00019c f411      	brne __i2c_read1
00019d 98a1      	cbi  __i2c_dir,__sda_bit
00019e c001      	rjmp __i2c_read2
                 __i2c_read1:
00019f 9aa1      	sbi  __i2c_dir,__sda_bit
                 __i2c_read2:
0001a0 dfdf      	rcall __i2c_delay1
0001a1 98a0      	cbi  __i2c_dir,__scl_bit
0001a2 dfe5      	rcall __i2c_delay2
0001a3 9aa0      	sbi  __i2c_dir,__scl_bit
0001a4 dfdb      	rcall __i2c_delay1
0001a5 98a1      	cbi  __i2c_dir,__sda_bit
0001a6 cfd9      	rjmp __i2c_delay1
                 
                 _i2c_write:
0001a7 e078      	ldi  r23,8
                 __i2c_write0:
0001a8 0faa      	lsl  r26
0001a9 f410      	brcc __i2c_write1
0001aa 98a1      	cbi  __i2c_dir,__sda_bit
0001ab c001      	rjmp __i2c_write2
                 __i2c_write1:
0001ac 9aa1      	sbi  __i2c_dir,__sda_bit
                 __i2c_write2:
0001ad dfda      	rcall __i2c_delay2
0001ae 98a0      	cbi  __i2c_dir,__scl_bit
0001af dfd0      	rcall __i2c_delay1
                 __i2c_write3:
0001b0 9b98      	sbis __i2c_pin,__scl_bit
0001b1 cffe      	rjmp __i2c_write3
0001b2 dfcd      	rcall __i2c_delay1
0001b3 9aa0      	sbi  __i2c_dir,__scl_bit
0001b4 957a      	dec  r23
0001b5 f791      	brne __i2c_write0
0001b6 98a1      	cbi  __i2c_dir,__sda_bit
0001b7 dfc8      	rcall __i2c_delay1
0001b8 98a0      	cbi  __i2c_dir,__scl_bit
0001b9 dfce      	rcall __i2c_delay2
0001ba e0e1      	ldi  r30,1
0001bb 9999      	sbic __i2c_pin,__sda_bit
0001bc 27ee      	clr  r30
0001bd 9aa0      	sbi  __i2c_dir,__scl_bit
0001be cfc1      	rjmp __i2c_delay1
                 
                 __SAVELOCR4:
0001bf 933a      	ST   -Y,R19
                 __SAVELOCR3:
0001c0 932a      	ST   -Y,R18
                 __SAVELOCR2:
0001c1 931a      	ST   -Y,R17
0001c2 930a      	ST   -Y,R16
0001c3 9508      	RET
                 
                 __LOADLOCR4:
0001c4 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
0001c5 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
0001c6 8119      	LDD  R17,Y+1
0001c7 8108      	LD   R16,Y
0001c8 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :   4 r1 :   1 r2 :   1 r3 :   0 r4 :   0 r5 :   3 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:  14 r17:  18 r18:   4 r19:   9 r20:   0 r21:   0 r22:   5 r23:   6 
r24:   7 r25:   2 r26:  18 r27:   2 r28:   5 r29:   1 r30: 137 r31:   7 
x  :   3 y  :  46 z  :   8 
Registers used: 21 out of 35 (60.0%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   4 and   :   0 andi  :   2 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   3 
brge  :   2 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :  10 brpl  :   0 brsh  :   1 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  10 
cbi   :  21 cbr   :   0 clc   :   1 clh   :   0 cli   :   1 cln   :   0 
clr   :   5 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   1 cpc   :   2 cpi   :   6 cpse  :   0 dec   :   4 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   4 inc   :   1 jmp   :  22 ld    :   9 ldd   :  14 ldi   :  65 
lds   :   0 lpm   :   7 lsl   :   1 lsr   :   0 mov   :   3 movw  :   3 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   1 or    :   0 
ori   :   2 out   :  61 pop   :   0 push  :   0 rcall :  22 ret   :  11 
reti  :   1 rjmp  :  27 rol   :   1 ror   :   0 sbc   :   0 sbci  :   3 
sbi   :  17 sbic  :   2 sbis  :  16 sbiw  :   3 sbr   :   0 sbrc  :   0 
sbrs  :   0 sec   :   1 seh   :   0 sei   :   1 sen   :   0 ser   :   0 
ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  24 std   :   3 sts   :   0 sub   :   0 subi  :   5 swap  :   0 
tst   :   1 wdr   :   0 
Instructions used: 47 out of 116 (40.5%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000392    878     36    914   16384   5.6%
[.dseg] 0x000060 0x0001b0      0     80     80    1024   7.8%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 2 warnings
