// Seed: 4182234036
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input tri id_2,
    input tri0 id_3,
    input wire id_4,
    input uwire id_5,
    input uwire id_6,
    output wor id_7,
    input wire id_8,
    input uwire id_9,
    input tri1 id_10,
    output wand id_11,
    input wire id_12,
    output wand id_13,
    output wor id_14,
    input supply0 id_15,
    input wor id_16,
    output uwire id_17,
    output supply1 id_18,
    output wor id_19,
    input wand id_20,
    input wire id_21,
    output supply0 id_22,
    input supply1 id_23,
    output supply1 id_24,
    output wire id_25,
    input wire id_26,
    input supply0 id_27,
    input uwire id_28,
    output wand id_29,
    output supply0 id_30,
    input supply0 id_31,
    output tri id_32,
    input tri1 id_33
);
  assign id_22 = -1;
endmodule
module module_1 #(
    parameter id_16 = 32'd33,
    parameter id_35 = 32'd48,
    parameter id_5  = 32'd90
) (
    input tri id_0,
    input supply0 id_1,
    output wor id_2,
    output tri0 id_3,
    input tri id_4
    , id_32,
    input tri0 _id_5,
    output uwire id_6,
    output tri1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    output wor id_10,
    output uwire id_11,
    output tri1 id_12,
    input tri id_13,
    output wor id_14,
    input supply1 id_15,
    input supply0 _id_16
    , id_33,
    input wire id_17,
    input wire id_18,
    input uwire id_19,
    input supply0 id_20,
    input wand id_21,
    input tri0 id_22,
    input wor id_23,
    output wire id_24,
    input supply0 id_25,
    input tri1 id_26,
    input uwire id_27,
    output tri1 id_28,
    input wire id_29,
    input tri0 id_30
);
  logic [(  id_16  ==  id_5  ) : {  -1  {  -1  }  }] id_34 = id_34, _id_35;
  logic id_36;
  module_0 modCall_1 (
      id_19,
      id_23,
      id_22,
      id_15,
      id_9,
      id_18,
      id_25,
      id_14,
      id_27,
      id_15,
      id_17,
      id_3,
      id_26,
      id_11,
      id_12,
      id_25,
      id_15,
      id_28,
      id_12,
      id_28,
      id_9,
      id_15,
      id_7,
      id_15,
      id_14,
      id_10,
      id_27,
      id_0,
      id_18,
      id_14,
      id_3,
      id_19,
      id_7,
      id_9
  );
  logic [id_35 : 1]
      id_37, id_38, id_39 = id_8 - id_26 - id_19 - -1 < -1'b0, id_40, id_41, id_42, id_43, id_44;
endmodule
