// Seed: 3412373322
module module_0 (
    output supply1 id_0,
    input wire id_1,
    output supply1 id_2
);
  parameter id_4 = 1;
  wire id_5 = id_4;
  reg  id_6 = (id_1);
  always @(posedge -1 or posedge 1'b0)
    #1 begin : LABEL_0
      disable id_7;
    end
  always @(negedge 1) begin : LABEL_1
    id_6 <= id_6;
  end
endmodule
module module_1 #(
    parameter id_6 = 32'd34
) (
    input  tri0 id_0,
    input  wire id_1,
    input  wire id_2,
    output tri0 id_3,
    input  wand id_4,
    input  wire id_5,
    output wire _id_6
);
  logic [id_6 : -1 'h0] id_8;
  ;
  task id_9;
    $signed(90);
    ;
  endtask
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3
  );
  assign modCall_1.id_1 = 0;
  assign id_8 = id_1;
endmodule
