# RISC-V DV Test Automation Scripts

ì´ ë””ë ‰í† ë¦¬ëŠ” Chipyard Rocket Coreì˜ RISC-V DV (Design Verification) í…ŒìŠ¤íŠ¸ë¥¼ ìë™í™”í•˜ëŠ” Python ìŠ¤í¬ë¦½íŠ¸ë“¤ì„ í¬í•¨í•˜ê³  ìˆìŠµë‹ˆë‹¤.

## ğŸ“‹ Overview

RISC-V DV í…ŒìŠ¤íŠ¸ëŠ” ë‹¤ìŒ ë‹¨ê³„ë¡œ ì§„í–‰ë©ë‹ˆë‹¤:

```
1. generate_test_vector.py  â†’ í…ŒìŠ¤íŠ¸ ë²¡í„° ìƒì„± (ì–´ì…ˆë¸”ë¦¬ + Spike golden reference)
2. run_parallel_tests.py    â†’ RTL ì‹œë®¬ë ˆì´ì…˜ (ë³‘ë ¬ ì‹¤í–‰)
3. compare.py               â†’ ê°œë³„ í…ŒìŠ¤íŠ¸ ë¹„êµ (RTL vs Spike)
4. compare_all.py           â†’ ì „ì²´ í…ŒìŠ¤íŠ¸ ë¹„êµ ë° ë¦¬í¬íŠ¸
```

---

## ğŸš€ Quick Start

### ì „ì²´ í”Œë¡œìš° ì‹¤í–‰
```bash
# 1. í…ŒìŠ¤íŠ¸ ë²¡í„° ìƒì„±
./generate_test_vector.py --out-dir my_test

# 2. RTL ì‹œë®¬ë ˆì´ì…˜ (ë³‘ë ¬ 20ê°œ)
./run_parallel_tests.py --out-dir my_test

# ì™„ë£Œ! run_parallel_tests.pyê°€ ìë™ìœ¼ë¡œ compare_all.py í˜¸ì¶œ
```

---

## ğŸ“ Script Details

### 1. generate_test_vector.py

**ê¸°ëŠ¥**: RISC-V DVë¥¼ ì‚¬ìš©í•˜ì—¬ ëœë¤ ì–´ì…ˆë¸”ë¦¬ í…ŒìŠ¤íŠ¸ì™€ Spike ISS golden referenceë¥¼ ìƒì„±í•©ë‹ˆë‹¤.

**ì‚¬ìš©ë²•**:
```bash
# ê¸°ë³¸ ì‚¬ìš© (out ë””ë ‰í† ë¦¬ì— ìƒì„±)
./generate_test_vector.py

# ì¶œë ¥ ë””ë ‰í† ë¦¬ ì§€ì •
./generate_test_vector.py --out-dir out_2025-12-29

# ISA íƒ€ê²Ÿ ë³€ê²½
./generate_test_vector.py --target rv64imc

# íŠ¹ì • testlist ì‚¬ìš©
./generate_test_vector.py --testlist target/rv32imc/testlist.yaml

# ISS íƒ€ì„ì•„ì›ƒ ì„¤ì •
./generate_test_vector.py --iss-timeout 2000
```

**ì£¼ìš” ì˜µì…˜**:
- `--out-dir, -o`: ì¶œë ¥ ë””ë ‰í† ë¦¬ (ê¸°ë³¸ê°’: `out`)
- `--target`: ISA íƒ€ê²Ÿ (ê¸°ë³¸ê°’: `rv32imc`)
- `--iss-timeout`: ISS íƒ€ì„ì•„ì›ƒ ì´ˆ (ê¸°ë³¸ê°’: 1000)
- `--testlist, -tl`: YAML testlist íŒŒì¼

**ì¶œë ¥**:
```
riscv-dv/
â””â”€â”€ <out-dir>/
    â”œâ”€â”€ asm_test/           # ì–´ì…ˆë¸”ë¦¬ í…ŒìŠ¤íŠ¸ (.o íŒŒì¼ë“¤)
    â””â”€â”€ spike_sim/          # Spike golden reference (.log íŒŒì¼ë“¤)
```

---

### 2. run_parallel_tests.py

**ê¸°ëŠ¥**: ìƒì„±ëœ í…ŒìŠ¤íŠ¸ë“¤ì„ RTL ì‹œë®¬ë ˆì´í„°ì—ì„œ ë³‘ë ¬ë¡œ ì‹¤í–‰í•˜ê³  ê²°ê³¼ë¥¼ ìˆ˜ì§‘í•©ë‹ˆë‹¤.

**ì‚¬ìš©ë²•**:
```bash
# ê¸°ë³¸ ì‚¬ìš© (20ê°œ ë³‘ë ¬ ì‹¤í–‰)
./run_parallel_tests.py

# ì¶œë ¥ ë””ë ‰í† ë¦¬ ì§€ì •
./run_parallel_tests.py --out-dir out_2025-12-29

# ë³‘ë ¬ ì‘ì—… ìˆ˜ ì¡°ì •
./run_parallel_tests.py --parallel 30

# íŠ¹ì • íŒ¨í„´ë§Œ ì‹¤í–‰
./run_parallel_tests.py --pattern "riscv_arithmetic*.o"

# íŠ¹ì • í…ŒìŠ¤íŠ¸ ì œì™¸
./run_parallel_tests.py --exclude "^riscv_rand_instr_test"

# ë””ë²„ê·¸ ëª¨ë“œ (íŒŒí˜• ìƒì„±)
./run_parallel_tests.py --debug

# íƒ€ì„ì•„ì›ƒ ì„¤ì •
./run_parallel_tests.py --timeout-cycles 5000000 --wall-timeout 1800

# ë¹„êµ ë‹¨ê³„ ìŠ¤í‚µ
./run_parallel_tests.py --no-compare
```

**ì£¼ìš” ì˜µì…˜**:
- `--out-dir`: RISCV-DV ì¶œë ¥ ë””ë ‰í† ë¦¬ (ê¸°ë³¸ê°’: `out`)
- `--config, -c`: Rocket config (ê¸°ë³¸ê°’: `RV32RocketConfig`)
- `--parallel, -j`: ë³‘ë ¬ ì‘ì—… ìˆ˜ (ê¸°ë³¸ê°’: 20)
- `--timeout-cycles, -t`: ìµœëŒ€ ì‹œë®¬ë ˆì´ì…˜ ì‚¬ì´í´ (ê¸°ë³¸ê°’: 10000000)
- `--wall-timeout, -w`: Wall-clock íƒ€ì„ì•„ì›ƒ ì´ˆ (ê¸°ë³¸ê°’: 3600)
- `--pattern, -p`: í…ŒìŠ¤íŠ¸ íŒŒì¼ glob íŒ¨í„´ (ê¸°ë³¸ê°’: `*.o`)
- `--exclude, -e`: ì œì™¸í•  í…ŒìŠ¤íŠ¸ ì •ê·œì‹ íŒ¨í„´
- `--debug, -d`: íŒŒí˜• ìƒì„± í™œì„±í™”
- `--log-dir`: ë¡œê·¸ íŒŒì¼ ë””ë ‰í† ë¦¬ (ê¸°ë³¸ê°’: `logs`)
- `--no-compare`: ë¹„êµ ë‹¨ê³„ ìŠ¤í‚µ

**Process Pool ë™ì‘**:
```
ìµœëŒ€ 20ê°œ í”„ë¡œì„¸ìŠ¤ê°€ ë™ì‹œ ì‹¤í–‰
[Test 1] [Test 2] ... [Test 20]
   â†“ ì™„ë£Œ
[Test 21] ì‹œì‘
   â†“ ê³„ì† ë°˜ë³µ
```

**ì¶œë ¥**:
```
logs/
â”œâ”€â”€ test_name_1.log         # ê° í…ŒìŠ¤íŠ¸ ì‹œë®¬ë ˆì´ì…˜ ë¡œê·¸
â”œâ”€â”€ test_name_2.log
â””â”€â”€ ...

output/chipyard.harness.TestHarness.RV32RocketConfig/
â”œâ”€â”€ test_name_1.out         # RTL ì‹¤í–‰ trace
â”œâ”€â”€ test_name_2.out
â””â”€â”€ ...
```

---

### 3. compare.py

**ê¸°ëŠ¥**: ë‹¨ì¼ í…ŒìŠ¤íŠ¸ì˜ RTL traceì™€ Spike golden referenceë¥¼ ë¹„êµí•©ë‹ˆë‹¤.

**ì‚¬ìš©ë²•**:
```bash
# RTLê³¼ Spike ë¡œê·¸ ë¹„êµ
./compare.py --rtl output/.../test.out --spike riscv-dv/.../test.log

# ì§§ì€ ì˜µì…˜
./compare.py -r rocket.out -s spike.log
```

**ë™ì‘ ê³¼ì •**:
1. RTL ë¡œê·¸ë¥¼ CSVë¡œ ë³€í™˜ (`rocket_log_to_trace_csv.py`)
2. Spike ë¡œê·¸ë¥¼ CSVë¡œ ë³€í™˜ (`spike_log_to_trace_csv.py`)
3. ë‘ CSV íŒŒì¼ ë¹„êµ (`instr_trace_compare.py`)

**ì£¼ìš” ì˜µì…˜**:
- `--rtl, -r`: RTL dump íŒŒì¼ (í•„ìˆ˜)
- `--spike, -s`: Spike dump íŒŒì¼ (í•„ìˆ˜)

---

### 4. compare_all.py

**ê¸°ëŠ¥**: ëª¨ë“  í…ŒìŠ¤íŠ¸ì˜ RTL vs Spike ë¹„êµë¥¼ ìë™ìœ¼ë¡œ ìˆ˜í–‰í•©ë‹ˆë‹¤.

**ì‚¬ìš©ë²•**:
```bash
./compare_all.py <asm_dir> <log_dir>

# ì˜ˆì‹œ
./compare_all.py \
  ../../toolchains/riscv-tools/riscv-dv/out/asm_test \
  output/chipyard.harness.TestHarness.RV32RocketConfig
```

**ì¶œë ¥ ì˜ˆì‹œ**:
```
Found 50 tests to compare
============================================================
[PASS] test_1
[PASS] test_2
[FAIL] test_3
...
============================================================
Summary
============================================================
Total:  50
Passed: 48
Failed: 2
============================================================
```

---
