// Seed: 723622165
module module_0 (
    input  tri0 id_0,
    output wor  id_1
);
  assign module_1.id_15 = 0;
  wire id_3;
  parameter id_4 = 1;
  assign id_3 = id_0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input tri0 id_2,
    inout supply1 id_3,
    output wire id_4,
    input wand id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wand id_8,
    input supply1 id_9,
    input wor id_10,
    output tri id_11,
    output tri id_12,
    input wire id_13,
    output supply0 id_14,
    input tri id_15,
    input wor id_16,
    input tri0 id_17,
    input uwire id_18,
    output tri id_19
);
  logic id_21;
  xnor primCall (
      id_1, id_6, id_9, id_10, id_5, id_18, id_0, id_16, id_17, id_3, id_2, id_8, id_21, id_7
  );
  module_0 modCall_1 (
      id_0,
      id_1
  );
endmodule
