<!DOCTYPE html>
<html lang="en"><head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1"><!-- Begin Jekyll SEO tag v2.7.1 -->
<title>Free PDK | Free PDK is an effort to create an open source alternative to the proprietary Padauk µC programmer, as well as adding support to SDCC for Padauk µCs.</title>
<meta name="generator" content="Jekyll v4.2.0" />
<meta property="og:title" content="Free PDK" />
<meta property="og:locale" content="en" />
<meta name="description" content="Free PDK is an effort to create an open source alternative to the proprietary Padauk µC programmer, as well as adding support to SDCC for Padauk µCs." />
<meta property="og:description" content="Free PDK is an effort to create an open source alternative to the proprietary Padauk µC programmer, as well as adding support to SDCC for Padauk µCs." />
<meta property="og:site_name" content="Free PDK" />
<meta name="twitter:card" content="summary" />
<meta property="twitter:title" content="Free PDK" />
<script type="application/ld+json">
{"description":"Free PDK is an effort to create an open source alternative to the proprietary Padauk µC programmer, as well as adding support to SDCC for Padauk µCs.","url":"/instruction-sets/PDK13","@type":"WebPage","headline":"Free PDK","@context":"https://schema.org"}</script>
<!-- End Jekyll SEO tag -->
<link rel="stylesheet" href="/assets/main.css"><link type="application/atom+xml" rel="alternate" href="/feed.xml" title="Free PDK" /></head>
<body><header class="site-header" role="banner">

  <div class="wrapper"><a class="site-title" rel="author" href="/">Free PDK</a><nav class="site-nav">
        <input type="checkbox" id="nav-trigger" class="nav-trigger" />
        <label for="nav-trigger">
          <span class="menu-icon">
            <svg viewBox="0 0 18 15" width="18px" height="15px">
              <path d="M18,1.484c0,0.82-0.665,1.484-1.484,1.484H1.484C0.665,2.969,0,2.304,0,1.484l0,0C0,0.665,0.665,0,1.484,0 h15.032C17.335,0,18,0.665,18,1.484L18,1.484z M18,7.516C18,8.335,17.335,9,16.516,9H1.484C0.665,9,0,8.335,0,7.516l0,0 c0-0.82,0.665-1.484,1.484-1.484h15.032C17.335,6.031,18,6.696,18,7.516L18,7.516z M18,13.516C18,14.335,17.335,15,16.516,15H1.484 C0.665,15,0,14.335,0,13.516l0,0c0-0.82,0.665-1.483,1.484-1.483h15.032C17.335,12.031,18,12.695,18,13.516L18,13.516z"/>
            </svg>
          </span>
        </label>

        <div class="trigger"><a class="page-link" href="/tutorial">Tutorial</a><a class="page-link" href="/undocumented-features">Undocumented Features</a></div>
      </nav></div>
</header>
<main class="page-content" aria-label="Content">
      <div class="wrapper">
  <div class="instruction-set">
  <div class="mw-content-ltr mw-parser-output" lang="en" dir="ltr"><div class="mw-heading mw-heading2 ext-discussiontools-init-section"><h2 data-mw-thread-id="h-PADAUK_FPPA_core_devices_(13_bit)"><span id="PADAUK_FPPA_core_devices_.2813_bit.29"></span><span class="mw-headline" id="PADAUK_FPPA_core_devices_(13_bit)"><span data-mw-comment-start="" id="h-PADAUK_FPPA_core_devices_(13_bit)"></span>PADAUK FPPA core devices (13 bit)<span data-mw-comment-end="h-PADAUK_FPPA_core_devices_(13_bit)"></span></span></h2><!--__DTELLIPSISBUTTON__{"threadItem":{"headingLevel":2,"name":"h-","type":"heading","level":0,"id":"h-PADAUK_FPPA_core_devices_(13_bit)","replies":[]}}--></div>
<p>These devices feature a 13-bit wide code memory. Byte order is little endian. The instruction set is called SYM_84B in Padauk include files. The SDCC backend is called pdk13.
</p>
<table class="wikitable" style="text-align:center">
<caption>13-bit FPPA instruction set
</caption>
<tbody><tr>
<th>Hex</th>
<th>1<br />2</th>
<th>1<br />1</th>
<th>1<br />0</th>
<th><br />9</th>
<th><br />8</th>
<th><br />7</th>
<th><br />6</th>
<th><br />5</th>
<th><br />4</th>
<th><br />3</th>
<th><br />2</th>
<th><br />1</th>
<th><br />0</th>
<th>Mnemonic</th>
<th>ZF<br />?</th>
<th>CF<br />?</th>
<th>AC<br />?</th>
<th>OV<br />?</th>
<th>Description
</th></tr>
<tr>
<td colspan="20">
</td></tr>
<tr>
<td>0x0000</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td align="left">NOP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">No operation
</td></tr>
<tr>
<td>0x0006</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td align="left">LDSPTL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← LowByte@CodeMem(WORD[SP])
</td></tr>
<tr>
<td>0x0007</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td align="left">LDSPTH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← HighByteB@Codemem(WORD[SP])
</td></tr>
<tr>
<td colspan="20">
</td></tr>
<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th colspan="6"><i>opcode</i></th>
<th colspan="6">Miscellaneous instructions
</th></tr>
<tr>
<td>0x0010</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td align="left">ADDC A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A + CF
</td></tr>
<tr>
<td>0x0011</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td align="left">SUBC A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A - CF
</td></tr>
<tr>
<td>0x0012</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td align="left">IZSN A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Increment A and skip next instruction if A is zero
</td></tr>
<tr>
<td>0x0013</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td align="left">DZSN A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Decrement A and skip next instruction if A is zero
</td></tr>
<tr>
<td>0x0014</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x0015</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x0016</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x0017</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td align="left">PCADD A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Add A to PC
</td></tr>
<tr>
<td>0x0018</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td align="left">NOT A</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← ~A
</td></tr>
<tr>
<td>0x0019</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td align="left">NEG A</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← NEG(A)
</td></tr>
<tr>
<td>0x001A</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td align="left">SR A</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">A ← A &gt;&gt; 1
</td></tr>
<tr>
<td>0x001B</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td align="left">SL A</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">A ← A &lt;&lt; 1
</td></tr>
<tr>
<td>0x001C</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td align="left">SRC A</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">A ← CF:A &gt;&gt; 1
</td></tr>
<tr>
<td>0x001D</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td align="left">SLC A</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">A ← A:CF &lt;&lt; 1
</td></tr>
<tr>
<td>0x001E</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td align="left">SWAP A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Swap the high nibble and low nibble of A
</td></tr>
<tr>
<td>0x001F</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td colspan="20">
</td></tr>
<tr>
<td>0x0030</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td align="left">WDRESET</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Reset Watchdog timer
</td></tr>
<tr>
<td>0x0031</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x0032</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td align="left">PUSHAF</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Push A and flags to stack: [SP] ← A, [SP + 1] ← F, SP ← SP + 2
</td></tr>
<tr>
<td>0x0033</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td align="left">POPAF</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Pop A and flags from stack: SP ← SP + 2, F ← [SP + 1], [SP] ← A
</td></tr>
<tr>
<td>0x0034</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x0035</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td align="left">RESET</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Reset the whole chip
</td></tr>
<tr>
<td>0x0036</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td align="left">STOPSYS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">System halt (OSC disabled)
</td></tr>
<tr>
<td>0x0037</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td align="left">STOPEXE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">CPU halt (OSC active to output clock, SYSCLK disabled to save power)
</td></tr>
<tr>
<td>0x0038</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td align="left">ENGINT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Global interrupt enbale
</td></tr>
<tr>
<td>0x0039</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td align="left">DISGINT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Global interrupt disable
</td></tr>
<tr>
<td>0x003A</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td align="left">RET</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Return from subroutine
</td></tr>
<tr>
<td>0x003B</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td align="left">RETI</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Return from interrupt
</td></tr>
<tr>
<td>0x003C</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td align="left">MUL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Multiply (if available)
</td></tr>
<tr>
<td>0x003D</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x003E</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x003F</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td colspan="20">
</td></tr>

<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th colspan="3"><i>c</i></th>
<th colspan="5"><i>5-bit IO addr</i></th>
<th colspan="6">Operations with A and IO
</th></tr>
<tr>
<td>0x006.<br />0x007.</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="5"><i>IO</i></td>
<td align="left">XOR IO, A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">IO ← IO ^ A
</td></tr>
<tr>
<td>0x008.<br />0x009.</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="5"><i>IO</i></td>
<td align="left">MOV IO, A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">IO ← A
</td></tr>
<tr>
<td>0x00A.<br />0x00B.</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="5"><i>IO</i></td>
<td align="left">MOV A, IO</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← IO
</td></tr>
<tr>
<td colspan="20">
</td></tr>

<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th colspan="3"><i>opcode</i></th>
<th colspan="5"><i>5-bit MEM addr</i></th>
<th colspan="6">16 bit memory operations
</th></tr>
<tr>
<td>0x00C.<br />0x00D.</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="4"><i>M</i></td>
<td>0</td>
<td align="left">STT16 M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Timer16 ← M (last bit of M set to 0, M must be word aligned)
</td></tr>
<tr>
<td>0x00C.<br />0x00D.</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="4"><i>M</i></td>
<td>1</td>
<td align="left">LDT16 M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← Timer16 (last bit of M set to 1, M must be word aligned)
</td></tr>
<tr>
<td>0x00E.<br />0x00F.</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="4"><i>M</i></td>
<td>0</td>
<td align="left">IDXM M, A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">[M] ← A (last bit of M set to 0, M must be word aligned, 2 cycles)
</td></tr>
<tr>
<td>0x00E.<br />0x00F.</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="4"><i>M</i></td>
<td>1</td>
<td align="left">IDXM A, M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← [M] (last bit of M set to 1, M must be word aligned, 2 cycles)
</td></tr>
<tr>
<td colspan="20">
</td></tr>

<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th colspan="8"><i>8-bit immediate</i></th>
<th colspan="6">Return with A
</th></tr>
<tr>
<td>0x01..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="8"><i>k</i></td>
<td align="left">RET <i>k</i></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← k and return from subroutine
</td></tr>
<tr>
<td colspan="20">
</td></tr>


<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th><i>c</i></th>
<th colspan="3"><i>bit pos</i></th>
<th><i>c</i></th>
<th colspan="4"><i>4-bit MEM addr</i></th>
<th colspan="6">Bit operations with memory
</th></tr>
<tr>
<td>0x02..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="3"><i>n</i></td>
<td>0</td>
<td colspan="4"><i>M</i></td>
<td align="left">T0SN M.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Test bit n of memory M and skip next instruction if clear
</td></tr>
<tr>
<td>0x02..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="3"><i>n</i></td>
<td>1</td>
<td colspan="4"><i>M</i></td>
<td align="left">T1SN M.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Test bit n of memory M and skip next instruction if set
</td></tr>
<tr>
<td>0x03..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="3"><i>n</i></td>
<td>0</td>
<td colspan="4"><i>M</i></td>
<td align="left">SET0 M.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Clear bit n of memory M
</td></tr>
<tr>
<td>0x03..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="3"><i>n</i></td>
<td>1</td>
<td colspan="4"><i>M</i></td>
<td align="left">SET1 M.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Set bit n of memory M
</td></tr>
<tr>
<td colspan="20">
</td></tr>

<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>1</th>
<th colspan="4"><i>opcode</i></th>
<th colspan="6"><i>6-bit MEM addr</i></th>
<th colspan="6">Operations with A and memory
</th></tr>
<tr>
<td>0x04..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td colspan="6"><i>M</i></td>
<td align="left">ADD M, A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M + A
</td></tr>
<tr>
<td>0x04..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="6"><i>M</i></td>
<td align="left">SUB M, A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M - A
</td></tr>
<tr>
<td>0x04..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="6"><i>M</i></td>
<td align="left">ADDC M, A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M + A + CF
</td></tr>
<tr>
<td>0x04..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="6"><i>M</i></td>
<td align="left">SUBC M, A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M - A - CF
</td></tr>
<tr>
<td>0x05..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="6"><i>M</i></td>
<td align="left">AND M, A</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← M &amp; A
</td></tr>
<tr>
<td>0x05..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="6"><i>M</i></td>
<td align="left">OR M, A</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← M | A
</td></tr>
<tr>
<td>0x05..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="6"><i>M</i></td>
<td align="left">XOR M, A</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← M ^ A
</td></tr>
<tr>
<td>0x05..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="6"><i>M</i></td>
<td align="left">MOV M, A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← A
</td></tr>
<tr>
<td>0x06..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td colspan="6"><i>M</i></td>
<td align="left">ADD A, M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A + M
</td></tr>
<tr>
<td>0x06..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="6"><i>M</i></td>
<td align="left">SUB A, M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A - M
</td></tr>
<tr>
<td>0x06..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="6"><i>M</i></td>
<td align="left">ADDC A, M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A + M + CF
</td></tr>
<tr>
<td>0x06..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="6"><i>M</i></td>
<td align="left">SUBC A, M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A - M - CF
</td></tr>
<tr>
<td>0x07..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="6"><i>M</i></td>
<td align="left">AND A, M</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← A &amp; M
</td></tr>
<tr>
<td>0x07..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="6"><i>M</i></td>
<td align="left">OR A, M</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← A | M
</td></tr>
<tr>
<td>0x07..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="6"><i>M</i></td>
<td align="left">XOR A, M</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← A ^ M
</td></tr>
<tr>
<td>0x07..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="6"><i>M</i></td>
<td align="left">MOV A, M</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← M
</td></tr>
<tr>
<td colspan="20">
</td></tr>

<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>0</th>
<th colspan="4"><i>opcode</i></th>
<th colspan="6"><i>6-bit MEM addr</i></th>
<th colspan="6">Operations with memory
</th></tr>
<tr>
<td>0x08..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td colspan="6"><i>M</i></td>
<td align="left">ADDC M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M + CF
</td></tr>
<tr>
<td>0x08..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="6"><i>M</i></td>
<td align="left">SUBC M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M - CF
</td></tr>
<tr>
<td>0x08..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="6"><i>M</i></td>
<td align="left">IZSN M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M + 1 , skip next instruction if M is 0
</td></tr>
<tr>
<td>0x08..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="6"><i>M</i></td>
<td align="left">DZSN M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M - 1 , skip next instruction if M is 0
</td></tr>
<tr>
<td>0x09..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="6"><i>M</i></td>
<td align="left">INC M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M + 1
</td></tr>
<tr>
<td>0x09..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="6"><i>M</i></td>
<td align="left">DEC M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M - 1
</td></tr>
<tr>
<td>0x09..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="6"><i>M</i></td>
<td align="left">CLEAR M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← 0
</td></tr>
<tr>
<td>0x09..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="6"><i>M</i></td>
<td align="left">XCH M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Exchange A with M
</td></tr>
<tr>
<td>0x0A..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td colspan="6"><i>M</i></td>
<td align="left">NOT M</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← ~M
</td></tr>
<tr>
<td>0x0A..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="6"><i>M</i></td>
<td align="left">NEG M</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← NEG(M)
</td></tr>
<tr>
<td>0x0A..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="6"><i>M</i></td>
<td align="left">SR M</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">M ← M &gt;&gt; 1
</td></tr>
<tr>
<td>0x0A..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="6"><i>M</i></td>
<td align="left">SL M</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">M ← M &lt;&lt; 1
</td></tr>
<tr>
<td>0x0B..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="6"><i>M</i></td>
<td align="left">SRC M</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">M ← CF:M &gt;&gt; 1
</td></tr>
<tr>
<td>0x0B..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="6"><i>M</i></td>
<td align="left">SLC M</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">M ← M:CF &lt;&lt; 1
</td></tr>
<tr>
<td>0x0B..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="6"><i>M</i></td>
<td align="left">CEQSN A, M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Skip next instruction if M is equal to A
</td></tr>
<tr>
<td>0x0B..</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="6"><i>M</i></td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td colspan="20">
</td></tr>

<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>1</th>
<th colspan="2"><i>c</i></th>
<th colspan="3"><i>bit pos</i></th>
<th colspan="5"><i>5-bit IO addr</i></th>
<th colspan="6">Bit operations with IO
</th></tr>
<tr>
<td>0x0C..</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="3"><i>n</i></td>
<td colspan="5"><i>IO</i></td>
<td align="left">T0SN IO.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Test bit n of IO and skip next instruction if clear
</td></tr>
<tr>
<td>0x0D..</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="3"><i>n</i></td>
<td colspan="5"><i>IO</i></td>
<td align="left">T1SN IO.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Test bit n of IO and skip next instruction if set
</td></tr>
<tr>
<td>0x0E..</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="3"><i>n</i></td>
<td colspan="5"><i>IO</i></td>
<td align="left">SET0 IO.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Clear bit n of IO
</td></tr>
<tr>
<td>0x0F..</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="3"><i>n</i></td>
<td colspan="5"><i>IO</i></td>
<td align="left">SET1 IO.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Set bit n of IO
</td></tr>
<tr>
<td colspan="20">
</td></tr>

<tr>
<th></th>
<th>1</th>
<th>0</th>
<th colspan="3"><i>opcode</i></th>
<th colspan="8"><i>8-bit immediate</i></th>
<th colspan="6">Operations with A and 8-bit literal
</th></tr>
<tr>
<td>0x10..</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td colspan="8"><i>k</i></td>
<td align="left">ADD A, <i>k</i></td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A + k
</td></tr>
<tr>
<td>0x11..</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="8"><i>k</i></td>
<td align="left">SUB A, <i>k</i></td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A - k
</td></tr>
<tr>
<td>0x12..</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="8"><i>k</i></td>
<td align="left">CEQSN A, <i>k</i></td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Skip next instruction if A equals k
</td></tr>
<tr>
<td>0x13..</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="8"><i>k</i></td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x14..</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="8"><i>k</i></td>
<td align="left">AND A, <i>k</i></td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← A &amp; k
</td></tr>
<tr>
<td>0x15..</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="8"><i>k</i></td>
<td align="left">OR A, <i>k</i></td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← A | k
</td></tr>
<tr>
<td>0x16..</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="8"><i>k</i></td>
<td align="left">XOR A, <i>k</i></td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← A ^ k
</td></tr>
<tr>
<td>0x17..</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="8"><i>k</i></td>
<td align="left">MOV A, <i>k</i></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← k
</td></tr>
<tr>
<td colspan="20">
</td></tr>

<tr>
<th></th>
<th>1</th>
<th>1</th>
<th><i>c</i></th>
<th colspan="10"><i>k</i></th>
<th colspan="6">Control transfers
</th></tr>
<tr>
<td>0x1800<br />...<br />0x1BFF</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="10"><i>k</i></td>
<td align="left">GOTO <i>k</i></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Jump to k (address in words, 2 cycles)
</td></tr>
<tr>
<td>0x1C00<br />...<br />0x1FFF</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="10"><i>k</i></td>
<td align="left">CALL <i>k</i></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Call subroutine k (address in words, 2 cycles)
</td></tr>
<tr>
<td colspan="20">
</td></tr>


</tbody></table>
<p>There seem to be no optional instructions in this instruction set, there is no known implementation that supports MUL.
</p>
<table class="wikitable" style="text-align:center">
<caption>Instruction support by device
</caption>
<tbody><tr>
<th>Device</th>
<th>#FPPA
</th></tr>
<tr>
<td>PMC150</td>
<td>1
</td></tr>
<tr>
<td>PMC153</td>
<td>1
</td></tr>
<tr>
<td>PMC156</td>
<td>1
</td></tr>
<tr>
<td>PMC166</td>
<td>1
</td></tr>
<tr>
<td>PMS150</td>
<td>1
</td></tr>
<tr>
<td>PMS150B</td>
<td>1
</td></tr>
<tr>
<td>PMS150C</td>
<td>1
</td></tr>
<tr>
<td>PMS150G</td>
<td>1
</td></tr>
<tr>
<td>PMS153</td>
<td>1
</td></tr>
<tr>
<td>PMS156</td>
<td>1
</td></tr>
<tr>
<td>PMS15A</td>
<td>1
</td></tr>
<tr>
<td>PMS15B</td>
<td>1
</td></tr>
</tbody></table>
<p><br />
</p></div>
</div>

</div>

    </main><footer class="site-footer h-card">
  <data class="u-url" href="/"></data>

  <div class="wrapper">

    <h2 class="footer-heading">Free PDK</h2>

    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <li class="p-name">Free PDK</li></ul>
      </div>

      <div class="footer-col footer-col-2"><ul class="social-media-list"><li><a href="https://github.com/free-pdk"><svg class="svg-icon"><use xlink:href="/assets/minima-social-icons.svg#github"></use></svg> <span class="username">free-pdk</span></a></li></ul>
</div>

      <div class="footer-col footer-col-3">
        <p>Free PDK is an effort to create an open source alternative to the proprietary
Padauk µC programmer, as well as adding support to SDCC for Padauk µCs.
</p>
      </div>
    </div>

  </div>

</footer>
</body>

</html>