$date
	Sun Oct 29 22:55:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Xnor_gate_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uwu $end
$var wire 1 " a $end
$var wire 1 $ a1 $end
$var wire 1 # b $end
$var wire 1 % b1 $end
$var wire 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
1$
0#
0"
1!
$end
#10
0%
0!
1#
#20
0$
1%
1"
0!
0#
#30
0%
1!
1#
#40
