Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: ImagePatchReader.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ImagePatchReader.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ImagePatchReader"
Output Format                      : NGC
Target Device                      : xc7z020-2-clg400

---- Source Options
Top Module Name                    : ImagePatchReader
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/media/DATA42/Dropbox/EmbeddedRetina/embeddedretina_ise/RetinaParameters.vhd" into library work
Parsing package <RetinaParameters>.
Parsing package body <RetinaParameters>.
Parsing VHDL file "/media/DATA42/Dropbox/EmbeddedRetina/embeddedretina_ise/ImagePatchReader.vhd" into library work
Parsing entity <ImagePatchReader>.
Parsing architecture <BEHAVIORAL> of entity <imagepatchreader>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ImagePatchReader> (architecture <BEHAVIORAL>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ImagePatchReader>.
    Related source file is "/media/DATA42/Dropbox/EmbeddedRetina/embeddedretina_ise/ImagePatchReader.vhd".
WARNING:Xst:647 - Input <addr<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <request_out>.
    Found 2-bit register for signal <s_readingMemState>.
    Found 8-bit register for signal <patchColumn<8>>.
    Found 8-bit register for signal <patchColumn<7>>.
    Found 8-bit register for signal <patchColumn<6>>.
    Found 8-bit register for signal <patchColumn<5>>.
    Found 8-bit register for signal <patchColumn<4>>.
    Found 8-bit register for signal <patchColumn<3>>.
    Found 8-bit register for signal <patchColumn<2>>.
    Found 8-bit register for signal <patchColumn<1>>.
    Found 8-bit register for signal <patchColumn<0>>.
    Found 1-bit register for signal <en_out>.
    Found 1-bit register for signal <readMem>.
    Found 32-bit register for signal <memAddr>.
    Found 4-bit register for signal <row_counter>.
    Found 4-bit register for signal <col_counter>.
    Found 6-bit register for signal <pointCounterA>.
    Found 3-bit register for signal <pointCounterB>.
    Found 6-bit register for signal <sAddrKernel>.
    Found 2-bit register for signal <s_consumerState>.
    Found finite state machine <FSM_0> for signal <s_readingMemState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <s_consumerState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <GND_6_o_GND_6_o_sub_14_OUT> created at line 120.
    Found 32-bit adder for signal <GND_6_o_PWR_6_o_add_10_OUT> created at line 95.
    Found 4-bit adder for signal <col_counter[3]_GND_6_o_add_14_OUT> created at line 123.
    Found 32-bit adder for signal <n0228> created at line 129.
    Found 4-bit adder for signal <row_counter[3]_GND_6_o_add_19_OUT> created at line 132.
    Found 6-bit adder for signal <pointCounterA[5]_GND_6_o_add_80_OUT> created at line 159.
    Found 6-bit adder for signal <sAddrKernel[5]_GND_6_o_add_85_OUT> created at line 1241.
    Found 3-bit adder for signal <pointCounterB[2]_GND_6_o_add_86_OUT> created at line 166.
    Found 12-bit adder for signal <n0127> created at line 173.
    Found 6x4-bit multiplier for signal <kptScale[5]_PWR_6_o_MuLt_108_OUT> created at line 1399.
    Summary:
	inferred   1 Multiplier(s).
	inferred   7 Adder/Subtractor(s).
	inferred 130 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <ImagePatchReader> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 6x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 7
 12-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit addsub                                         : 1
 4-bit adder                                           : 2
 6-bit adder                                           : 2
# Registers                                            : 18
 1-bit register                                        : 3
 3-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 2
 6-bit register                                        : 2
 8-bit register                                        : 9
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ImagePatchReader>.
The following registers are absorbed into counter <sAddrKernel>: 1 register on signal <sAddrKernel>.
The following registers are absorbed into counter <pointCounterA>: 1 register on signal <pointCounterA>.
The following registers are absorbed into counter <pointCounterB>: 1 register on signal <pointCounterB>.
	Multiplier <Mmult_kptScale[5]_PWR_6_o_MuLt_108_OUT> in block <ImagePatchReader> and adder/subtractor <Madd_n0127_Madd> in block <ImagePatchReader> are combined into a MAC<Maddsub_kptScale[5]_PWR_6_o_MuLt_108_OUT>.
Unit <ImagePatchReader> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 6x4-to-6-bit MAC                                      : 1
# Adders/Subtractors                                   : 3
 32-bit addsub                                         : 1
 4-bit adder                                           : 2
# Counters                                             : 3
 3-bit up counter                                      : 1
 6-bit up counter                                      : 2
# Registers                                            : 115
 Flip-Flops                                            : 115
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <s_readingMemState[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 init     | 00
 reading  | 01
 ready    | 10
 end_read | 11
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <s_consumerState[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 init    | 00
 req     | 01
 waiting | 10
 ready   | 11
---------------------

Optimizing unit <ImagePatchReader> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ImagePatchReader, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 134
 Flip-Flops                                            : 134

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ImagePatchReader.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 191
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 6
#      LUT3                        : 42
#      LUT4                        : 40
#      LUT5                        : 17
#      LUT6                        : 14
#      MUXCY                       : 33
#      MUXF7                       : 2
#      XORCY                       : 35
# FlipFlops/Latches                : 134
#      FD                          : 1
#      FDE                         : 40
#      FDR                         : 6
#      FDRE                        : 87
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 159
#      IBUF                        : 46
#      OBUF                        : 113

Device utilization summary:
---------------------------

Selected Device : 7z020clg400-2 


Slice Logic Utilization: 
 Number of Slice Registers:             134  out of  106400     0%  
 Number of Slice LUTs:                  120  out of  53200     0%  
    Number used as Logic:               120  out of  53200     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    189
   Number with an unused Flip Flop:      55  out of    189    29%  
   Number with an unused LUT:            69  out of    189    36%  
   Number of fully used LUT-FF pairs:    65  out of    189    34%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                         162
 Number of bonded IOBs:                 160  out of    125   128% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 134   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.142ns (Maximum Frequency: 466.875MHz)
   Minimum input arrival time before clock: 1.808ns
   Maximum output required time after clock: 1.797ns
   Maximum combinational path delay: 2.117ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.142ns (frequency: 466.875MHz)
  Total number of paths / destination ports: 4896 / 253
-------------------------------------------------------------------------
Delay:               2.142ns (Levels of Logic = 33)
  Source:            row_counter_3 (FF)
  Destination:       s_mem_addr_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: row_counter_3 to s_mem_addr_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.236   0.550  row_counter_3 (row_counter_3)
     LUT4:I0->O            6   0.043   0.378  PWR_6_o_row_counter[3]_equal_12_o<3>1_1 (PWR_6_o_row_counter[3]_equal_12_o<3>1)
     LUT4:I3->O            1   0.043   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_lut<1> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_lut<1>)
     MUXCY:S->O            1   0.238   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<1> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<2> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<3> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<4> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<5> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<6> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<7> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<8> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<9> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<10> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<11> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<12> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<13> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<13>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<14> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<14>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<15> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<15>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<16> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<16>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<17> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<17>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<18> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<18>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<19> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<19>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<20> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<20>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<21> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<21>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<22> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<22>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<23> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<23>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<24> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<24>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<25> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<25>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<26> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<26>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<27> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<27>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<28> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<28>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<29> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<29>)
     MUXCY:CI->O           0   0.014   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<30> (Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_cy<30>)
     XORCY:CI->O           1   0.262   0.000  Mmux_s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT_rs_xor<31> (s_readingMemState[1]_s_mem_addr[31]_wide_mux_24_OUT<31>)
     FDE:D                    -0.000          s_mem_addr_31
    ----------------------------------------
    Total                      2.142ns (1.213ns logic, 0.928ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1168 / 176
-------------------------------------------------------------------------
Offset:              1.808ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       s_mem_addr_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to s_mem_addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.000   0.664  rst_IBUF (rst_IBUF)
     LUT4:I0->O            5   0.043   0.428  _n0317_inv21 (_n0317_inv2)
     LUT4:I2->O           32   0.043   0.469  _n0317_inv1 (_n0317_inv)
     FDE:CE                    0.161          s_mem_addr_0
    ----------------------------------------
    Total                      1.808ns (0.247ns logic, 1.561ns route)
                                       (13.7% logic, 86.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 123 / 113
-------------------------------------------------------------------------
Offset:              1.797ns (Levels of Logic = 3)
  Source:            sAddrKernel_3 (FF)
  Destination:       addrKernel<5> (PAD)
  Source Clock:      clk rising

  Data Path: sAddrKernel_3 to addrKernel<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.236   0.636  sAddrKernel_3 (sAddrKernel_3)
     LUT6:I0->O            2   0.043   0.500  Maddsub_kptScale[5]_PWR_6_o_MuLt_108_OUT_Madd_cy<3>11 (Maddsub_kptScale[5]_PWR_6_o_MuLt_108_OUT_Madd_cy<3>)
     LUT5:I2->O            1   0.043   0.339  Maddsub_kptScale[5]_PWR_6_o_MuLt_108_OUT_Madd_xor<5>11 (addrKernel_5_OBUF)
     OBUF:I->O                 0.000          addrKernel_5_OBUF (addrKernel<5>)
    ----------------------------------------
    Total                      1.797ns (0.322ns logic, 1.476ns route)
                                       (17.9% logic, 82.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 33 / 5
-------------------------------------------------------------------------
Delay:               2.117ns (Levels of Logic = 6)
  Source:            kptScale<0> (PAD)
  Destination:       addrKernel<5> (PAD)

  Data Path: kptScale<0> to addrKernel<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.000   0.428  kptScale_0_IBUF (kptScale_0_IBUF)
     LUT2:I0->O            1   0.043   0.000  Maddsub_kptScale[5]_PWR_6_o_MuLt_108_OUT_Madd1_lut<3> (Maddsub_kptScale[5]_PWR_6_o_MuLt_108_OUT_Madd1_lut<3>)
     XORCY:LI->O           2   0.112   0.608  Maddsub_kptScale[5]_PWR_6_o_MuLt_108_OUT_Madd1_xor<3> (Maddsub_kptScale[5]_PWR_6_o_MuLt_108_OUT_3)
     LUT6:I1->O            2   0.043   0.500  Maddsub_kptScale[5]_PWR_6_o_MuLt_108_OUT_Madd_cy<3>11 (Maddsub_kptScale[5]_PWR_6_o_MuLt_108_OUT_Madd_cy<3>)
     LUT5:I2->O            1   0.043   0.339  Maddsub_kptScale[5]_PWR_6_o_MuLt_108_OUT_Madd_xor<5>11 (addrKernel_5_OBUF)
     OBUF:I->O                 0.000          addrKernel_5_OBUF (addrKernel<5>)
    ----------------------------------------
    Total                      2.117ns (0.241ns logic, 1.876ns route)
                                       (11.4% logic, 88.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.142|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 10.51 secs
 
--> 


Total memory usage is 531108 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

