Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Dec 15 22:15:54 2021

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   debug_add<0>_IBUF
   debug_add<1>_IBUF
   debug_add<2>_IBUF
   debug_add<3>_IBUF


