Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\chang\Desktop\EE371\lab4\nios2.qsys --block-symbol-file --output-directory=C:\Users\chang\Desktop\EE371\lab4\nios2 --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab4/nios2.qsys
Progress: Reading input file
Progress: Adding busInput [altera_avalon_pio 17.1]
Progress: Parameterizing module busInput
Progress: Adding busOuput [altera_avalon_pio 17.1]
Progress: Parameterizing module busOuput
Progress: Adding charRec [altera_avalon_pio 17.1]
Progress: Parameterizing module charRec
Progress: Adding charSent [altera_avalon_pio 17.1]
Progress: Parameterizing module charSent
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 17.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 17.1]
Progress: Parameterizing module led_pio
Progress: Adding loadi [altera_avalon_pio 17.1]
Progress: Parameterizing module loadi
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_mem
Progress: Adding switches07 [altera_avalon_pio 17.1]
Progress: Parameterizing module switches07
Progress: Adding transEn [altera_avalon_pio 17.1]
Progress: Parameterizing module transEn
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2.busInput: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.charRec: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.charSent: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios2.switches07: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\chang\Desktop\EE371\lab4\nios2.qsys --synthesis=VERILOG --output-directory=C:\Users\chang\Desktop\EE371\lab4\nios2\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab4/nios2.qsys
Progress: Reading input file
Progress: Adding busInput [altera_avalon_pio 17.1]
Progress: Parameterizing module busInput
Progress: Adding busOuput [altera_avalon_pio 17.1]
Progress: Parameterizing module busOuput
Progress: Adding charRec [altera_avalon_pio 17.1]
Progress: Parameterizing module charRec
Progress: Adding charSent [altera_avalon_pio 17.1]
Progress: Parameterizing module charSent
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 17.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 17.1]
Progress: Parameterizing module led_pio
Progress: Adding loadi [altera_avalon_pio 17.1]
Progress: Parameterizing module loadi
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_mem
Progress: Adding switches07 [altera_avalon_pio 17.1]
Progress: Parameterizing module switches07
Progress: Adding transEn [altera_avalon_pio 17.1]
Progress: Parameterizing module transEn
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2.busInput: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.charRec: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.charSent: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios2.switches07: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2: Generating nios2 "nios2" for QUARTUS_SYNTH
Info: busInput: Starting RTL generation for module 'nios2_busInput'
Info: busInput:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_busInput --dir=C:/Users/chang/AppData/Local/Temp/alt7680_1287315632343159840.dir/0002_busInput_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/chang/AppData/Local/Temp/alt7680_1287315632343159840.dir/0002_busInput_gen//nios2_busInput_component_configuration.pl  --do_build_sim=0  ]
Info: busInput: Done RTL generation for module 'nios2_busInput'
Info: busInput: "nios2" instantiated altera_avalon_pio "busInput"
Info: busOuput: Starting RTL generation for module 'nios2_busOuput'
Info: busOuput:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_busOuput --dir=C:/Users/chang/AppData/Local/Temp/alt7680_1287315632343159840.dir/0003_busOuput_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/chang/AppData/Local/Temp/alt7680_1287315632343159840.dir/0003_busOuput_gen//nios2_busOuput_component_configuration.pl  --do_build_sim=0  ]
Info: busOuput: Done RTL generation for module 'nios2_busOuput'
Info: busOuput: "nios2" instantiated altera_avalon_pio "busOuput"
Info: charRec: Starting RTL generation for module 'nios2_charRec'
Info: charRec:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_charRec --dir=C:/Users/chang/AppData/Local/Temp/alt7680_1287315632343159840.dir/0004_charRec_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/chang/AppData/Local/Temp/alt7680_1287315632343159840.dir/0004_charRec_gen//nios2_charRec_component_configuration.pl  --do_build_sim=0  ]
Info: charRec: Done RTL generation for module 'nios2_charRec'
Info: charRec: "nios2" instantiated altera_avalon_pio "charRec"
Info: cpu: "nios2" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'nios2_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_jtag_uart --dir=C:/Users/chang/AppData/Local/Temp/alt7680_1287315632343159840.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/chang/AppData/Local/Temp/alt7680_1287315632343159840.dir/0005_jtag_uart_gen//nios2_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios2_jtag_uart'
Info: jtag_uart: "nios2" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: loadi: Starting RTL generation for module 'nios2_loadi'
Info: loadi:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_loadi --dir=C:/Users/chang/AppData/Local/Temp/alt7680_1287315632343159840.dir/0006_loadi_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/chang/AppData/Local/Temp/alt7680_1287315632343159840.dir/0006_loadi_gen//nios2_loadi_component_configuration.pl  --do_build_sim=0  ]
Info: loadi: Done RTL generation for module 'nios2_loadi'
Info: loadi: "nios2" instantiated altera_avalon_pio "loadi"
Info: onchip_mem: Starting RTL generation for module 'nios2_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_onchip_mem --dir=C:/Users/chang/AppData/Local/Temp/alt7680_1287315632343159840.dir/0007_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/chang/AppData/Local/Temp/alt7680_1287315632343159840.dir/0007_onchip_mem_gen//nios2_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'nios2_onchip_mem'
Info: onchip_mem: "nios2" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios2" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios2" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios2_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_cpu_cpu --dir=C:/Users/chang/AppData/Local/Temp/alt7680_1287315632343159840.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/chang/AppData/Local/Temp/alt7680_1287315632343159840.dir/0010_cpu_gen//nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.05.29 15:00:30 (*) Starting Nios II generation
Info: cpu: # 2018.05.29 15:00:30 (*)   Checking for plaintext license.
Info: cpu: # 2018.05.29 15:00:32 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2018.05.29 15:00:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.05.29 15:00:32 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.05.29 15:00:32 (*)   Plaintext license not found.
Info: cpu: # 2018.05.29 15:00:32 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2018.05.29 15:00:32 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.05.29 15:00:32 (*)   Creating all objects for CPU
Info: cpu: # 2018.05.29 15:00:34 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.05.29 15:00:34 (*)   Creating plain-text RTL
Info: cpu: # 2018.05.29 15:00:35 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios2_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/chang/Desktop/EE371/lab4/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/chang/Desktop/EE371/lab4/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/chang/Desktop/EE371/lab4/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios2: Done "nios2" with 30 modules, 43 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
