/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [15:0] _04_;
  wire [4:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [19:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [20:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire [8:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = ~(celloutsig_0_13z | celloutsig_0_24z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z | in_data[188]);
  assign celloutsig_0_13z = ~(celloutsig_0_12z | in_data[28]);
  assign celloutsig_0_24z = ~(celloutsig_0_21z | in_data[3]);
  assign celloutsig_1_0z = ~((in_data[153] | in_data[111]) & in_data[146]);
  assign celloutsig_1_10z = ~((celloutsig_1_9z | _00_) & celloutsig_1_7z);
  assign celloutsig_1_19z = ~((celloutsig_1_3z | celloutsig_1_9z) & celloutsig_1_8z);
  assign celloutsig_0_4z = ~((_01_ | celloutsig_0_2z) & (_01_ | _02_));
  assign celloutsig_1_18z = ~((celloutsig_1_1z | celloutsig_1_16z) & (celloutsig_1_9z | celloutsig_1_7z));
  assign celloutsig_0_22z = ~((celloutsig_0_14z | in_data[62]) & (celloutsig_0_17z | celloutsig_0_16z));
  assign celloutsig_1_16z = ~(celloutsig_1_10z ^ celloutsig_1_2z);
  assign celloutsig_0_12z = ~(celloutsig_0_1z[2] ^ celloutsig_0_4z);
  assign celloutsig_0_16z = ~(celloutsig_0_6z ^ celloutsig_0_12z);
  reg [15:0] _18_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 16'h0000;
    else _18_ <= { in_data[110:98], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign { _04_[15:13], _00_, _04_[11:0] } = _18_;
  reg [4:0] _19_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _19_ <= 5'h00;
    else _19_ <= celloutsig_0_0z;
  assign { _03_[4], _02_, _01_, _03_[1:0] } = _19_;
  assign celloutsig_1_6z = { _04_[13], _00_, _04_[11:0], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z } & { in_data[157:141], celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[149:142] > _04_[7:0];
  assign celloutsig_1_7z = in_data[164:162] > { in_data[163:162], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_6z[10:8], celloutsig_1_8z, celloutsig_1_0z, _04_[15:13], _00_, _04_[11:0] } > { celloutsig_1_6z[3:1], celloutsig_1_8z, _04_[15:13], _00_, _04_[11:0], celloutsig_1_7z };
  assign celloutsig_0_11z = { in_data[86:77], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_6z } > { in_data[33:17], celloutsig_0_6z };
  assign celloutsig_1_2z = { in_data[119], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } < { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_14z = { celloutsig_0_0z[4:1], celloutsig_0_6z } < { celloutsig_0_1z[6:3], celloutsig_0_12z };
  assign celloutsig_0_31z = in_data[29:26] * celloutsig_0_10z;
  assign celloutsig_0_34z = { celloutsig_0_19z[5:2], celloutsig_0_31z, celloutsig_0_17z } * { celloutsig_0_25z[19:12], celloutsig_0_24z };
  assign celloutsig_0_10z = celloutsig_0_7z[4:1] * { _03_[4], _02_, _01_, _03_[1] };
  assign celloutsig_0_17z = celloutsig_0_8z[1] & in_data[0];
  assign celloutsig_0_20z = celloutsig_0_17z & celloutsig_0_1z[11];
  assign celloutsig_0_21z = celloutsig_0_1z[3] & celloutsig_0_19z[1];
  assign celloutsig_1_1z = ^ { in_data[126:117], celloutsig_1_0z };
  assign celloutsig_1_8z = ^ celloutsig_1_6z[11:4];
  assign celloutsig_0_9z = ^ { celloutsig_0_7z[4:1], celloutsig_0_8z };
  assign celloutsig_0_2z = ^ { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_1z[19], 1'h1, celloutsig_0_4z } << celloutsig_0_0z[4:2];
  assign celloutsig_0_1z = { in_data[81:77], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } << in_data[54:35];
  assign celloutsig_0_18z = celloutsig_0_10z[2:0] << { in_data[5:4], celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[78:74] >> in_data[57:53];
  assign celloutsig_0_7z = celloutsig_0_1z[10:6] >> in_data[92:88];
  assign celloutsig_0_19z = { celloutsig_0_11z, celloutsig_0_0z } >> { _02_, _01_, _03_[1], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_16z };
  assign celloutsig_0_25z = { celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_24z, 1'h1, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_0z } >> { in_data[84:72], celloutsig_0_16z, _03_[4], _02_, _01_, _03_[1:0], celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_6z = ~((_03_[4] & celloutsig_0_0z[3]) | _02_);
  assign _03_[3:2] = { _02_, _01_ };
  assign _04_[12] = _00_;
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
