// Seed: 1447234799
module module_0;
  wire id_1;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    output uwire id_2,
    input wor id_3,
    input supply1 id_4,
    input uwire id_5,
    output tri1 id_6,
    output wire id_7,
    input wor id_8
);
  uwire id_10 = 1'b0;
  wire  id_11;
  wire  id_12;
  assign id_12 = id_4;
  genvar id_13;
  wire id_14;
  wire id_15;
  wire  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ;
  module_0 modCall_1 ();
endmodule
