Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Dec 27 14:10:47 2019
| Host         : LAPTOP-ATT53B95 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file i2s_playback_control_sets_placed.rpt
| Design       : i2s_playback
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    41 |
| Unused register locations in slices containing registers |    75 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           22 |
| No           | No                    | Yes                    |             148 |           54 |
| No           | Yes                   | No                     |              40 |           12 |
| Yes          | No                    | No                     |             422 |          335 |
| Yes          | No                    | Yes                    |           33077 |         6833 |
| Yes          | Yes                   | No                     |             603 |          155 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+----------------+
|       Clock Signal       |                                           Enable Signal                                           |                                   Set/Reset Signal                                   | Slice Load Count | Bel Load Count |
+--------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+----------------+
|  i2s_clock/inst/clk_out1 | unit_i2s/l_out_next[31]                                                                           | reset_n_IBUF_BUFG                                                                    |                1 |              1 |
|  clock_IBUF              |                                                                                                   |                                                                                      |                1 |              3 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectBANKFILTER/Unit_FIR_Filter_bankfilter_R/U1/cuenta_reg[3]_i_2__0_n_0 | unit_digital_efects/Unit_EfectBANKFILTER/Unit_FIR_Filter_bankfilter_R/U1/cuenta_next |                2 |              4 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectBANKFILTER/Unit_FIR_Filter_bankfilter_L/U1/cuenta_reg[3]_i_2_n_0    | unit_digital_efects/Unit_EfectBANKFILTER/Unit_FIR_Filter_bankfilter_L/U1/cuenta_next |                2 |              4 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectBANKFILTER/Unit_sine_wave_bankfilter/table_index_0                  | reset_n_IBUF_BUFG                                                                    |                3 |              7 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectCHORUS/Unit_sine_wave_chorus/table_index                            | reset_n_IBUF_BUFG                                                                    |                3 |              7 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectVIBRATO/Unit_sine_wave/table_index                                  | reset_n_IBUF_BUFG                                                                    |                3 |              7 |
|  i2s_clock/inst/clk_out1 |                                                                                                   | unit_digital_efects/Unit_EfectLOOPER/dina_reg[7]_i_1_n_0                             |                4 |              8 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectCOMPRESSOR/l_data_out_aux                                           | reset_n_IBUF_BUFG                                                                    |                6 |             16 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectCOMPRESSOR/r_data_out_aux                                           | reset_n_IBUF_BUFG                                                                    |                5 |             16 |
|  i2s_clock/inst/clk_out1 | unit_i2s/l_out_next[30]                                                                           | reset_n_IBUF_BUFG                                                                    |               11 |             16 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectOVERDRIVE/l_data_out_aux                                            | reset_n_IBUF_BUFG                                                                    |                5 |             16 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectOVERDRIVE/r_data_out_aux                                            | reset_n_IBUF_BUFG                                                                    |                6 |             16 |
|  i2s_clock/inst/clk_out1 | unit_i2s/r_out_next[30]                                                                           | reset_n_IBUF_BUFG                                                                    |                7 |             16 |
|  i2s_clock/inst/clk_out1 | unit_i2s/addra_max_reg_reg[0]                                                                     | reset_n_IBUF_BUFG                                                                    |                6 |             19 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectLOOPER/addra_reg[18]_i_1_n_0                                        |                                                                                      |                6 |             19 |
|  clock_IBUF              |                                                                                                   | reset_n_IBUF_BUFG                                                                    |                6 |             20 |
|  i2s_clock/inst/clk_out1 | unit_i2s/r_in_next                                                                                | reset_n_IBUF_BUFG                                                                    |               11 |             31 |
|  i2s_clock/inst/clk_out1 | unit_i2s/l_in_next                                                                                | reset_n_IBUF_BUFG                                                                    |               10 |             31 |
|  i2s_clock/inst/clk_out1 | unit_digital_efects/Unit_EfectBANKFILTER/Unit_FIR_Filter_bankfilter_L/U1/E[0]                     | reset_n_IBUF_BUFG                                                                    |               11 |             32 |
|  i2s_clock/inst/clk_out1 | unit_i2s/E[0]                                                                                     | reset_n_IBUF_BUFG                                                                    |               21 |             32 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_COMPRESSOR6_out                                                                | reset_n_IBUF_BUFG                                                                    |               11 |             32 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_OVERDRIVE18_out                                                                | reset_n_IBUF_BUFG                                                                    |               13 |             32 |
|  i2s_clock/inst/clk_out1 | unit_i2s/l_data_in_next_reg[15]_1                                                                 | unit_i2s/l_data_in_next_reg[15]_0                                                    |               11 |             32 |
|  i2s_clock/inst/clk_out1 | unit_i2s/l_data_in_next_reg[15]_3                                                                 | unit_i2s/l_data_in_next_reg[15]_2                                                    |               10 |             32 |
|  i2s_clock/inst/clk_out1 | unit_i2s/r_data_out_reg[0][0]                                                                     | reset_n_IBUF_BUFG                                                                    |               14 |             32 |
|  i2s_clock/inst/clk_out1 |                                                                                                   |                                                                                      |               21 |             32 |
|  i2s_clock/inst/clk_out1 |                                                                                                   | reset_n_IBUF_BUFG                                                                    |               56 |            160 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_VIBRATO                                                                        |                                                                                      |               66 |            210 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_BANKFILTER                                                                     | reset_n_IBUF_BUFG                                                                    |              124 |            512 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_REVERB                                                                         | reset_n_IBUF_BUFG                                                                    |              114 |            593 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_CHORUS                                                                         |                                                                                      |              168 |            596 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_REVERB_PARAMETRIZADO                                                           | reset_n_IBUF_BUFG                                                                    |              225 |            846 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_REVERB                                                                         |                                                                                      |              310 |           1054 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_REVERB_PARAMETRIZADO                                                           |                                                                                      |              945 |           3213 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_DELAY15_out                                                                    |                                                                                      |              954 |           3780 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_DELAY15_out                                                                    | reset_n_IBUF_BUFG                                                                    |              703 |           4061 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_ECO                                                                            | reset_n_IBUF_BUFG                                                                    |              844 |           5093 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_VIBRATO                                                                        | reset_n_IBUF_BUFG                                                                    |             1941 |           9491 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_ECO                                                                            |                                                                                      |             2464 |           9796 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_CHORUS                                                                         | reset_n_IBUF_BUFG                                                                    |             2865 |          12653 |
+--------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 4      |                     2 |
| 7      |                     3 |
| 8      |                     1 |
| 16+    |                    33 |
+--------+-----------------------+


