verilog xil_defaultlib --include "../../../../Final_RSA.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../Final_RSA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ipshared/8a34/hdl/RSA_Update_v1_0_S00_AXI.v" \

sv xil_defaultlib --include "../../../../Final_RSA.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../Final_RSA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ipshared/8a34/src/RSA_Top.sv" \
"../../../bd/design_1/ipshared/8a34/src/inverter_custom.sv" \
"../../../bd/design_1/ipshared/8a34/src/mod_custom.sv" \
"../../../bd/design_1/ipshared/8a34/src/mod_exponent.sv" \

verilog xil_defaultlib --include "../../../../Final_RSA.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../Final_RSA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ipshared/8a34/hdl/RSA_Update_v1_0.v" \
"../../../bd/design_1/ip/design_1_RSA_Update_0_0/sim/design_1_RSA_Update_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
