<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DA14531 SDK6: E:/SDKCITA/workspace/Release_Build_MANUAL/SDK_585/sdk/platform/utilities/otp_hdr/otp_hdr.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DA14531 SDK6
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_5d450721f7eb23fcd7fddd0151f70c39.html">platform</a></li><li class="navelem"><a class="el" href="dir_2858809e24d6e3a71b225f356b8db576.html">utilities</a></li><li class="navelem"><a class="el" href="dir_66de154e8f5aefc21ce25fd07be8bf4b.html">otp_hdr</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">otp_hdr.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="otp__hdr_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef _OTP_HDR_H_</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define _OTP_HDR_H_</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * INCLUDE FILES</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> ****************************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;datasheet.h&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_8h.html">arch.h</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> * DEFINES</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> ****************************************************************************************</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#if defined (__DA14531__) || defined (__DA14535__)</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structotp__hdr.html">   57</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structotp__hdr.html">otp_hdr</a> {</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structotp__hdr.html#aaa6b1471979f1e7cc36268906f799cb6">   58</a></span>&#160;    uint32_t <a class="code" href="structotp__hdr.html#aaa6b1471979f1e7cc36268906f799cb6">app_prog_flag1</a>;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structotp__hdr.html#afa196ad45cadcf382f50f108de5c73b5">   59</a></span>&#160;    uint32_t <a class="code" href="structotp__hdr.html#afa196ad45cadcf382f50f108de5c73b5">app_prog_flag2</a>;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structotp__hdr.html#a26f09b5020b8b3b723e68b6f813a16fc">   60</a></span>&#160;    uint32_t <a class="code" href="structotp__hdr.html#a26f09b5020b8b3b723e68b6f813a16fc">boot_config</a>;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structotp__hdr.html#a433e8d96f6b1b2844539603f50fbed01">   61</a></span>&#160;    uint32_t <a class="code" href="structotp__hdr.html#a433e8d96f6b1b2844539603f50fbed01">boot_mapping</a>;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structotp__hdr.html#adc722e296090b023640e24610a7521eb">   62</a></span>&#160;    uint32_t <a class="code" href="structotp__hdr.html#adc722e296090b023640e24610a7521eb">package</a>;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="structotp__hdr.html#ab3a0254ea5958b97b1d7efe6a1930958">   63</a></span>&#160;    uint32_t <a class="code" href="structotp__hdr.html#ab3a0254ea5958b97b1d7efe6a1930958">bdaddr_part1</a>;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structotp__hdr.html#aa80bf036118b47cd75f88c58428bc512">   64</a></span>&#160;    uint32_t <a class="code" href="structotp__hdr.html#aa80bf036118b47cd75f88c58428bc512">bdaddr_part2</a>;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structotp__hdr.html#aa5c800581608327ec5fa6564c6899a0b">   65</a></span>&#160;    uint32_t <a class="code" href="structotp__hdr.html#aa5c800581608327ec5fa6564c6899a0b">otp_dma_length</a>;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structotp__hdr.html#a3baeb8aad33c0686439ba1f71695d7e7">   66</a></span>&#160;    uint32_t <a class="code" href="structotp__hdr.html#a3baeb8aad33c0686439ba1f71695d7e7">position</a>;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="structotp__hdr.html#afbf269276d325042e8670b19df17812d">   67</a></span>&#160;    uint32_t <a class="code" href="structotp__hdr.html#afbf269276d325042e8670b19df17812d">tester</a>;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structotp__hdr.html#ae41b8c5dc8540458c17830d58e269af7">   68</a></span>&#160;    uint32_t <a class="code" href="structotp__hdr.html#ae41b8c5dc8540458c17830d58e269af7">timestamp</a>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    uint32_t reserved1;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    uint32_t reserved2;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    uint32_t reserved3;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    uint32_t reserved4;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    uint32_t reserved5;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;};</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">   79</a></span>&#160;<span class="preprocessor">#define MEMORY_OTP_BASE         (0x07F80000)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#if defined (__DA14535__)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define MEMORY_OTP_END          (0x07F83000)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#elif defined (__DA14531__)</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___o_t_p___h_e_a_d_e_r.html#ga91237e5b0b8a5b9db114ea6c76757170">   83</a></span>&#160;<span class="preprocessor">#define MEMORY_OTP_END          (0x07F88000)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define MEMORY_OTP_END          (0x07F90000)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___o_t_p___h_e_a_d_e_r.html#gac12e356f002a023b4cd0b8429f028e01">   93</a></span>&#160;<span class="preprocessor">#define MEMORY_OTP_SIZE         (MEMORY_OTP_END - MEMORY_OTP_BASE)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#if defined (__DA14531__) || defined (__DA14535__)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#if defined (__DA14535__)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * DA14535: OTP header field offsets from OTP memory starting address</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define OTP_HDR_BASE_OFFSET                 (0x2FC0)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define OTP_HDR_RESERVED_OFFSET             (0x2FEC)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define OTP_HDR_TIMESTAMP_OFFSET            (0x2FE8)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define OTP_HDR_TESTER_OFFSET               (0x2FE4)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define OTP_HDR_POSITION_OFFSET             (0x2FE0)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define OTP_HDR_OTP_DMA_LENGTH_OFFSET       (0x2FDC)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define OTP_HDR_BDADDR_OFFSET               (0x2FD4)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define OTP_HDR_PACKAGE_OFFSET              (0x2FD0)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define OTP_HDR_BOOT_MAPPING_OFFSET         (0x2FCC)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define OTP_HDR_BOOT_CONFIG_OFFSET          (0x2FC8)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define OTP_HDR_APP_PROG_FLAG2_OFFSET       (0x2FC4)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define OTP_HDR_APP_PROG_FLAG1_OFFSET       (0x2FC0)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#elif defined (__DA14531__)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> * DA14531: OTP header field offsets from OTP memory starting address</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___o_t_p___h_e_a_d_e_r.html#gaf4c2f8b614e411c08fbf5a7f973da2c4">  134</a></span>&#160;<span class="preprocessor">#define OTP_HDR_BASE_OFFSET                 (0x7FC0)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___o_t_p___h_e_a_d_e_r.html#gafc6edd8227a68c9a3241edfd589fb534">  137</a></span>&#160;<span class="preprocessor">#define OTP_HDR_RESERVED_OFFSET             (0x7FEC)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define OTP_HDR_TIMESTAMP_OFFSET            (0x7FE8)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define OTP_HDR_TESTER_OFFSET               (0x7FE4)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define OTP_HDR_POSITION_OFFSET             (0x7FE0)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define OTP_HDR_OTP_DMA_LENGTH_OFFSET       (0x7FDC)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define OTP_HDR_BDADDR_OFFSET               (0x7FD4)</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define OTP_HDR_PACKAGE_OFFSET              (0x7FD0)</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define OTP_HDR_BOOT_MAPPING_OFFSET         (0x7FCC)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define OTP_HDR_BOOT_CONFIG_OFFSET          (0x7FC8)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define OTP_HDR_APP_PROG_FLAG2_OFFSET       (0x7FC4)</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define OTP_HDR_APP_PROG_FLAG1_OFFSET       (0x7FC0)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> * DA14531/535: OTP header field memory addresses</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___o_t_p___h_e_a_d_e_r.html#gadf90cd354457ad1a6458ff046226864f">  163</a></span>&#160;<span class="preprocessor">#define OTP_HDR_BASE_ADDR               (MEMORY_OTP_BASE + OTP_HDR_BASE_OFFSET)</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___o_t_p___h_e_a_d_e_r.html#gaece1553141896b40506260f26deca14d">  165</a></span>&#160;<span class="preprocessor">#define OTP_HDR_RESERVED_ADDR           (MEMORY_OTP_BASE + OTP_HDR_RESERVED_OFFSET)</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___o_t_p___h_e_a_d_e_r.html#gaa5020a61eebdc46db7c7681a7ff345fe">  166</a></span>&#160;<span class="preprocessor">#define OTP_HDR_TIMESTAMP_ADDR          (MEMORY_OTP_BASE + OTP_HDR_TIMESTAMP_OFFSET)</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___o_t_p___h_e_a_d_e_r.html#ga4db2e96e731ad00cb7bc8ef44277401e">  167</a></span>&#160;<span class="preprocessor">#define OTP_HDR_TESTER_ADDR             (MEMORY_OTP_BASE + OTP_HDR_TESTER_OFFSET)</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___o_t_p___h_e_a_d_e_r.html#ga5721588bba0d920f064071a164405959">  168</a></span>&#160;<span class="preprocessor">#define OTP_HDR_POSITION_ADDR           (MEMORY_OTP_BASE + OTP_HDR_POSITION_OFFSET)</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___o_t_p___h_e_a_d_e_r.html#ga56b51b00a986365fcc2b0dbf620f691a">  169</a></span>&#160;<span class="preprocessor">#define OTP_HDR_OTP_DMA_LENGTH_ADDR     (MEMORY_OTP_BASE + OTP_HDR_OTP_DMA_LENGTH_OFFSET)</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___o_t_p___h_e_a_d_e_r.html#ga0e1621b43c75f528ecad0dbff9e79b87">  170</a></span>&#160;<span class="preprocessor">#define OTP_HDR_BDADDR_ADDR             (MEMORY_OTP_BASE + OTP_HDR_BDADDR_OFFSET)</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___o_t_p___h_e_a_d_e_r.html#gaa31fe5ee9353b97614bad03994fea02b">  171</a></span>&#160;<span class="preprocessor">#define OTP_HDR_PACKAGE_ADDR            (MEMORY_OTP_BASE + OTP_HDR_PACKAGE_OFFSET)</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___o_t_p___h_e_a_d_e_r.html#gaa4be293843bb36df54a3f43e550d2d82">  172</a></span>&#160;<span class="preprocessor">#define OTP_HDR_BOOT_MAPPING_ADDR       (MEMORY_OTP_BASE + OTP_HDR_BOOT_MAPPING_OFFSET)</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___o_t_p___h_e_a_d_e_r.html#gae06e69d87d70fffe272ccf0abb432814">  173</a></span>&#160;<span class="preprocessor">#define OTP_HDR_BOOT_CONFIG_ADDR        (MEMORY_OTP_BASE + OTP_HDR_BOOT_CONFIG_OFFSET)</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___o_t_p___h_e_a_d_e_r.html#gabf0eacdff59c9cc2f414a4b29d54f16b">  174</a></span>&#160;<span class="preprocessor">#define OTP_HDR_APP_PROG_FLAG2_ADDR     (MEMORY_OTP_BASE + OTP_HDR_APP_PROG_FLAG2_OFFSET)</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___o_t_p___h_e_a_d_e_r.html#ga2f6151e935b757511f975ae1be7440a1">  175</a></span>&#160;<span class="preprocessor">#define OTP_HDR_APP_PROG_FLAG1_ADDR     (MEMORY_OTP_BASE + OTP_HDR_APP_PROG_FLAG1_OFFSET)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> * DA14585/DA14586: OTP header field offsets from OTP memory starting address</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define OTP_HDR_BASE_OFFSET                 (0xFE00)</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define OTP_HDR_SWD_ENABLE_OFFSET           (0xFFF8)</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define OTP_HDR_OTP_DMA_LENGTH_OFFSET       (0xFFF0)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define OTP_HDR_RESERVED1_OFFSET            (0xFFE8)</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define OTP_HDR_RESERVED3_OFFSET            (0xFFB8)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define OTP_HDR_COMPANY_NUMBER_OFFSET       (0xFFB0)</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define OTP_HDR_BDADDR_OFFSET               (0xFFA8)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define OTP_HDR_SIGN_ALG_SEL_OFFSET         (0xFFA0)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define OTP_HDR_SIGN_CUST_CODE_OFFSET       (0xFF28)</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define OTP_HDR_TRIM_VCO_OFFSET             (0xFF20)</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define OTP_HDR_TRIM_XTAL16M_OFFSET         (0xFF18)</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define OTP_HDR_TRIM_RC16M_OFFSET           (0xFF10)</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define OTP_HDR_TRIM_BANDGAP_OFFSET         (0xFF08)</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define OTP_HDR_TRIM_RFIO_CAP_OFFSET        (0xFF00)</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define OTP_HDR_TRIM_LNA_OFFSET             (0xFEF8)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define OTP_HDR_CALIBRATION_FLAGS_OFFSET    (0xFEF0)</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define OTP_HDR_SLEEP_CLK_SOURCE_OFFSET     (0xFEE8)</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define OTP_HDR_PACKAGE_OFFSET              (0xFEE0)</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define OTP_HDR_RESERVED2_OFFSET            (0xFEC8)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define OTP_HDR_BOOT_MAPPING_OFFSET         (0xFEC0)</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define OTP_HDR_UART_STX_TO_OFFSET          (0xFEB8)</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define OTP_HDR_OTP_CONTROL_OFFSET          (0xFEB0)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define OTP_HDR_CUSTOMER_FIELD_OFFSET       (0xFE20)</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define OTP_HDR_CRC_TRIM_CAL_OFFSET         (0xFE18)</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define OTP_HDR_IQ_TRIM_VALUE_OFFSET        (0xFE10)</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define OTP_HDR_APP_PROG_FLAG2_OFFSET       (0xFE08)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define OTP_HDR_APP_PROG_FLAG1_OFFSET       (0xFE00)</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"> * DA14585/DA14586: OTP header field memory addresses</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define OTP_HDR_BASE_ADDR               (MEMORY_OTP_BASE + OTP_HDR_BASE_OFFSET)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define OTP_HDR_SWD_ENABLE_ADDR         (MEMORY_OTP_BASE + OTP_HDR_SWD_ENABLE_OFFSET)</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define OTP_HDR_OTP_DMA_LENGTH_ADDR     (MEMORY_OTP_BASE + OTP_HDR_OTP_DMA_LENGTH_OFFSET)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define OTP_HDR_RESERVED1_ADDR          (MEMORY_OTP_BASE + OTP_HDR_RESERVED1_OFFSET)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define OTP_HDR_RESERVED3_ADDR          (MEMORY_OTP_BASE + OTP_HDR_RESERVED3_OFFSET)</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define OTP_HDR_COMPANY_NUMBER_ADDR     (MEMORY_OTP_BASE + OTP_HDR_COMPANY_NUMBER_OFFSET)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define OTP_HDR_BDADDR_ADDR             (MEMORY_OTP_BASE + OTP_HDR_BDADDR_OFFSET)</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define OTP_HDR_SIGN_ALG_SEL_ADDR       (MEMORY_OTP_BASE + OTP_HDR_SIGN_ALG_SEL_OFFSET)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define OTP_HDR_SIGN_CUST_CODE_ADDR     (MEMORY_OTP_BASE + OTP_HDR_SIGN_CUST_CODE_OFFSET)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define OTP_HDR_TRIM_VCO_ADDR           (MEMORY_OTP_BASE + OTP_HDR_TRIM_VCO_OFFSET)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define OTP_HDR_TRIM_XTAL16M_ADDR       (MEMORY_OTP_BASE + OTP_HDR_TRIM_XTAL16M_OFFSET)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define OTP_HDR_TRIM_RC16M_ADDR         (MEMORY_OTP_BASE + OTP_HDR_TRIM_RC16M_OFFSET)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define OTP_HDR_TRIM_BANDGAP_ADDR       (MEMORY_OTP_BASE + OTP_HDR_TRIM_BANDGAP_OFFSET)</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define OTP_HDR_TRIM_RFIO_CAP_ADDR      (MEMORY_OTP_BASE + OTP_HDR_TRIM_RFIO_CAP_OFFSET)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define OTP_HDR_TRIM_LNA_ADDR           (MEMORY_OTP_BASE + OTP_HDR_TRIM_LNA_OFFSET)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define OTP_HDR_CALIBRATION_FLAGS_ADDR  (MEMORY_OTP_BASE + OTP_HDR_CALIBRATION_FLAGS_OFFSET)</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define OTP_HDR_SLEEP_CLK_SOURCE_ADDR   (MEMORY_OTP_BASE + OTP_HDR_SLEEP_CLK_SOURCE_OFFSET)</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define OTP_HDR_PACKAGE_ADDR            (MEMORY_OTP_BASE + OTP_HDR_PACKAGE_OFFSET)</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define OTP_HDR_RESERVED2_ADDR          (MEMORY_OTP_BASE + OTP_HDR_RESERVED2_OFFSET)</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define OTP_HDR_BOOT_MAPPING_ADDR       (MEMORY_OTP_BASE + OTP_HDR_BOOT_MAPPING_OFFSET)</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define OTP_HDR_UART_STX_TO_ADDR        (MEMORY_OTP_BASE + OTP_HDR_UART_STX_TO_OFFSET)</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define OTP_HDR_OTP_CONTROL_ADDR        (MEMORY_OTP_BASE + OTP_HDR_OTP_CONTROL_OFFSET)</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define OTP_HDR_CUSTOMER_FIELD_ADDR     (MEMORY_OTP_BASE + OTP_HDR_CUSTOMER_FIELD_OFFSET)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define OTP_HDR_CRC_TRIM_CAL_ADDR       (MEMORY_OTP_BASE + OTP_HDR_CRC_TRIM_CAL_OFFSET)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define OTP_HDR_IQ_TRIM_VALUE_ADDR      (MEMORY_OTP_BASE + OTP_HDR_IQ_TRIM_VALUE_OFFSET)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define OTP_HDR_APP_PROG_FLAG2_ADDR     (MEMORY_OTP_BASE + OTP_HDR_APP_PROG_FLAG2_OFFSET)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define OTP_HDR_APP_PROG_FLAG1_ADDR     (MEMORY_OTP_BASE + OTP_HDR_APP_PROG_FLAG1_OFFSET)</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___o_t_p___h_e_a_d_e_r.html#ga47c67e4d2af64bdd43ecdca37c7dd16a">otp_hdr_get_bd_address</a>(uint8_t *bd_addr);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#endif //OTP_HDR_H</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="ttc" id="structotp__hdr_html_afa196ad45cadcf382f50f108de5c73b5"><div class="ttname"><a href="structotp__hdr.html#afa196ad45cadcf382f50f108de5c73b5">otp_hdr::app_prog_flag2</a></div><div class="ttdeci">uint32_t app_prog_flag2</div><div class="ttdef"><b>Definition:</b> otp_hdr.h:59</div></div>
<div class="ttc" id="structotp__hdr_html_a433e8d96f6b1b2844539603f50fbed01"><div class="ttname"><a href="structotp__hdr.html#a433e8d96f6b1b2844539603f50fbed01">otp_hdr::boot_mapping</a></div><div class="ttdeci">uint32_t boot_mapping</div><div class="ttdef"><b>Definition:</b> otp_hdr.h:61</div></div>
<div class="ttc" id="structotp__hdr_html_a26f09b5020b8b3b723e68b6f813a16fc"><div class="ttname"><a href="structotp__hdr.html#a26f09b5020b8b3b723e68b6f813a16fc">otp_hdr::boot_config</a></div><div class="ttdeci">uint32_t boot_config</div><div class="ttdef"><b>Definition:</b> otp_hdr.h:60</div></div>
<div class="ttc" id="structotp__hdr_html_adc722e296090b023640e24610a7521eb"><div class="ttname"><a href="structotp__hdr.html#adc722e296090b023640e24610a7521eb">otp_hdr::package</a></div><div class="ttdeci">uint32_t package</div><div class="ttdef"><b>Definition:</b> otp_hdr.h:62</div></div>
<div class="ttc" id="structotp__hdr_html"><div class="ttname"><a href="structotp__hdr.html">otp_hdr</a></div><div class="ttdef"><b>Definition:</b> otp_hdr.h:57</div></div>
<div class="ttc" id="structotp__hdr_html_aa80bf036118b47cd75f88c58428bc512"><div class="ttname"><a href="structotp__hdr.html#aa80bf036118b47cd75f88c58428bc512">otp_hdr::bdaddr_part2</a></div><div class="ttdeci">uint32_t bdaddr_part2</div><div class="ttdef"><b>Definition:</b> otp_hdr.h:64</div></div>
<div class="ttc" id="structotp__hdr_html_ab3a0254ea5958b97b1d7efe6a1930958"><div class="ttname"><a href="structotp__hdr.html#ab3a0254ea5958b97b1d7efe6a1930958">otp_hdr::bdaddr_part1</a></div><div class="ttdeci">uint32_t bdaddr_part1</div><div class="ttdef"><b>Definition:</b> otp_hdr.h:63</div></div>
<div class="ttc" id="structotp__hdr_html_aa5c800581608327ec5fa6564c6899a0b"><div class="ttname"><a href="structotp__hdr.html#aa5c800581608327ec5fa6564c6899a0b">otp_hdr::otp_dma_length</a></div><div class="ttdeci">uint32_t otp_dma_length</div><div class="ttdef"><b>Definition:</b> otp_hdr.h:65</div></div>
<div class="ttc" id="structotp__hdr_html_afbf269276d325042e8670b19df17812d"><div class="ttname"><a href="structotp__hdr.html#afbf269276d325042e8670b19df17812d">otp_hdr::tester</a></div><div class="ttdeci">uint32_t tester</div><div class="ttdef"><b>Definition:</b> otp_hdr.h:67</div></div>
<div class="ttc" id="group___o_t_p___h_e_a_d_e_r_html_ga47c67e4d2af64bdd43ecdca37c7dd16a"><div class="ttname"><a href="group___o_t_p___h_e_a_d_e_r.html#ga47c67e4d2af64bdd43ecdca37c7dd16a">otp_hdr_get_bd_address</a></div><div class="ttdeci">void otp_hdr_get_bd_address(uint8_t *bd_addr)</div><div class="ttdoc">Get the BD address from OTP Header. </div></div>
<div class="ttc" id="structotp__hdr_html_a3baeb8aad33c0686439ba1f71695d7e7"><div class="ttname"><a href="structotp__hdr.html#a3baeb8aad33c0686439ba1f71695d7e7">otp_hdr::position</a></div><div class="ttdeci">uint32_t position</div><div class="ttdef"><b>Definition:</b> otp_hdr.h:66</div></div>
<div class="ttc" id="structotp__hdr_html_ae41b8c5dc8540458c17830d58e269af7"><div class="ttname"><a href="structotp__hdr.html#ae41b8c5dc8540458c17830d58e269af7">otp_hdr::timestamp</a></div><div class="ttdeci">uint32_t timestamp</div><div class="ttdef"><b>Definition:</b> otp_hdr.h:68</div></div>
<div class="ttc" id="arch_8h_html"><div class="ttname"><a href="arch_8h.html">arch.h</a></div><div class="ttdoc">This file contains the definitions of the macros and functions that are architecture dependent...</div></div>
<div class="ttc" id="structotp__hdr_html_aaa6b1471979f1e7cc36268906f799cb6"><div class="ttname"><a href="structotp__hdr.html#aaa6b1471979f1e7cc36268906f799cb6">otp_hdr::app_prog_flag1</a></div><div class="ttdeci">uint32_t app_prog_flag1</div><div class="ttdef"><b>Definition:</b> otp_hdr.h:58</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri May 9 2025 12:55:55 for DA14531 SDK6 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
