$date
	Fri Jan 27 18:55:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MLD_15_7_decoder_test_bench $end
$var wire 1 ! decoded_bit_stream $end
$var reg 1 " clk $end
$var reg 1 # correct_errors $end
$var reg 1 $ load $end
$var reg 1 % received_bit_stream $end
$var reg 1 & reset $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # correct_errors $end
$var wire 1 $ load $end
$var wire 1 ! output_bit_stream $end
$var wire 1 ' parity_check_sum_1 $end
$var wire 1 ( parity_check_sum_2 $end
$var wire 1 ) parity_check_sum_3 $end
$var wire 1 * parity_check_sum_4 $end
$var wire 1 % received_bit_stream $end
$var wire 1 & reset $end
$var wire 1 + s0_input $end
$var wire 1 , s1_input $end
$var wire 1 - s2_input $end
$var wire 1 . s3_input $end
$var wire 1 / s4_input $end
$var wire 1 0 s5_input $end
$var wire 1 1 s6_input $end
$var wire 1 2 s7_input $end
$var wire 1 3 s7 $end
$var wire 1 4 s6 $end
$var wire 1 5 s5 $end
$var wire 1 6 s4 $end
$var wire 1 7 s3 $end
$var wire 1 8 s2 $end
$var wire 1 9 s1 $end
$var wire 1 : s0 $end
$var wire 1 ; buffer_register_output $end
$var wire 1 < M $end
$var reg 1 = buffer_register_input $end
$var reg 1 > error_value $end
$scope module BUFFER_REGISTER $end
$var wire 1 " clk $end
$var wire 1 ? ff0_in $end
$var wire 1 @ ff10_in $end
$var wire 1 A ff11_in $end
$var wire 1 B ff12_in $end
$var wire 1 C ff13_in $end
$var wire 1 D ff14_in $end
$var wire 1 E ff1_in $end
$var wire 1 F ff2_in $end
$var wire 1 G ff3_in $end
$var wire 1 H ff4_in $end
$var wire 1 I ff5_in $end
$var wire 1 J ff6_in $end
$var wire 1 K ff7_in $end
$var wire 1 L ff8_in $end
$var wire 1 M ff9_in $end
$var wire 1 = in $end
$var wire 1 ; out $end
$var wire 1 & reset $end
$var wire 1 N ff9_out $end
$var wire 1 O ff8_out $end
$var wire 1 P ff7_out $end
$var wire 1 Q ff6_out $end
$var wire 1 R ff5_out $end
$var wire 1 S ff4_out $end
$var wire 1 T ff3_out $end
$var wire 1 U ff2_out $end
$var wire 1 V ff1_out $end
$var wire 1 W ff14_out $end
$var wire 1 X ff13_out $end
$var wire 1 Y ff12_out $end
$var wire 1 Z ff11_out $end
$var wire 1 [ ff10_out $end
$var wire 1 \ ff0_out $end
$scope module FF0 $end
$var wire 1 ? D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 \ Q $end
$upscope $end
$scope module FF1 $end
$var wire 1 E D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 V Q $end
$upscope $end
$scope module FF10 $end
$var wire 1 @ D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 [ Q $end
$upscope $end
$scope module FF11 $end
$var wire 1 A D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 Z Q $end
$upscope $end
$scope module FF12 $end
$var wire 1 B D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 Y Q $end
$upscope $end
$scope module FF13 $end
$var wire 1 C D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 X Q $end
$upscope $end
$scope module FF14 $end
$var wire 1 D D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 W Q $end
$upscope $end
$scope module FF2 $end
$var wire 1 F D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 U Q $end
$upscope $end
$scope module FF3 $end
$var wire 1 G D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 T Q $end
$upscope $end
$scope module FF4 $end
$var wire 1 H D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 S Q $end
$upscope $end
$scope module FF5 $end
$var wire 1 I D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 R Q $end
$upscope $end
$scope module FF6 $end
$var wire 1 J D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 Q Q $end
$upscope $end
$scope module FF7 $end
$var wire 1 K D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 P Q $end
$upscope $end
$scope module FF8 $end
$var wire 1 L D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 O Q $end
$upscope $end
$scope module FF9 $end
$var wire 1 M D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 N Q $end
$upscope $end
$upscope $end
$scope module MAJORITY_LOGIC $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 * D $end
$var wire 1 < out $end
$var wire 1 ] w0 $end
$var wire 1 ^ w1 $end
$var wire 1 _ w2 $end
$var wire 1 ` w3 $end
$upscope $end
$scope module SYNDROME_FF_0 $end
$var wire 1 + D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 : Q $end
$upscope $end
$scope module SYNDROME_FF_1 $end
$var wire 1 , D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 9 Q $end
$upscope $end
$scope module SYNDROME_FF_2 $end
$var wire 1 - D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 8 Q $end
$upscope $end
$scope module SYNDROME_FF_3 $end
$var wire 1 . D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 7 Q $end
$upscope $end
$scope module SYNDROME_FF_4 $end
$var wire 1 / D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 6 Q $end
$upscope $end
$scope module SYNDROME_FF_5 $end
$var wire 1 0 D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 5 Q $end
$upscope $end
$scope module SYNDROME_FF_6 $end
$var wire 1 1 D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 4 Q $end
$upscope $end
$scope module SYNDROME_FF_7 $end
$var wire 1 2 D $end
$var wire 1 " clk $end
$var wire 1 & reset $end
$var reg 1 3 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
0"
x!
$end
#2
1&
#5
0!
0+
0>
0?
0=
0<
0]
0(
0)
02
01
0/
0^
0_
0`
0,
0:
0-
09
0.
08
0'
07
00
06
05
04
0*
03
0E
0\
0F
0V
0G
0U
0H
0T
0I
0S
0J
0R
0K
0Q
0L
0P
0M
0O
0@
0N
0A
0[
0B
0Z
0C
0Y
0D
0X
0;
0W
1"
#10
0"
#12
1+
1?
1=
1%
1#
1$
0&
#15
1)
1E
1\
1,
1:
1"
#20
0"
#22
0+
0?
0=
0%
#25
0)
1(
0,
0:
1-
19
0E
0\
1F
1V
1"
#30
0"
#35
1)
0(
1G
1U
0F
0V
1.
18
0-
09
1"
#40
0"
#45
0)
1/
0.
08
1'
17
0G
0U
1H
1T
1"
#50
0"
#52
1+
1?
1=
1%
#55
0/
1)
1I
1S
0H
0T
1E
1\
10
16
0'
07
1,
1:
1"
#60
0"
#62
0+
0?
0=
0%
#65
0)
11
0,
0:
1-
19
00
06
15
0E
0\
1F
1V
0I
0S
1J
1R
1"
#70
0"
#75
12
01
1K
1Q
0J
0R
1G
1U
0F
0V
14
05
1.
18
0-
09
1"
#80
0"
#82
1+
1?
1=
1%
#85
1<
1^
1)
11
0+
1,
1:
0.
08
1'
17
04
1*
13
1E
1\
0G
0U
1H
1T
0K
0Q
1L
1P
1"
#90
0"
#95
1`
02
1/
0^
1(
1M
1O
0L
0P
1I
1S
0H
0T
1F
1V
14
0'
07
1-
19
0,
0:
1"
#100
0"
#105
0<
0(
0)
12
01
0/
1+
0`
0-
09
1.
18
10
16
0*
03
1G
1U
0I
0S
1J
1R
0M
0O
1@
1N
1"
#110
0"
#112
0+
0?
0=
0%
#115
1<
1_
1+
1(
1A
1[
0@
0N
1K
1Q
0J
0R
1H
1T
0E
0\
1*
13
04
15
00
06
1'
17
0.
08
1"
#120
0"
#122
0+
1?
1=
1%
#125
0<
1/
0_
11
0(
0'
07
05
1E
1\
0F
0V
1I
1S
0K
0Q
1L
1P
0A
0[
1B
1Z
1"
#130
0"
#132
1+
0?
0=
0%
#135
02
1C
1Y
0B
0Z
1M
1O
0L
0P
1J
1R
0G
0U
1F
1V
0E
0\
14
10
16
1,
1:
1"
#140
0"
#142
0+
1?
1=
1%
#145
1)
12
0/
1+
0,
0:
1-
19
15
0*
03
1E
1\
0F
0V
1G
1U
0H
0T
1K
1Q
0M
0O
1@
1N
0C
0Y
1D
1X
1"
#150
0"
#152
0+
0?
0=
0%
#155
1!
02
01
1/
1+
0)
1(
1;
1W
0D
0X
1A
1[
0@
0N
1L
1P
0I
0S
1H
1T
0G
0U
1F
1V
0E
0\
1*
13
00
06
1.
18
0-
09
0#
1"
#160
0"
#162
0$
#165
0(
1)
0+
0!
1,
1:
0.
08
1'
17
10
16
05
04
0*
03
0F
0V
1G
1U
0H
0T
1I
1S
0J
0R
1M
1O
0A
0[
1B
1Z
0;
0W
1"
#170
0"
#175
11
0/
0)
1C
1Y
0B
0Z
1@
1N
0K
0Q
1J
1R
0I
0S
1H
1T
0G
0U
15
0'
07
1-
19
0,
0:
1"
#180
0"
#185
1(
12
0-
09
1.
18
00
06
14
0H
0T
1I
1S
0J
0R
1K
1Q
0L
0P
1A
1[
0C
0Y
1D
1X
1"
#190
0"
#195
1>
1<
0!
02
0+
0(
0]
1^
0_
1)
1;
1W
0D
0X
1B
1Z
0M
0O
1L
1P
0K
0Q
1J
1R
0I
0S
1*
13
05
1'
17
0.
08
1"
#200
0"
#205
0>
0<
12
01
0+
0^
0!
0'
07
0*
03
0J
0R
1K
1Q
0L
0P
1M
1O
0@
0N
1C
1Y
0;
0W
1"
#210
0"
#215
11
1/
1+
0)
1D
1X
0A
0[
1@
1N
0M
0O
1L
1P
0K
0Q
1*
13
04
1"
#220
0"
#225
02
1!
1,
1:
10
16
14
0L
0P
1M
1O
0@
0N
1A
1[
0B
0Z
1;
1W
1"
#230
0"
#235
12
0/
0+
0C
0Y
1B
1Z
0A
0[
1@
1N
0M
0O
0*
03
15
1-
19
1"
#240
0"
#245
02
01
1/
1+
0,
0:
1.
18
00
06
1*
13
0@
0N
1A
1[
0B
0Z
1C
1Y
0D
0X
1"
#250
0"
#255
0!
0+
0;
0W
1D
1X
0C
0Y
1B
1Z
0A
0[
0*
03
04
05
10
16
1'
17
0-
09
1,
1:
1"
#260
0"
#265
11
1!
0,
0:
1-
19
0.
08
15
0B
0Z
1C
1Y
0D
0X
1;
1W
1"
#270
0"
#275
0!
12
0/
1(
0;
0W
1D
1X
0C
0Y
14
0'
07
1.
18
0-
09
1"
#280
0"
#285
1>
1]
1^
1`
1<
1)
02
01
0+
1_
0!
0.
08
1'
17
00
06
1*
13
0D
0X
1;
1W
1"
#290
0"
#295
0>
0<
0!
0+
0`
0)
0(
0]
0^
0_
0;
0W
0*
03
04
05
0'
07
1"
#300
0"
#305
1"
#310
0"
