--------------------------------------------------------------------------------
Release 12.4 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

E:\Xilinx\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
switch      |    4.482(R)|    0.395(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
anode<0>    |    7.360(R)|clk_BUFGP         |   0.000|
anode<1>    |    7.360(R)|clk_BUFGP         |   0.000|
anode<2>    |    7.360(R)|clk_BUFGP         |   0.000|
anode<3>    |    7.360(R)|clk_BUFGP         |   0.000|
anode<4>    |    7.359(R)|clk_BUFGP         |   0.000|
anode<5>    |    7.360(R)|clk_BUFGP         |   0.000|
anode<6>    |    7.360(R)|clk_BUFGP         |   0.000|
anode<7>    |    7.360(R)|clk_BUFGP         |   0.000|
anode<8>    |    7.360(R)|clk_BUFGP         |   0.000|
anode<9>    |    7.360(R)|clk_BUFGP         |   0.000|
anode<10>   |    7.360(R)|clk_BUFGP         |   0.000|
anode<11>   |    7.360(R)|clk_BUFGP         |   0.000|
segment<0>  |    7.360(R)|clk_BUFGP         |   0.000|
segment<1>  |    7.360(R)|clk_BUFGP         |   0.000|
segment<2>  |    7.360(R)|clk_BUFGP         |   0.000|
segment<3>  |    7.360(R)|clk_BUFGP         |   0.000|
segment<4>  |    7.360(R)|clk_BUFGP         |   0.000|
segment<5>  |    7.360(R)|clk_BUFGP         |   0.000|
segment<6>  |    7.360(R)|clk_BUFGP         |   0.000|
segment<7>  |    7.360(R)|clk_BUFGP         |   0.000|
segment<8>  |    7.360(R)|clk_BUFGP         |   0.000|
segment<9>  |    7.360(R)|clk_BUFGP         |   0.000|
segment<10> |    7.360(R)|clk_BUFGP         |   0.000|
segment<11> |    7.359(R)|clk_BUFGP         |   0.000|
segment<12> |    7.360(R)|clk_BUFGP         |   0.000|
segment<13> |    7.360(R)|clk_BUFGP         |   0.000|
segment<14> |    7.360(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.949|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jan 07 10:44:13 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 148 MB



