

================================================================
== Vivado HLS Report for 'write_data'
================================================================
* Date:           Wed Apr 20 16:15:29 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        dct.prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.51|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   67|   67|   67|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    112|     74|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     93|
|Register         |        -|      -|     41|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    153|    167|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+----+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |c_1_fu_189_p2                  |     +    |      0|  17|   9|           1|           4|
    |indvar_flatten_next_fu_110_p2  |     +    |      0|  26|  12|           7|           1|
    |r_1_fu_116_p2                  |     +    |      0|  17|   9|           1|           4|
    |sum3_fu_183_p2                 |     +    |      0|  23|  11|           6|           6|
    |tmp_4_fu_172_p2                |     +    |      0|  29|  13|           8|           8|
    |exitcond2_fu_122_p2            |   icmp   |      0|   0|   2|           4|           5|
    |exitcond_flatten_fu_104_p2     |   icmp   |      0|   0|   4|           7|           8|
    |ap_block_state1                |    or    |      0|   0|   2|           1|           1|
    |c_mid2_fu_128_p3               |  select  |      0|   0|   4|           1|           1|
    |r_cast8_mid2_v_fu_136_p3       |  select  |      0|   0|   4|           1|           4|
    |ap_enable_pp0                  |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|   0|   2|           1|           2|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |Total                          |          |      0| 112|  74|          39|          46|
    +-------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |c_phi_fu_97_p4           |   9|          2|    4|          8|
    |c_reg_93                 |   9|          2|    4|          8|
    |indvar_flatten_reg_71    |   9|          2|    7|         14|
    |r_phi_fu_86_p4           |   9|          2|    4|          8|
    |r_reg_82                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  93|         20|   27|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                  |  3|   0|    3|          0|
    |ap_done_reg                                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |  1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_flatten_reg_198  |  1|   0|    1|          0|
    |c_mid2_reg_207                             |  4|   0|    4|          0|
    |c_reg_93                                   |  4|   0|    4|          0|
    |exitcond_flatten_reg_198                   |  1|   0|    1|          0|
    |indvar_flatten_reg_71                      |  7|   0|    7|          0|
    |r_cast8_mid2_v_reg_214                     |  4|   0|    4|          0|
    |r_reg_82                                   |  4|   0|    4|          0|
    |sum3_reg_230                               |  6|   0|    6|          0|
    |tmp_1_reg_220                              |  3|   0|    3|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      | 41|   0|   41|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  write_data  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  write_data  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  write_data  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  write_data  | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |  write_data  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  write_data  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  write_data  | return value |
|buf_r_address0     | out |    6|  ap_memory |     buf_r    |     array    |
|buf_r_ce0          | out |    1|  ap_memory |     buf_r    |     array    |
|buf_r_q0           |  in |   16|  ap_memory |     buf_r    |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

