@W: MT420 |Found inferred clock RAM_based_shift_reg_top|clk with period 2.59ns. Please declare a user-defined clock on port clk.
