GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:1607.0:1607.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:1607000000.000000:1607000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000062227753578:0.00000000062227753578:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: performance model initialization complete.
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-1.traceg
-kernel name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_
-kernel id = 1
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 14
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f613f000000
-local mem base_addr = 0x00007f613d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-1.traceg
launching kernel name: _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 32799
gpu_sim_insn = 2457600
gpu_ipc =      74.9291
gpu_tot_sim_cycle = 32799
gpu_tot_sim_insn = 2457600
gpu_tot_ipc =      74.9291
gpu_tot_issued_cta = 100
gpu_occupancy = 64.2028% 
gpu_tot_occupancy = 64.2028% 
max_total_param_size = 0
gpu_stall_dramfull = 153294
gpu_stall_icnt2sh    = 170
partiton_level_parallism =       0.5866
partiton_level_parallism_total  =       0.5866
partiton_level_parallism_util =       2.4913
partiton_level_parallism_util_total  =       2.4913
L2_BW  =      30.1655 GB/Sec
L2_BW_total  =      30.1655 GB/Sec
gpu_total_sim_rate=144564

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 38400
	L1I_total_cache_misses = 1920
	L1I_total_cache_miss_rate = 0.0500
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9660
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36480
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1920
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9660
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1880
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 38400

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9660
ctas_completed 100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
80, 81, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 79, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 
gpgpu_n_tot_thrd_icount = 2457600
gpgpu_n_tot_w_icount = 76800
gpgpu_n_stall_shd_mem = 560101
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 19200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 307200
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1033205	W0_Idle:144195	W0_Scoreboard:934	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:76800
single_issue_nums: WS0:31672	WS1:31688	
dual_issue_nums: WS0:3364	WS1:3356	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2611200 {136:19200,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153600 {8:19200,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 3751 
max_icnt2mem_latency = 1132 
maxmrqlatency = 2773 
max_icnt2sh_latency = 14 
averagemflatency = 940 
avg_icnt2mem_latency = 116 
avg_mrq_latency = 301 
avg_icnt2sh_latency = 8 
mrq_lat_table:4239 	42 	419 	721 	1936 	2984 	5167 	7002 	8246 	5870 	1754 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	4809 	6839 	6903 	649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	35 	9177 	4186 	1881 	871 	1799 	1216 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19200 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	41 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18        22        22        18        16        20        20        16        16        32        32        16        12        18        18 
dram[1]:        20        20        18        18        18        18        18        18        18        18        30        30        10        10        16        16 
dram[2]:        20        20        18        18        16        16        18        18        16        16        32        32        14        14        18        18 
dram[3]:        20        22        20        20        18        18        20        20        18        18        28        28        12        12        16        16 
dram[4]:        20        20        16        16        16        16        16        16        16        16        32        32        16        16        22        22 
dram[5]:        22        22        20        20        20        20        10        10        20        20        32        32        12        12        18        14 
dram[6]:        22        22        16        16        16        16        16        16        16        16        32        32        10        10        14        16 
dram[7]:        18        18        16        16        20        20        18        18        12        12        28        30        14        14        12        12 
maximum service time to same row:
dram[0]:      1567      1571      3207      3220      3260      3250      3455      3437      2875      2860      5368      5358      3148      3144      4750      4741 
dram[1]:      2025      2025      1670      1658      3343      3332      2412      2408      2253      2241      8618      8624      8671      8666      6499      6488 
dram[2]:      1683      1681      2338      2339      4144      4134      3168      3163      2788      2781      5761      5766      4610      4609      5014      5014 
dram[3]:      3561      3563      1801      1800      1378      1379      2848      2704      2039      2038      8406      8395      6269      6274      6127      6131 
dram[4]:      3034      3030      2340      2338      2441      2440      3362      3356      3244      3449      5548      5552      4904      4899      5010      4992 
dram[5]:      2512      2491      2847      2860      2385      2367      2294      2280      1934      1923      8990      8990      6261      6252      7203      7213 
dram[6]:      2967      2963      2156      2156      2145      2145      2604      2611      2674      2669      5549      5553      4953      4953      5086      5086 
dram[7]:      2622      2611      1930      1931      4646      4649      2119      2108      2263      2254      9201      9374      6927      6915      7357      7345 
average row accesses per activate:
dram[0]:  4.104651  4.104651  4.848485  4.848485  4.645161  4.645161  6.000000  6.000000  4.500000  4.721312  4.363636  4.363636  3.692308  3.789474  3.692308  3.692308 
dram[1]:  4.693333  4.821918  4.705883  4.705883  3.272727  3.272727  3.945205  3.945205  4.363636  4.500000  4.114286  4.114286  3.600000  3.645570  4.000000  4.000000 
dram[2]:  4.141177  4.292683  5.517241  5.517241  4.500000  4.500000  6.000000  6.127660  4.363636  4.500000  4.114286  4.235294  3.840000  4.000000  4.056338  4.173913 
dram[3]:  4.888889  5.028572  4.102564  4.102564  3.235955  3.235955  3.840000  3.740260  4.235294  4.235294  3.789474  3.891892  3.469880  3.600000  3.600000  3.692308 
dram[4]:  4.571429  4.571429  5.161290  5.161290  4.173913  4.298508  5.877551  5.877551  4.298508  4.298508  4.114286  4.056338  3.428571  3.469880  4.173913  3.891892 
dram[5]:  4.756757  4.821918  4.210526  4.155844  3.272727  3.348837  3.200000  3.272727  4.500000  4.500000  4.500000  4.645161  3.600000  3.692308  3.469880  3.348837 
dram[6]:  4.957747  4.957747  4.444445  4.444445  4.000000  4.056338  5.877551  5.877551  3.740260  3.740260  4.721312  4.721312  3.063830  3.200000  3.164835  3.235955 
dram[7]:  5.028572  5.028572  4.324324  4.266667  3.235955  3.388235  3.512195  3.600000  3.388235  3.388235  5.333333  5.333333  3.840000  3.840000  3.428571  3.469880 
average row locality = 38402/9283 = 4.136809
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       708       708       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[1]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[2]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[3]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[4]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[5]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[6]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[7]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
total dram reads = 76808
bank skew: 708/576 = 1.23
chip skew: 9608/9600 = 1.00
number of total write accesses:
dram[0]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[1]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[2]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[3]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[4]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[5]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[6]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[7]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
total dram writes = 76800
bank skew: 704/576 = 1.22
chip skew: 9600/9600 = 1.00
average mf latency per bank:
dram[0]:        134       142       146       157       130       143       134       144       126       133       124       134       118       129       128       137
dram[1]:        102       107       102       109        92        99       104       112       111       118        88        97        73        80        89        95
dram[2]:        113       119       135       141       116       122       131       135       122       127       116       121       111       117       117       123
dram[3]:        111       114        99       102        88        91       101       103       111       114        92        94        78        80        89        90
dram[4]:        112       116       121       125       106       110       121       124       111       114       115       115       105       110       118       117
dram[5]:        118       121        96       100        93        96        94        97       117       122       101       103        89        92       100       102
dram[6]:        125       130       113       118       101       108       130       136       109       114       122       129       103       110        96       101
dram[7]:        154       164       138       144       120       130       137       146       139       151       183       194       147       158       135       144
maximum mf latency per bank:
dram[0]:       2170      2687      3214      3751      2585      2616      2613      2654      2261      2481      2707      2718      1596      1987      1917      2176
dram[1]:       2152      2293      2513      2530      2200      2265      2194      2269      3519      3228      1675      2048      1275      1459      2191      2220
dram[2]:       2090      2102      2641      2649      2180      2212      2736      2747      2025      2036      2156      2204      2211      1980      2082      2100
dram[3]:       2168      2180      2225      2251      1948      1959      2065      2185      2846      2857      1844      1855      1330      1440      2068      2092
dram[4]:       2809      2820      2631      2641      2133      2118      2163      2198      1902      1758      2914      2284      2542      2565      2365      2005
dram[5]:       2418      2429      1955      2166      2733      2897      1730      1834      2554      2570      1924      1965      1622      1634      2261      2278
dram[6]:       2479      2490      2953      3054      1934      1969      2389      2652      1987      2210      2674      2791      2201      2278      2014      2073
dram[7]:       2661      2913      3008      3019      2322      2540      2284      2536      2424      2589      2790      3254      2593      2788      2166      2297
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51024 n_nop=30056 n_act=1091 n_pre=1075 n_ref_event=0 n_req=4802 n_rd=8 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.7529
n_activity=44050 dram_eff=0.8721
bk0: 708a 20268i bk1: 708a 19573i bk2: 640a 23042i bk3: 640a 22799i bk4: 576a 23392i bk5: 576a 23513i bk6: 576a 23722i bk7: 576a 23500i bk8: 576a 23454i bk9: 576a 23365i bk10: 576a 24417i bk11: 576a 24329i bk12: 576a 25221i bk13: 576a 24424i bk14: 576a 27508i bk15: 576a 27101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772803
Row_Buffer_Locality_read = 0.999167
Row_Buffer_Locality_write = 0.546250
Bank_Level_Parallism = 10.078712
Bank_Level_Parallism_Col = 9.753606
Bank_Level_Parallism_Ready = 5.646451
write_to_read_ratio_blp_rw_average = 0.463428
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.752901 
total_CMD = 51024 
util_bw = 38416 
Wasted_Col = 5235 
Wasted_Row = 187 
Idle = 7186 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 1109 
WTRc_limit = 21831 
RTWc_limit = 20483 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21831 
RTWc_limit_alone = 20483 

Commands details: 
total_CMD = 51024 
n_nop = 30056 
Read = 8 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 1091 
n_pre = 1075 
n_ref = 0 
n_req = 4802 
total_req = 19208 

Dual Bus Interface Util: 
issued_total_row = 2166 
issued_total_col = 19208 
Row_Bus_Util =  0.042451 
CoL_Bus_Util = 0.376450 
Either_Row_CoL_Bus_Util = 0.410944 
Issued_on_Two_Bus_Simul_Util = 0.007957 
issued_two_Eff = 0.019363 
queue_avg = 46.316948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.3169
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51024 n_nop=29924 n_act=1179 n_pre=1163 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.7526
n_activity=44110 dram_eff=0.8706
bk0: 704a 22043i bk1: 704a 21480i bk2: 640a 22849i bk3: 640a 22488i bk4: 576a 24585i bk5: 576a 24208i bk6: 576a 25040i bk7: 576a 25001i bk8: 576a 24932i bk9: 576a 24569i bk10: 576a 25655i bk11: 576a 25556i bk12: 576a 27216i bk13: 576a 27226i bk14: 576a 26157i bk15: 576a 25883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754375
Row_Buffer_Locality_read = 0.999583
Row_Buffer_Locality_write = 0.509167
Bank_Level_Parallism = 9.698653
Bank_Level_Parallism_Col = 9.325903
Bank_Level_Parallism_Ready = 5.404120
write_to_read_ratio_blp_rw_average = 0.459905
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.752587 
total_CMD = 51024 
util_bw = 38400 
Wasted_Col = 5427 
Wasted_Row = 143 
Idle = 7054 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 1188 
WTRc_limit = 22329 
RTWc_limit = 19887 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 22329 
RTWc_limit_alone = 19887 

Commands details: 
total_CMD = 51024 
n_nop = 29924 
Read = 0 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 1179 
n_pre = 1163 
n_ref = 0 
n_req = 4800 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 2342 
issued_total_col = 19200 
Row_Bus_Util =  0.045900 
CoL_Bus_Util = 0.376294 
Either_Row_CoL_Bus_Util = 0.413531 
Issued_on_Two_Bus_Simul_Util = 0.008663 
issued_two_Eff = 0.020948 
queue_avg = 40.124844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.1248
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51024 n_nop=30149 n_act=1061 n_pre=1045 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.7526
n_activity=43867 dram_eff=0.8754
bk0: 704a 19182i bk1: 704a 18775i bk2: 640a 22162i bk3: 640a 21920i bk4: 576a 22633i bk5: 576a 22397i bk6: 576a 23690i bk7: 576a 23519i bk8: 576a 23537i bk9: 576a 23282i bk10: 576a 24677i bk11: 576a 24542i bk12: 576a 24030i bk13: 576a 23854i bk14: 576a 27027i bk15: 576a 26819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778958
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.557917
Bank_Level_Parallism = 10.276804
Bank_Level_Parallism_Col = 9.958353
Bank_Level_Parallism_Ready = 5.734287
write_to_read_ratio_blp_rw_average = 0.469188
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.752587 
total_CMD = 51024 
util_bw = 38400 
Wasted_Col = 5135 
Wasted_Row = 187 
Idle = 7302 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 1172 
WTRc_limit = 21738 
RTWc_limit = 20979 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21738 
RTWc_limit_alone = 20979 

Commands details: 
total_CMD = 51024 
n_nop = 30149 
Read = 0 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 1061 
n_pre = 1045 
n_ref = 0 
n_req = 4800 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 2106 
issued_total_col = 19200 
Row_Bus_Util =  0.041275 
CoL_Bus_Util = 0.376294 
Either_Row_CoL_Bus_Util = 0.409121 
Issued_on_Two_Bus_Simul_Util = 0.008447 
issued_two_Eff = 0.020647 
queue_avg = 46.900066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.9001
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51024 n_nop=29831 n_act=1235 n_pre=1219 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.7526
n_activity=44308 dram_eff=0.8667
bk0: 704a 21198i bk1: 704a 21042i bk2: 640a 22924i bk3: 640a 22317i bk4: 576a 25186i bk5: 576a 24378i bk6: 576a 24732i bk7: 576a 24635i bk8: 576a 24650i bk9: 576a 24170i bk10: 576a 25345i bk11: 576a 25041i bk12: 576a 26039i bk13: 576a 25453i bk14: 576a 26751i bk15: 576a 26388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.742708
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.485417
Bank_Level_Parallism = 9.769576
Bank_Level_Parallism_Col = 9.404213
Bank_Level_Parallism_Ready = 5.478512
write_to_read_ratio_blp_rw_average = 0.458274
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.752587 
total_CMD = 51024 
util_bw = 38400 
Wasted_Col = 5509 
Wasted_Row = 219 
Idle = 6896 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 1357 
WTRc_limit = 22385 
RTWc_limit = 19760 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 22385 
RTWc_limit_alone = 19760 

Commands details: 
total_CMD = 51024 
n_nop = 29831 
Read = 0 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 1235 
n_pre = 1219 
n_ref = 0 
n_req = 4800 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 2454 
issued_total_col = 19200 
Row_Bus_Util =  0.048095 
CoL_Bus_Util = 0.376294 
Either_Row_CoL_Bus_Util = 0.415354 
Issued_on_Two_Bus_Simul_Util = 0.009035 
issued_two_Eff = 0.021752 
queue_avg = 39.802074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.8021
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51024 n_nop=30075 n_act=1097 n_pre=1081 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.7526
n_activity=44122 dram_eff=0.8703
bk0: 704a 19737i bk1: 704a 19694i bk2: 640a 22955i bk3: 640a 22567i bk4: 576a 23660i bk5: 576a 23272i bk6: 576a 24345i bk7: 576a 24148i bk8: 576a 24616i bk9: 576a 24346i bk10: 576a 25609i bk11: 576a 25458i bk12: 576a 26676i bk13: 576a 26144i bk14: 576a 26697i bk15: 576a 26694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771458
Row_Buffer_Locality_read = 0.999583
Row_Buffer_Locality_write = 0.543333
Bank_Level_Parallism = 9.887706
Bank_Level_Parallism_Col = 9.548794
Bank_Level_Parallism_Ready = 5.515748
write_to_read_ratio_blp_rw_average = 0.468222
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.752587 
total_CMD = 51024 
util_bw = 38400 
Wasted_Col = 5383 
Wasted_Row = 181 
Idle = 7060 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 1298 
WTRc_limit = 22000 
RTWc_limit = 21144 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 22000 
RTWc_limit_alone = 21144 

Commands details: 
total_CMD = 51024 
n_nop = 30075 
Read = 0 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 1097 
n_pre = 1081 
n_ref = 0 
n_req = 4800 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 2178 
issued_total_col = 19200 
Row_Bus_Util =  0.042686 
CoL_Bus_Util = 0.376294 
Either_Row_CoL_Bus_Util = 0.410571 
Issued_on_Two_Bus_Simul_Util = 0.008408 
issued_two_Eff = 0.020478 
queue_avg = 46.139091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.1391
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0xf5c5d00, atomic=0 1 entries : 0x55b8913cb310 :  mf: uid= 86363, sid00:w61, part=5, addr=0x7f610f5c5d00, load , size=128, unknown  status = IN_PARTITION_DRAM (32797), 

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xf5c5d80, atomic=0 1 entries : 0x55b89114e440 :  mf: uid= 86359, sid00:w61, part=5, addr=0x7f610f5c5d80, load , size=128, unknown  status = IN_PARTITION_DRAM (32798), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51024 n_nop=29835 n_act=1233 n_pre=1217 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9597 n_write=9600 n_wr_bk=0 bw_util=0.7525
n_activity=44312 dram_eff=0.8664
bk0: 704a 21549i bk1: 701a 21231i bk2: 640a 23106i bk3: 640a 22642i bk4: 576a 25881i bk5: 576a 25333i bk6: 576a 26200i bk7: 576a 26033i bk8: 576a 24606i bk9: 576a 24321i bk10: 576a 23636i bk11: 576a 24040i bk12: 576a 24619i bk13: 576a 24247i bk14: 576a 26009i bk15: 576a 25843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.743125
Row_Buffer_Locality_read = 0.999583
Row_Buffer_Locality_write = 0.486667
Bank_Level_Parallism = 9.788618
Bank_Level_Parallism_Col = 9.430369
Bank_Level_Parallism_Ready = 5.494684
write_to_read_ratio_blp_rw_average = 0.461723
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.752469 
total_CMD = 51024 
util_bw = 38393 
Wasted_Col = 5513 
Wasted_Row = 237 
Idle = 6881 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 1381 
WTRc_limit = 21904 
RTWc_limit = 19902 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21904 
RTWc_limit_alone = 19902 

Commands details: 
total_CMD = 51024 
n_nop = 29835 
Read = 0 
Write = 9600 
L2_Alloc = 9597 
L2_WB = 0 
n_act = 1233 
n_pre = 1217 
n_ref = 0 
n_req = 4800 
total_req = 19197 

Dual Bus Interface Util: 
issued_total_row = 2450 
issued_total_col = 19197 
Row_Bus_Util =  0.048017 
CoL_Bus_Util = 0.376235 
Either_Row_CoL_Bus_Util = 0.415275 
Issued_on_Two_Bus_Simul_Util = 0.008976 
issued_two_Eff = 0.021615 
queue_avg = 40.772224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.7722
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51024 n_nop=29998 n_act=1167 n_pre=1151 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.7526
n_activity=43690 dram_eff=0.8789
bk0: 704a 19430i bk1: 704a 19165i bk2: 640a 21408i bk3: 640a 21164i bk4: 576a 23816i bk5: 576a 23694i bk6: 576a 22315i bk7: 576a 22254i bk8: 576a 22737i bk9: 576a 22501i bk10: 576a 24193i bk11: 576a 24246i bk12: 576a 23555i bk13: 576a 23630i bk14: 576a 26426i bk15: 576a 26196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756875
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.513750
Bank_Level_Parallism = 10.436884
Bank_Level_Parallism_Col = 10.065605
Bank_Level_Parallism_Ready = 5.783922
write_to_read_ratio_blp_rw_average = 0.463511
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.752587 
total_CMD = 51024 
util_bw = 38400 
Wasted_Col = 5019 
Wasted_Row = 141 
Idle = 7464 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 1179 
WTRc_limit = 22165 
RTWc_limit = 20993 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 22165 
RTWc_limit_alone = 20993 

Commands details: 
total_CMD = 51024 
n_nop = 29998 
Read = 0 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 1167 
n_pre = 1151 
n_ref = 0 
n_req = 4800 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 2318 
issued_total_col = 19200 
Row_Bus_Util =  0.045430 
CoL_Bus_Util = 0.376294 
Either_Row_CoL_Bus_Util = 0.412081 
Issued_on_Two_Bus_Simul_Util = 0.009643 
issued_two_Eff = 0.023400 
queue_avg = 44.682110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.6821
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51024 n_nop=29873 n_act=1220 n_pre=1204 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.7526
n_activity=43311 dram_eff=0.8866
bk0: 704a 18192i bk1: 704a 18364i bk2: 640a 21405i bk3: 640a 21290i bk4: 576a 24755i bk5: 576a 24139i bk6: 576a 22947i bk7: 576a 22403i bk8: 576a 22508i bk9: 576a 22007i bk10: 576a 22059i bk11: 576a 21949i bk12: 576a 23119i bk13: 576a 22749i bk14: 576a 24916i bk15: 576a 24769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745833
Row_Buffer_Locality_read = 0.999167
Row_Buffer_Locality_write = 0.492500
Bank_Level_Parallism = 10.726234
Bank_Level_Parallism_Col = 10.318455
Bank_Level_Parallism_Ready = 5.897145
write_to_read_ratio_blp_rw_average = 0.465123
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.752587 
total_CMD = 51024 
util_bw = 38400 
Wasted_Col = 4787 
Wasted_Row = 54 
Idle = 7783 

BW Util Bottlenecks: 
RCDc_limit = 10 
RCDWRc_limit = 1162 
WTRc_limit = 22002 
RTWc_limit = 20771 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 22002 
RTWc_limit_alone = 20771 

Commands details: 
total_CMD = 51024 
n_nop = 29873 
Read = 0 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 1220 
n_pre = 1204 
n_ref = 0 
n_req = 4800 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 2424 
issued_total_col = 19200 
Row_Bus_Util =  0.047507 
CoL_Bus_Util = 0.376294 
Either_Row_CoL_Bus_Util = 0.414530 
Issued_on_Two_Bus_Simul_Util = 0.009270 
issued_two_Eff = 0.022363 
queue_avg = 47.859421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.8594

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1220, Miss = 1201, Miss_rate = 0.984, Pending_hits = 19, Reservation_fails = 5
L2_cache_bank[1]: Access = 1220, Miss = 1201, Miss_rate = 0.984, Pending_hits = 19, Reservation_fails = 3
L2_cache_bank[2]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
L2_cache_bank[3]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[4]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[5]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
L2_cache_bank[6]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[7]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[8]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[9]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[10]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
L2_cache_bank[11]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
L2_cache_bank[12]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
L2_cache_bank[13]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[14]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
L2_cache_bank[15]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
L2_total_cache_accesses = 19240
L2_total_cache_misses = 19202
L2_total_cache_miss_rate = 0.9980
L2_total_cache_pending_hits = 38
L2_total_cache_reservation_fails = 66
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 66
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 38
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 66
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.146

icnt_total_pkts_mem_to_simt=19400
icnt_total_pkts_simt_to_mem=96040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.9061
	minimum = 6
	maximum = 1130
Network latency average = 37.5907
	minimum = 6
	maximum = 776
Slowest packet = 1082
Flit latency average = 45.9038
	minimum = 6
	maximum = 772
Slowest flit = 24415
Fragmentation average = 2.09171
	minimum = 0
	maximum = 496
Injected packet rate average = 0.0234641
	minimum = 0 (at node 36)
	maximum = 0.0410378 (at node 13)
Accepted packet rate average = 0.0234641
	minimum = 0 (at node 36)
	maximum = 0.0410378 (at node 13)
Injected flit rate average = 0.0703924
	minimum = 0 (at node 36)
	maximum = 0.204945 (at node 13)
Accepted flit rate average= 0.0703924
	minimum = 0 (at node 36)
	maximum = 0.183542 (at node 20)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 51.9061 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1130 (1 samples)
Network latency average = 37.5907 (1 samples)
	minimum = 6 (1 samples)
	maximum = 776 (1 samples)
Flit latency average = 45.9038 (1 samples)
	minimum = 6 (1 samples)
	maximum = 772 (1 samples)
Fragmentation average = 2.09171 (1 samples)
	minimum = 0 (1 samples)
	maximum = 496 (1 samples)
Injected packet rate average = 0.0234641 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0410378 (1 samples)
Accepted packet rate average = 0.0234641 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0410378 (1 samples)
Injected flit rate average = 0.0703924 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.204945 (1 samples)
Accepted flit rate average = 0.0703924 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.183542 (1 samples)
Injected packet size average = 3 (1 samples)
Accepted packet size average = 3 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 144564 (inst/sec)
gpgpu_simulation_rate = 1929 (cycle/sec)
gpgpu_silicon_slowdown = 833074x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-2.traceg
-kernel name = _Z11copy_kernelIdEvPKT_PS0_
-kernel id = 2
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f613f000000
-local mem base_addr = 0x00007f613d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-2.traceg
launching kernel name: _Z11copy_kernelIdEvPKT_PS0_ uid: 2
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z11copy_kernelIdEvPKT_PS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 8821
gpu_sim_insn = 1536000
gpu_ipc =     174.1299
gpu_tot_sim_cycle = 41620
gpu_tot_sim_insn = 3993600
gpu_tot_ipc =      95.9539
gpu_tot_issued_cta = 200
gpu_occupancy = 72.1334% 
gpu_tot_occupancy = 65.8851% 
max_total_param_size = 0
gpu_stall_dramfull = 194826
gpu_stall_icnt2sh    = 60862
partiton_level_parallism =       1.4511
partiton_level_parallism_total  =       0.7698
partiton_level_parallism_util =       3.2008
partiton_level_parallism_util_total  =       2.7333
L2_BW  =      74.6205 GB/Sec
L2_BW_total  =      39.5873 GB/Sec
gpu_total_sim_rate=181527

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64000
	L1I_total_cache_misses = 1920
	L1I_total_cache_miss_rate = 0.0300
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9660
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 62080
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1920
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9660
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1880
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 64000

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9660
ctas_completed 200, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
112, 113, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 111, 110, 110, 110, 110, 110, 110, 110, 110, 110, 110, 110, 110, 110, 110, 110, 110, 110, 110, 110, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 
gpgpu_n_tot_thrd_icount = 3993600
gpgpu_n_tot_w_icount = 124800
gpgpu_n_stall_shd_mem = 687730
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6400
gpgpu_n_mem_write_global = 25600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 102400
gpgpu_n_store_insn = 409600
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1218211	W0_Idle:206390	W0_Scoreboard:45083	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:124800
single_issue_nums: WS0:52472	WS1:52488	
dual_issue_nums: WS0:4964	WS1:4956	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51200 {8:6400,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3481600 {136:25600,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 870400 {136:6400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 204800 {8:25600,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 3751 
max_icnt2mem_latency = 1382 
maxmrqlatency = 2773 
max_icnt2sh_latency = 281 
averagemflatency = 756 
avg_icnt2mem_latency = 114 
avg_mrq_latency = 289 
avg_icnt2sh_latency = 17 
mrq_lat_table:5692 	70 	627 	886 	2305 	3348 	5722 	7853 	9130 	6670 	1818 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4023 	9598 	9576 	8145 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	183 	13380 	8134 	3796 	2125 	2533 	1778 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	22547 	3945 	4394 	1068 	40 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	8 	47 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18        22        22        32        32        32        32        32        32        32        32        16        12        18        18 
dram[1]:        30        30        24        24        24        24        30        30        32        32        32        32        10        10        16        16 
dram[2]:        20        20        20        18        30        30        32        32        30        28        32        32        14        14        18        18 
dram[3]:        30        30        22        22        28        28        30        30        32        32        28        28        12        12        16        16 
dram[4]:        20        20        22        20        32        32        32        32        28        28        32        32        16        16        22        22 
dram[5]:        28        28        26        26        22        22        28        28        32        32        32        32        12        12        18        14 
dram[6]:        22        22        18        18        30        30        32        32        32        32        32        32        10        10        14        16 
dram[7]:        20        20        20        16        28        28        26        26        32        32        30        30        14        14        12        12 
maximum service time to same row:
dram[0]:      2592      2588      3207      3220      3260      3250      3455      3437      2875      2860      5368      5358      3148      3148      4750      4741 
dram[1]:      3614      3394      1670      1658      3343      3332      3127      3123      2656      2640      8618      8624      8671      8666      6499      6488 
dram[2]:      2572      2533      2338      2339      4144      4134      3168      3163      2788      2781      5761      5766      4610      4609      5014      5014 
dram[3]:      3561      3563      1801      1800      1937      1923      3212      3185      2429      2451      8406      8395      6269      6274      6127      6131 
dram[4]:      3034      3030      2340      2338      2441      2440      3362      3356      3244      3449      5548      5552      4904      4899      5010      4992 
dram[5]:      2535      2529      2847      2860      2385      2367      2896      2894      2990      2804      8990      8990      6261      6252      7203      7213 
dram[6]:      2967      3158      2156      2156      2185      2145      3094      3027      2674      2669      5549      5553      4953      4953      5086      5086 
dram[7]:      2622      2611      1930      1931      4646      4649      2679      2659      2553      2591      9201      9374      6927      6915      7357      7345 
average row accesses per activate:
dram[0]:  4.103093  4.061224  5.142857  5.142857  5.238806  5.238806  6.519231  6.519231  5.097222  5.318841  4.695652  4.695652  3.712500  3.807692  3.797468  3.797468 
dram[1]:  4.878049  5.000000  4.695122  4.695122  3.655914  3.655914  4.486842  4.486842  4.958904  5.098591  4.500000  4.500000  3.580247  3.625000  4.121622  4.121622 
dram[2]:  4.103093  4.234043  5.969697  5.969697  5.028986  5.028986  6.480769  6.607843  4.705128  4.705128  4.424657  4.549296  3.870130  4.027027  4.222222  4.342857 
dram[3]:  5.075949  5.207792  4.406977  4.406977  3.557895  3.557895  4.384615  4.275000  4.826667  4.826667  3.939024  4.037500  3.482353  3.609756  3.707317  3.800000 
dram[4]:  4.586207  4.586207  5.753623  5.671429  4.689189  4.819445  6.377358  6.377358  4.692307  4.692307  4.424657  4.364865  3.409091  3.448276  4.314286  4.026667 
dram[5]:  4.729412  4.785714  4.590362  4.535714  3.591398  3.670330  3.602150  3.681319  5.056338  5.056338  4.513889  4.642857  3.670732  3.762500  3.517241  3.400000 
dram[6]:  5.063291  5.194805  4.912500  4.912500  4.532467  4.592105  6.615385  6.615385  4.232558  4.232558  4.954545  4.954545  3.051546  3.182796  3.282609  3.355556 
dram[7]:  4.890244  5.012500  4.441861  4.494118  3.623656  3.786517  4.011765  4.108434  3.872340  3.872340  5.620690  5.620690  3.855263  3.855263  3.581395  3.623529 
average row locality = 44148/9991 = 4.418777
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       840       840       828       828       736       736       712       712       784       784       652       652       600       600       600       600 
dram[1]:       836       836       808       808       716       716       712       712       772       772       648       648       584       584       616       616 
dram[2]:       840       840       824       824       728       728       704       704       784       784       648       648       604       604       608       608 
dram[3]:       840       840       792       792       712       712       716       716       772       772       656       656       596       596       612       612 
dram[4]:       840       840       832       832       728       728       708       708       784       784       648       648       608       608       604       604 
dram[5]:       848       848       796       796       700       700       696       696       764       764       664       664       616       616       616       616 
dram[6]:       844       844       824       824       736       736       720       720       780       780       664       664       596       596       604       604 
dram[7]:       848       848       804       804       712       712       708       708       772       772       660       660       596       596       624       624 
total dram reads = 91648
bank skew: 848/584 = 1.45
chip skew: 11536/11384 = 1.01
number of total write accesses:
dram[0]:       752       752       756       756       668       668       644       644       684       684       644       644       588       588       600       600 
dram[1]:       764       764       732       732       644       644       652       652       676       676       648       648       576       576       604       604 
dram[2]:       752       752       752       752       660       660       644       644       684       684       644       644       588       588       608       608 
dram[3]:       764       764       724       724       640       640       652       652       676       676       636       636       588       588       604       604 
dram[4]:       756       756       756       756       660       660       644       644       680       680       644       644       592       592       604       604 
dram[5]:       760       760       728       728       636       636       644       644       672       672       636       636       588       588       608       608 
dram[6]:       756       756       748       748       660       660       656       656       676       676       644       644       588       588       604       604 
dram[7]:       756       756       724       724       636       636       656       656       684       684       644       644       576       576       608       608 
total dram writes = 84944
bank skew: 764/576 = 1.33
chip skew: 10672/10544 = 1.01
average mf latency per bank:
dram[0]:        150       159       159       170       141       153       148       158       139       144       144       153       144       154       152       162
dram[1]:        126       129       122       131       107       114       121       128       126       131       109       116        99       104       115       120
dram[2]:        133       140       155       160       132       139       151       154       134       138       137       141       137       145       141       148
dram[3]:        133       136       121       124       102       106       116       122       123       129       112       117       101       105       113       116
dram[4]:        133       136       146       147       128       130       145       148       124       127       139       139       132       138       144       143
dram[5]:        139       142       120       124       109       114       113       117       131       134       120       124       112       115       125       128
dram[6]:        143       149       132       139       117       125       142       149       119       126       140       147       129       137       120       127
dram[7]:        170       177       156       159       133       138       149       152       146       151       195       205       170       182       158       167
maximum mf latency per bank:
dram[0]:       2170      2687      3214      3751      2585      2616      2613      2654      2991      2894      2707      2718      1596      1987      1917      2176
dram[1]:       2152      2293      2513      2530      2200      2265      2194      2269      3519      3228      1675      2048      1275      1459      2191      2220
dram[2]:       2090      2102      2641      2649      2180      2212      2737      2747      2911      2036      2156      2204      2211      1980      2082      2100
dram[3]:       2168      2180      2225      2251      1948      1959      2065      2185      2846      2857      1844      1855      1330      1440      2068      2092
dram[4]:       2809      2820      2631      2641      2133      2118      2624      2697      1902      1758      2914      2284      2542      2565      2365      2005
dram[5]:       2418      2429      1955      2166      2733      2897      1730      1834      2554      2570      1924      1965      1622      1634      2261      2278
dram[6]:       2479      2490      2953      3054      1959      2009      2389      2652      1987      2210      2674      2791      2201      2278      2014      2073
dram[7]:       2661      2913      3008      3019      2322      2540      2284      2536      2424      2589      2790      3254      2593      2788      2166      2297
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64747 n_nop=40649 n_act=1182 n_pre=1166 n_ref_event=0 n_req=5544 n_rd=832 n_rd_L2_A=10672 n_write=10672 n_wr_bk=0 bw_util=0.685
n_activity=51355 dram_eff=0.8636
bk0: 840a 31302i bk1: 840a 30585i bk2: 828a 31784i bk3: 828a 31687i bk4: 736a 32526i bk5: 736a 32598i bk6: 712a 33407i bk7: 712a 33074i bk8: 784a 32362i bk9: 784a 32136i bk10: 652a 34913i bk11: 652a 34856i bk12: 600a 38274i bk13: 600a 37395i bk14: 600a 40093i bk15: 600a 39654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786797
Row_Buffer_Locality_read = 0.985744
Row_Buffer_Locality_write = 0.572339
Bank_Level_Parallism = 9.738041
Bank_Level_Parallism_Col = 9.449634
Bank_Level_Parallism_Ready = 5.526815
write_to_read_ratio_blp_rw_average = 0.452391
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.685005 
total_CMD = 64747 
util_bw = 44352 
Wasted_Col = 6221 
Wasted_Row = 293 
Idle = 13881 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 1179 
WTRc_limit = 24426 
RTWc_limit = 22893 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24426 
RTWc_limit_alone = 22893 

Commands details: 
total_CMD = 64747 
n_nop = 40649 
Read = 832 
Write = 10672 
L2_Alloc = 10672 
L2_WB = 0 
n_act = 1182 
n_pre = 1166 
n_ref = 0 
n_req = 5544 
total_req = 22176 

Dual Bus Interface Util: 
issued_total_row = 2348 
issued_total_col = 22176 
Row_Bus_Util =  0.036264 
CoL_Bus_Util = 0.342502 
Either_Row_CoL_Bus_Util = 0.372187 
Issued_on_Two_Bus_Simul_Util = 0.006579 
issued_two_Eff = 0.017678 
queue_avg = 40.377514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.3775
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64747 n_nop=40718 n_act=1261 n_pre=1245 n_ref_event=0 n_req=5494 n_rd=792 n_rd_L2_A=10592 n_write=10592 n_wr_bk=0 bw_util=0.6788
n_activity=50969 dram_eff=0.8623
bk0: 836a 33083i bk1: 836a 32411i bk2: 808a 32272i bk3: 808a 31742i bk4: 716a 34490i bk5: 716a 33990i bk6: 712a 35275i bk7: 712a 35209i bk8: 772a 34388i bk9: 772a 33924i bk10: 648a 36561i bk11: 648a 36529i bk12: 584a 40804i bk13: 584a 40788i bk14: 616a 38691i bk15: 616a 38359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770477
Row_Buffer_Locality_read = 0.984188
Row_Buffer_Locality_write = 0.540785
Bank_Level_Parallism = 9.351584
Bank_Level_Parallism_Col = 9.031480
Bank_Level_Parallism_Ready = 5.288699
write_to_read_ratio_blp_rw_average = 0.448075
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.678827 
total_CMD = 64747 
util_bw = 43952 
Wasted_Col = 6371 
Wasted_Row = 295 
Idle = 14129 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 1272 
WTRc_limit = 24688 
RTWc_limit = 21995 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24688 
RTWc_limit_alone = 21995 

Commands details: 
total_CMD = 64747 
n_nop = 40718 
Read = 792 
Write = 10592 
L2_Alloc = 10592 
L2_WB = 0 
n_act = 1261 
n_pre = 1245 
n_ref = 0 
n_req = 5494 
total_req = 21976 

Dual Bus Interface Util: 
issued_total_row = 2506 
issued_total_col = 21976 
Row_Bus_Util =  0.038704 
CoL_Bus_Util = 0.339413 
Either_Row_CoL_Bus_Util = 0.371121 
Issued_on_Two_Bus_Simul_Util = 0.006996 
issued_two_Eff = 0.018852 
queue_avg = 34.869244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.8692
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64747 n_nop=40751 n_act=1157 n_pre=1141 n_ref_event=0 n_req=5536 n_rd=816 n_rd_L2_A=10664 n_write=10664 n_wr_bk=0 bw_util=0.684
n_activity=51594 dram_eff=0.8584
bk0: 840a 30696i bk1: 840a 30053i bk2: 824a 31164i bk3: 824a 30711i bk4: 728a 31988i bk5: 728a 31610i bk6: 704a 33264i bk7: 704a 33274i bk8: 784a 32380i bk9: 784a 32367i bk10: 648a 35104i bk11: 648a 35465i bk12: 604a 36845i bk13: 604a 36649i bk14: 608a 39464i bk15: 608a 39177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791004
Row_Buffer_Locality_read = 0.984669
Row_Buffer_Locality_write = 0.582521
Bank_Level_Parallism = 9.836597
Bank_Level_Parallism_Col = 9.585594
Bank_Level_Parallism_Ready = 5.574296
write_to_read_ratio_blp_rw_average = 0.457304
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.684016 
total_CMD = 64747 
util_bw = 44288 
Wasted_Col = 6288 
Wasted_Row = 440 
Idle = 13731 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 1291 
WTRc_limit = 24279 
RTWc_limit = 23276 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24279 
RTWc_limit_alone = 23276 

Commands details: 
total_CMD = 64747 
n_nop = 40751 
Read = 816 
Write = 10664 
L2_Alloc = 10664 
L2_WB = 0 
n_act = 1157 
n_pre = 1141 
n_ref = 0 
n_req = 5536 
total_req = 22144 

Dual Bus Interface Util: 
issued_total_row = 2298 
issued_total_col = 22144 
Row_Bus_Util =  0.035492 
CoL_Bus_Util = 0.342008 
Either_Row_CoL_Bus_Util = 0.370612 
Issued_on_Two_Bus_Simul_Util = 0.006888 
issued_two_Eff = 0.018586 
queue_avg = 40.738121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.7381
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64747 n_nop=40645 n_act=1317 n_pre=1301 n_ref_event=0 n_req=5490 n_rd=824 n_rd_L2_A=10568 n_write=10568 n_wr_bk=0 bw_util=0.6783
n_activity=51173 dram_eff=0.8583
bk0: 840a 31798i bk1: 840a 31495i bk2: 792a 32771i bk3: 792a 31713i bk4: 712a 35681i bk5: 712a 34655i bk6: 716a 34895i bk7: 716a 34610i bk8: 772a 34034i bk9: 772a 33398i bk10: 656a 36322i bk11: 656a 35938i bk12: 596a 39154i bk13: 596a 38524i bk14: 612a 39361i bk15: 612a 38930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760109
Row_Buffer_Locality_read = 0.984551
Row_Buffer_Locality_write = 0.518168
Bank_Level_Parallism = 9.443448
Bank_Level_Parallism_Col = 9.127569
Bank_Level_Parallism_Ready = 5.388405
write_to_read_ratio_blp_rw_average = 0.445819
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.678333 
total_CMD = 64747 
util_bw = 43920 
Wasted_Col = 6396 
Wasted_Row = 360 
Idle = 14071 

BW Util Bottlenecks: 
RCDc_limit = 157 
RCDWRc_limit = 1428 
WTRc_limit = 24694 
RTWc_limit = 21665 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24694 
RTWc_limit_alone = 21665 

Commands details: 
total_CMD = 64747 
n_nop = 40645 
Read = 824 
Write = 10568 
L2_Alloc = 10568 
L2_WB = 0 
n_act = 1317 
n_pre = 1301 
n_ref = 0 
n_req = 5490 
total_req = 21960 

Dual Bus Interface Util: 
issued_total_row = 2618 
issued_total_col = 21960 
Row_Bus_Util =  0.040434 
CoL_Bus_Util = 0.339166 
Either_Row_CoL_Bus_Util = 0.372249 
Issued_on_Two_Bus_Simul_Util = 0.007352 
issued_two_Eff = 0.019749 
queue_avg = 34.534187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.5342
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64747 n_nop=40661 n_act=1188 n_pre=1172 n_ref_event=0 n_req=5544 n_rd=832 n_rd_L2_A=10672 n_write=10672 n_wr_bk=0 bw_util=0.685
n_activity=51625 dram_eff=0.8591
bk0: 840a 31099i bk1: 840a 30771i bk2: 832a 31849i bk3: 832a 31373i bk4: 728a 32951i bk5: 728a 32500i bk6: 708a 34104i bk7: 708a 33645i bk8: 784a 33989i bk9: 784a 33351i bk10: 648a 35921i bk11: 648a 35676i bk12: 608a 39279i bk13: 608a 38733i bk14: 604a 39184i bk15: 604a 39155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785714
Row_Buffer_Locality_read = 0.985744
Row_Buffer_Locality_write = 0.570090
Bank_Level_Parallism = 9.572780
Bank_Level_Parallism_Col = 9.286081
Bank_Level_Parallism_Ready = 5.411265
write_to_read_ratio_blp_rw_average = 0.454600
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.685005 
total_CMD = 64747 
util_bw = 44352 
Wasted_Col = 6317 
Wasted_Row = 358 
Idle = 13720 

BW Util Bottlenecks: 
RCDc_limit = 133 
RCDWRc_limit = 1371 
WTRc_limit = 24488 
RTWc_limit = 23487 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24488 
RTWc_limit_alone = 23487 

Commands details: 
total_CMD = 64747 
n_nop = 40661 
Read = 832 
Write = 10672 
L2_Alloc = 10672 
L2_WB = 0 
n_act = 1188 
n_pre = 1172 
n_ref = 0 
n_req = 5544 
total_req = 22176 

Dual Bus Interface Util: 
issued_total_row = 2360 
issued_total_col = 22176 
Row_Bus_Util =  0.036450 
CoL_Bus_Util = 0.342502 
Either_Row_CoL_Bus_Util = 0.372002 
Issued_on_Two_Bus_Simul_Util = 0.006950 
issued_two_Eff = 0.018683 
queue_avg = 40.338795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.3388
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64747 n_nop=40643 n_act=1327 n_pre=1311 n_ref_event=0 n_req=5486 n_rd=856 n_rd_L2_A=10544 n_write=10544 n_wr_bk=0 bw_util=0.6778
n_activity=51217 dram_eff=0.8569
bk0: 848a 32203i bk1: 848a 31610i bk2: 796a 32722i bk3: 796a 32107i bk4: 700a 36330i bk5: 700a 35587i bk6: 696a 36468i bk7: 696a 36210i bk8: 764a 34064i bk9: 764a 33529i bk10: 664a 34480i bk11: 664a 35039i bk12: 616a 37510i bk13: 616a 37017i bk14: 616a 38216i bk15: 616a 38040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758112
Row_Buffer_Locality_read = 0.980702
Row_Buffer_Locality_write = 0.517451
Bank_Level_Parallism = 9.476096
Bank_Level_Parallism_Col = 9.169444
Bank_Level_Parallism_Ready = 5.405928
write_to_read_ratio_blp_rw_average = 0.449047
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.677838 
total_CMD = 64747 
util_bw = 43888 
Wasted_Col = 6443 
Wasted_Row = 406 
Idle = 14010 

BW Util Bottlenecks: 
RCDc_limit = 185 
RCDWRc_limit = 1482 
WTRc_limit = 24122 
RTWc_limit = 21950 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24122 
RTWc_limit_alone = 21950 

Commands details: 
total_CMD = 64747 
n_nop = 40643 
Read = 856 
Write = 10544 
L2_Alloc = 10544 
L2_WB = 0 
n_act = 1327 
n_pre = 1311 
n_ref = 0 
n_req = 5486 
total_req = 21944 

Dual Bus Interface Util: 
issued_total_row = 2638 
issued_total_col = 21944 
Row_Bus_Util =  0.040743 
CoL_Bus_Util = 0.338919 
Either_Row_CoL_Bus_Util = 0.372280 
Issued_on_Two_Bus_Simul_Util = 0.007383 
issued_two_Eff = 0.019831 
queue_avg = 35.481735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.4817
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64747 n_nop=40573 n_act=1249 n_pre=1233 n_ref_event=0 n_req=5550 n_rd=872 n_rd_L2_A=10664 n_write=10664 n_wr_bk=0 bw_util=0.6857
n_activity=51247 dram_eff=0.8664
bk0: 844a 30418i bk1: 844a 30044i bk2: 824a 30767i bk3: 824a 30357i bk4: 736a 33228i bk5: 736a 32994i bk6: 720a 32068i bk7: 720a 31958i bk8: 780a 31627i bk9: 780a 31183i bk10: 664a 34400i bk11: 664a 34441i bk12: 596a 36450i bk13: 596a 36574i bk14: 604a 38846i bk15: 604a 38496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774955
Row_Buffer_Locality_read = 0.987171
Row_Buffer_Locality_write = 0.545386
Bank_Level_Parallism = 10.034255
Bank_Level_Parallism_Col = 9.721547
Bank_Level_Parallism_Ready = 5.633256
write_to_read_ratio_blp_rw_average = 0.449870
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.685746 
total_CMD = 64747 
util_bw = 44400 
Wasted_Col = 5957 
Wasted_Row = 299 
Idle = 14091 

BW Util Bottlenecks: 
RCDc_limit = 122 
RCDWRc_limit = 1265 
WTRc_limit = 24719 
RTWc_limit = 23072 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24719 
RTWc_limit_alone = 23072 

Commands details: 
total_CMD = 64747 
n_nop = 40573 
Read = 872 
Write = 10664 
L2_Alloc = 10664 
L2_WB = 0 
n_act = 1249 
n_pre = 1233 
n_ref = 0 
n_req = 5550 
total_req = 22200 

Dual Bus Interface Util: 
issued_total_row = 2482 
issued_total_col = 22200 
Row_Bus_Util =  0.038334 
CoL_Bus_Util = 0.342873 
Either_Row_CoL_Bus_Util = 0.373361 
Issued_on_Two_Bus_Simul_Util = 0.007846 
issued_two_Eff = 0.021014 
queue_avg = 38.951981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.952
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64747 n_nop=40614 n_act=1310 n_pre=1294 n_ref_event=0 n_req=5504 n_rd=880 n_rd_L2_A=10568 n_write=10568 n_wr_bk=0 bw_util=0.6801
n_activity=50482 dram_eff=0.8722
bk0: 848a 29111i bk1: 848a 29178i bk2: 804a 30977i bk3: 804a 30929i bk4: 712a 34943i bk5: 712a 34595i bk6: 708a 33103i bk7: 708a 32851i bk8: 772a 31833i bk9: 772a 31500i bk10: 660a 32705i bk11: 660a 32543i bk12: 596a 36576i bk13: 596a 36181i bk14: 624a 37199i bk15: 624a 36938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761991
Row_Buffer_Locality_read = 0.980433
Row_Buffer_Locality_write = 0.525360
Bank_Level_Parallism = 10.206091
Bank_Level_Parallism_Col = 9.863640
Bank_Level_Parallism_Ready = 5.712651
write_to_read_ratio_blp_rw_average = 0.450497
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.680062 
total_CMD = 64747 
util_bw = 44032 
Wasted_Col = 5800 
Wasted_Row = 219 
Idle = 14696 

BW Util Bottlenecks: 
RCDc_limit = 218 
RCDWRc_limit = 1253 
WTRc_limit = 24407 
RTWc_limit = 22819 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24407 
RTWc_limit_alone = 22819 

Commands details: 
total_CMD = 64747 
n_nop = 40614 
Read = 880 
Write = 10568 
L2_Alloc = 10568 
L2_WB = 0 
n_act = 1310 
n_pre = 1294 
n_ref = 0 
n_req = 5504 
total_req = 22016 

Dual Bus Interface Util: 
issued_total_row = 2604 
issued_total_col = 22016 
Row_Bus_Util =  0.040218 
CoL_Bus_Util = 0.340031 
Either_Row_CoL_Bus_Util = 0.372728 
Issued_on_Two_Bus_Simul_Util = 0.007522 
issued_two_Eff = 0.020180 
queue_avg = 40.645264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.6453

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2020, Miss = 1438, Miss_rate = 0.712, Pending_hits = 19, Reservation_fails = 7
L2_cache_bank[1]: Access = 2020, Miss = 1438, Miss_rate = 0.712, Pending_hits = 19, Reservation_fails = 5
L2_cache_bank[2]: Access = 2000, Miss = 1423, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 4
L2_cache_bank[3]: Access = 2000, Miss = 1423, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 8
L2_cache_bank[4]: Access = 2000, Miss = 1435, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 7
L2_cache_bank[5]: Access = 2000, Miss = 1435, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 9
L2_cache_bank[6]: Access = 2000, Miss = 1424, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[7]: Access = 2000, Miss = 1424, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 4
L2_cache_bank[8]: Access = 2000, Miss = 1438, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 7
L2_cache_bank[9]: Access = 2000, Miss = 1438, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[10]: Access = 2000, Miss = 1425, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 4
L2_cache_bank[11]: Access = 2000, Miss = 1425, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 4
L2_cache_bank[12]: Access = 2000, Miss = 1442, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[13]: Access = 2000, Miss = 1442, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 7
L2_cache_bank[14]: Access = 2000, Miss = 1431, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 8
L2_cache_bank[15]: Access = 2000, Miss = 1431, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 9
L2_total_cache_accesses = 32040
L2_total_cache_misses = 22912
L2_total_cache_miss_rate = 0.7151
L2_total_cache_pending_hits = 38
L2_total_cache_reservation_fails = 95
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1674
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4364
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21236
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 38
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 25600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 95
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.138

icnt_total_pkts_mem_to_simt=57800
icnt_total_pkts_simt_to_mem=134440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.8358
	minimum = 6
	maximum = 1377
Network latency average = 37.4462
	minimum = 6
	maximum = 993
Slowest packet = 1082
Flit latency average = 37.9225
	minimum = 6
	maximum = 993
Slowest flit = 118064
Fragmentation average = 1.43232
	minimum = 0
	maximum = 516
Injected packet rate average = 0.0307929
	minimum = 0 (at node 36)
	maximum = 0.0485344 (at node 20)
Accepted packet rate average = 0.0307929
	minimum = 0 (at node 36)
	maximum = 0.0485344 (at node 20)
Injected flit rate average = 0.0923787
	minimum = 0 (at node 36)
	maximum = 0.207641 (at node 13)
Accepted flit rate average= 0.0923787
	minimum = 0 (at node 36)
	maximum = 0.202307 (at node 20)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 53.371 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1253.5 (2 samples)
Network latency average = 37.5185 (2 samples)
	minimum = 6 (2 samples)
	maximum = 884.5 (2 samples)
Flit latency average = 41.9131 (2 samples)
	minimum = 6 (2 samples)
	maximum = 882.5 (2 samples)
Fragmentation average = 1.76201 (2 samples)
	minimum = 0 (2 samples)
	maximum = 506 (2 samples)
Injected packet rate average = 0.0271285 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0447861 (2 samples)
Accepted packet rate average = 0.0271285 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0447861 (2 samples)
Injected flit rate average = 0.0813855 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.206293 (2 samples)
Accepted flit rate average = 0.0813855 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.192924 (2 samples)
Injected packet size average = 3 (2 samples)
Accepted packet size average = 3 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 181527 (inst/sec)
gpgpu_simulation_rate = 1891 (cycle/sec)
gpgpu_silicon_slowdown = 849814x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-3.traceg
-kernel name = _Z10mul_kernelIdEvPT_PKS0_
-kernel id = 3
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f613f000000
-local mem base_addr = 0x00007f613d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-3.traceg
launching kernel name: _Z10mul_kernelIdEvPT_PKS0_ uid: 3
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z10mul_kernelIdEvPT_PKS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 10863
gpu_sim_insn = 1638400
gpu_ipc =     150.8239
gpu_tot_sim_cycle = 52483
gpu_tot_sim_insn = 5632000
gpu_tot_ipc =     107.3109
gpu_tot_issued_cta = 300
gpu_occupancy = 69.8969% 
gpu_tot_occupancy = 66.7096% 
max_total_param_size = 0
gpu_stall_dramfull = 238647
gpu_stall_icnt2sh    = 95624
partiton_level_parallism =       1.1783
partiton_level_parallism_total  =       0.8544
partiton_level_parallism_util =       2.6112
partiton_level_parallism_util_total  =       2.6973
L2_BW  =      60.5935 GB/Sec
L2_BW_total  =      43.9352 GB/Sec
gpu_total_sim_rate=201142

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 89600
	L1I_total_cache_misses = 1920
	L1I_total_cache_miss_rate = 0.0214
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9660
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87680
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1920
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9660
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1880
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 89600

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9660
ctas_completed 300, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
166, 167, 166, 166, 166, 166, 166, 166, 166, 166, 166, 166, 165, 164, 164, 164, 164, 164, 164, 164, 164, 164, 164, 164, 164, 164, 164, 164, 164, 164, 164, 164, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 5632000
gpgpu_n_tot_w_icount = 176000
gpgpu_n_stall_shd_mem = 845528
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12800
gpgpu_n_mem_write_global = 32000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 204800
gpgpu_n_store_insn = 512000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1449434	W0_Idle:293646	W0_Scoreboard:91714	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:176000
single_issue_nums: WS0:71672	WS1:71688	
dual_issue_nums: WS0:8164	WS1:8156	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 102400 {8:12800,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4352000 {136:32000,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1740800 {136:12800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256000 {8:32000,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 3751 
max_icnt2mem_latency = 1382 
maxmrqlatency = 2773 
max_icnt2sh_latency = 281 
averagemflatency = 716 
avg_icnt2mem_latency = 117 
avg_mrq_latency = 299 
avg_icnt2sh_latency = 19 
mrq_lat_table:6933 	78 	737 	1043 	2713 	4099 	7007 	9943 	12960 	9176 	2204 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5272 	14242 	14884 	9699 	703 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	298 	17535 	10664 	5948 	3823 	4419 	2042 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	27518 	8180 	7446 	1599 	51 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	11 	64 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        22        22        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        24        24        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        26        28        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      3467      3461      3207      3220      3260      3250      3455      3437      3489      3547      5368      5358      3896      3955      4750      4741 
dram[1]:      3614      3536      2430      2431      3343      3332      3646      3593      3633      3580      8618      8624      8671      8666      6499      6488 
dram[2]:      3499      3500      2338      2339      4144      4134      3480      3522      3543      3538      5761      5766      4610      4609      5014      5014 
dram[3]:      3561      3658      2212      2376      2826      2866      3405      3470      3467      3471      8406      8395      6269      6274      6127      6131 
dram[4]:      3524      3528      2431      2338      3164      3211      3362      3356      3556      3550      5548      5552      4904      4899      5010      4992 
dram[5]:      3444      3495      2847      2860      2910      2932      3378      3306      3522      3521      8990      8990      6261      6252      7203      7213 
dram[6]:      3524      3422      2630      2624      3434      3419      3178      3147      3386      3417      5549      5553      4953      4953      5086      5086 
dram[7]:      3547      3656      1930      1931      4646      4649      3511      3452      3717      3680      9201      9374      6927      6915      7357      7345 
average row accesses per activate:
dram[0]:  5.106796  5.057693  5.788235  5.590909  6.385714  6.385714  7.909091  7.909091  6.173333  6.430555  5.833333  5.833333  4.734940  4.851852  4.829268  4.829268 
dram[1]:  6.000000  6.139535  5.593023  5.593023  4.541667  4.541667  5.531646  5.531646  6.026316  6.189189  5.600000  5.600000  4.595238  4.650602  5.207792  5.207792 
dram[2]:  5.156863  5.313131  6.533333  6.533333  6.152778  6.152778  7.872727  8.018518  5.716049  5.716049  5.513158  5.662162  4.925000  5.116883  5.333333  5.479452 
dram[3]:  6.297619  6.451220  5.277778  5.277778  4.428571  4.428571  5.407407  5.277109  5.871795  5.871795  4.929412  5.048193  4.454545  4.611765  4.682353  4.795181 
dram[4]:  5.728261  5.728261  6.486842  6.486842  5.753247  5.906667  7.750000  7.750000  5.703704  5.703704  5.513158  5.441558  4.351648  4.400000  5.452055  5.102564 
dram[5]:  5.760870  5.824176  5.482759  5.420455  4.479167  4.574468  4.489583  4.585106  6.148649  6.148649  5.613333  5.767123  4.670588  4.783133  4.466667  4.322581 
dram[6]:  6.285714  6.439024  5.891566  5.891566  5.562500  5.632911  8.000000  8.000000  5.168540  5.168540  6.130435  6.130435  3.900000  4.062500  4.168421  4.258065 
dram[7]:  5.943820  6.151163  5.311111  5.370787  4.510417  4.706522  4.965909  5.081395  4.742268  4.742268  6.885246  6.885246  4.898734  4.898734  4.494382  4.545455 
average row locality = 56920/10458 = 5.442723
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1096      1096      1020      1020       928       928       904       904       976       976       844       844       792       792       792       792 
dram[1]:      1092      1092      1000      1000       908       908       904       904       964       964       840       840       776       776       808       808 
dram[2]:      1096      1096      1016      1016       920       920       896       896       976       976       840       840       796       796       800       800 
dram[3]:      1096      1096       984       984       904       904       908       908       964       964       848       848       788       788       800       800 
dram[4]:      1096      1096      1024      1024       920       920       900       900       976       976       840       840       800       800       796       796 
dram[5]:      1104      1104       988       988       892       892       888       888       956       956       856       856       808       808       808       808 
dram[6]:      1100      1100      1016      1016       928       928       912       912       972       972       856       856       784       784       792       792 
dram[7]:      1104      1104       996       996       904       904       900       900       964       964       848       848       784       784       808       808 
total dram reads = 117192
bank skew: 1104/776 = 1.42
chip skew: 14720/14584 = 1.01
number of total write accesses:
dram[0]:      1008      1008       948       948       860       860       836       836       876       876       836       836       780       780       792       792 
dram[1]:      1020      1020       924       924       836       836       844       844       868       868       840       840       768       768       796       796 
dram[2]:      1008      1008       944       944       852       852       836       836       876       876       836       836       780       780       800       800 
dram[3]:      1020      1020       916       916       832       832       844       844       868       868       828       828       780       780       792       792 
dram[4]:      1012      1012       948       948       852       852       836       836       872       872       836       836       784       784       796       796 
dram[5]:      1016      1016       920       920       828       828       836       836       864       864       828       828       780       780       800       800 
dram[6]:      1012      1012       940       940       852       852       848       848       868       868       836       836       776       776       792       792 
dram[7]:      1012      1012       916       916       828       828       848       848       876       876       832       832       764       764       792       792 
total dram writes = 110488
bank skew: 1020/764 = 1.34
chip skew: 13872/13736 = 1.01
average mf latency per bank:
dram[0]:        163       170       170       177       152       161       155       163       144       149       148       157       146       155       155       165
dram[1]:        130       132       133       140       114       120       127       133       127       131       115       120       109       113       119       123
dram[2]:        141       148       157       162       136       143       150       154       134       140       135       140       136       144       139       146
dram[3]:        143       142       135       135       118       118       128       131       130       134       125       126       117       118       123       123
dram[4]:        137       140       148       150       133       135       146       148       128       129       136       137       129       134       142       142
dram[5]:        145       147       133       137       122       126       123       125       131       134       125       127       121       122       128       131
dram[6]:        149       153       142       148       126       133       145       152       124       131       139       146       131       138       130       135
dram[7]:        162       168       162       165       138       143       146       149       145       149       186       194       165       174       156       163
maximum mf latency per bank:
dram[0]:       2614      2687      3214      3751      2585      2616      2613      2654      2991      2894      2707      2718      1596      1987      1917      2176
dram[1]:       2152      2293      2513      2530      2200      2265      2194      2269      3519      3228      1675      2048      1337      1459      2191      2220
dram[2]:       2090      2358      2641      2649      2180      2212      2737      2747      2911      2036      2156      2204      2211      1980      2082      2100
dram[3]:       2168      2180      2225      2251      1948      1959      2065      2185      2846      2857      1844      1855      1667      1574      2068      2092
dram[4]:       2809      2820      2631      2641      2133      2118      2624      2697      1902      1758      2914      2284      2542      2565      2365      2005
dram[5]:       2418      2429      1955      2166      2733      2897      1730      1834      2554      2570      1924      1965      1718      1634      2261      2278
dram[6]:       2479      2490      2953      3054      1959      2009      2389      2652      1987      2210      2674      2791      2201      2278      2014      2073
dram[7]:       2661      2913      3008      3019      2322      2540      2284      2536      2424      2589      2790      3254      2593      2788      2166      2297
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81646 n_nop=51030 n_act=1249 n_pre=1233 n_ref_event=0 n_req=7144 n_rd=832 n_rd_L2_A=13872 n_write=13872 n_wr_bk=0 bw_util=0.7
n_activity=65883 dram_eff=0.8675
bk0: 1096a 36760i bk1: 1096a 36021i bk2: 1020a 39338i bk3: 1020a 39572i bk4: 928a 39234i bk5: 928a 39291i bk6: 904a 40622i bk7: 904a 39998i bk8: 976a 39644i bk9: 976a 39116i bk10: 844a 42373i bk11: 844a 42590i bk12: 792a 46390i bk13: 792a 45317i bk14: 792a 48279i bk15: 792a 47881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825168
Row_Buffer_Locality_read = 0.988847
Row_Buffer_Locality_write = 0.651672
Bank_Level_Parallism = 9.971586
Bank_Level_Parallism_Col = 9.742595
Bank_Level_Parallism_Ready = 5.647067
write_to_read_ratio_blp_rw_average = 0.460097
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.699998 
total_CMD = 81646 
util_bw = 57152 
Wasted_Col = 7833 
Wasted_Row = 353 
Idle = 16308 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 1269 
WTRc_limit = 31626 
RTWc_limit = 30200 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31626 
RTWc_limit_alone = 30200 

Commands details: 
total_CMD = 81646 
n_nop = 51030 
Read = 832 
Write = 13872 
L2_Alloc = 13872 
L2_WB = 0 
n_act = 1249 
n_pre = 1233 
n_ref = 0 
n_req = 7144 
total_req = 28576 

Dual Bus Interface Util: 
issued_total_row = 2482 
issued_total_col = 28576 
Row_Bus_Util =  0.030400 
CoL_Bus_Util = 0.349999 
Either_Row_CoL_Bus_Util = 0.374985 
Issued_on_Two_Bus_Simul_Util = 0.005414 
issued_two_Eff = 0.014437 
queue_avg = 42.598206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.5982
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81646 n_nop=51116 n_act=1317 n_pre=1301 n_ref_event=0 n_req=7094 n_rd=792 n_rd_L2_A=13792 n_write=13792 n_wr_bk=0 bw_util=0.6951
n_activity=65480 dram_eff=0.8667
bk0: 1092a 39226i bk1: 1092a 38634i bk2: 1000a 40010i bk3: 1000a 39736i bk4: 908a 42483i bk5: 908a 42115i bk6: 904a 43555i bk7: 904a 43318i bk8: 964a 42035i bk9: 964a 41365i bk10: 840a 44268i bk11: 840a 44278i bk12: 776a 48934i bk13: 776a 48527i bk14: 808a 46809i bk15: 808a 46265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814350
Row_Buffer_Locality_read = 0.987658
Row_Buffer_Locality_write = 0.631090
Bank_Level_Parallism = 9.557270
Bank_Level_Parallism_Col = 9.301023
Bank_Level_Parallism_Ready = 5.400483
write_to_read_ratio_blp_rw_average = 0.455821
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.695098 
total_CMD = 81646 
util_bw = 56752 
Wasted_Col = 8038 
Wasted_Row = 319 
Idle = 16537 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 1339 
WTRc_limit = 31945 
RTWc_limit = 29185 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31945 
RTWc_limit_alone = 29185 

Commands details: 
total_CMD = 81646 
n_nop = 51116 
Read = 792 
Write = 13792 
L2_Alloc = 13792 
L2_WB = 0 
n_act = 1317 
n_pre = 1301 
n_ref = 0 
n_req = 7094 
total_req = 28376 

Dual Bus Interface Util: 
issued_total_row = 2618 
issued_total_col = 28376 
Row_Bus_Util =  0.032065 
CoL_Bus_Util = 0.347549 
Either_Row_CoL_Bus_Util = 0.373931 
Issued_on_Two_Bus_Simul_Util = 0.005683 
issued_two_Eff = 0.015198 
queue_avg = 37.260124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.2601
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81646 n_nop=51140 n_act=1221 n_pre=1205 n_ref_event=0 n_req=7136 n_rd=816 n_rd_L2_A=13864 n_write=13864 n_wr_bk=0 bw_util=0.6992
n_activity=65989 dram_eff=0.8651
bk0: 1096a 36133i bk1: 1096a 35470i bk2: 1016a 38692i bk3: 1016a 38200i bk4: 920a 39163i bk5: 920a 38743i bk6: 896a 40118i bk7: 896a 40169i bk8: 976a 39536i bk9: 976a 39388i bk10: 840a 42974i bk11: 840a 43508i bk12: 796a 44445i bk13: 796a 44193i bk14: 800a 47372i bk15: 800a 46908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828896
Row_Buffer_Locality_read = 0.988011
Row_Buffer_Locality_write = 0.660415
Bank_Level_Parallism = 10.079085
Bank_Level_Parallism_Col = 9.875164
Bank_Level_Parallism_Ready = 5.695832
write_to_read_ratio_blp_rw_average = 0.463112
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.699214 
total_CMD = 81646 
util_bw = 57088 
Wasted_Col = 7829 
Wasted_Row = 464 
Idle = 16265 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 1365 
WTRc_limit = 31542 
RTWc_limit = 30598 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31542 
RTWc_limit_alone = 30598 

Commands details: 
total_CMD = 81646 
n_nop = 51140 
Read = 816 
Write = 13864 
L2_Alloc = 13864 
L2_WB = 0 
n_act = 1221 
n_pre = 1205 
n_ref = 0 
n_req = 7136 
total_req = 28544 

Dual Bus Interface Util: 
issued_total_row = 2426 
issued_total_col = 28544 
Row_Bus_Util =  0.029714 
CoL_Bus_Util = 0.349607 
Either_Row_CoL_Bus_Util = 0.373637 
Issued_on_Two_Bus_Simul_Util = 0.005683 
issued_two_Eff = 0.015210 
queue_avg = 42.727909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.7279
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81646 n_nop=51062 n_act=1371 n_pre=1355 n_ref_event=0 n_req=7086 n_rd=824 n_rd_L2_A=13760 n_write=13760 n_wr_bk=0 bw_util=0.6943
n_activity=65575 dram_eff=0.8645
bk0: 1096a 37721i bk1: 1096a 37678i bk2: 984a 40478i bk3: 984a 39918i bk4: 904a 43379i bk5: 904a 42387i bk6: 908a 42821i bk7: 908a 42565i bk8: 964a 41715i bk9: 964a 41154i bk10: 848a 44123i bk11: 848a 44144i bk12: 788a 46925i bk13: 788a 46168i bk14: 800a 47301i bk15: 800a 47468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806520
Row_Buffer_Locality_read = 0.987932
Row_Buffer_Locality_write = 0.614244
Bank_Level_Parallism = 9.652328
Bank_Level_Parallism_Col = 9.400341
Bank_Level_Parallism_Ready = 5.492606
write_to_read_ratio_blp_rw_average = 0.453262
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.694314 
total_CMD = 81646 
util_bw = 56688 
Wasted_Col = 7972 
Wasted_Row = 388 
Idle = 16598 

BW Util Bottlenecks: 
RCDc_limit = 157 
RCDWRc_limit = 1493 
WTRc_limit = 31932 
RTWc_limit = 28819 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31932 
RTWc_limit_alone = 28819 

Commands details: 
total_CMD = 81646 
n_nop = 51062 
Read = 824 
Write = 13760 
L2_Alloc = 13760 
L2_WB = 0 
n_act = 1371 
n_pre = 1355 
n_ref = 0 
n_req = 7086 
total_req = 28344 

Dual Bus Interface Util: 
issued_total_row = 2726 
issued_total_col = 28344 
Row_Bus_Util =  0.033388 
CoL_Bus_Util = 0.347157 
Either_Row_CoL_Bus_Util = 0.374593 
Issued_on_Two_Bus_Simul_Util = 0.005953 
issued_two_Eff = 0.015891 
queue_avg = 37.741238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.7412
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81646 n_nop=51055 n_act=1247 n_pre=1231 n_ref_event=0 n_req=7144 n_rd=832 n_rd_L2_A=13872 n_write=13872 n_wr_bk=0 bw_util=0.7
n_activity=66031 dram_eff=0.8655
bk0: 1096a 36879i bk1: 1096a 36457i bk2: 1024a 39402i bk3: 1024a 38828i bk4: 920a 40708i bk5: 920a 40088i bk6: 900a 41064i bk7: 900a 40726i bk8: 976a 40915i bk9: 976a 40464i bk10: 840a 43561i bk11: 840a 43097i bk12: 800a 47187i bk13: 800a 46558i bk14: 796a 46952i bk15: 796a 46960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825448
Row_Buffer_Locality_read = 0.988847
Row_Buffer_Locality_write = 0.652249
Bank_Level_Parallism = 9.847948
Bank_Level_Parallism_Col = 9.614888
Bank_Level_Parallism_Ready = 5.555633
write_to_read_ratio_blp_rw_average = 0.461218
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.699998 
total_CMD = 81646 
util_bw = 57152 
Wasted_Col = 7891 
Wasted_Row = 370 
Idle = 16233 

BW Util Bottlenecks: 
RCDc_limit = 133 
RCDWRc_limit = 1427 
WTRc_limit = 31727 
RTWc_limit = 30784 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31727 
RTWc_limit_alone = 30784 

Commands details: 
total_CMD = 81646 
n_nop = 51055 
Read = 832 
Write = 13872 
L2_Alloc = 13872 
L2_WB = 0 
n_act = 1247 
n_pre = 1231 
n_ref = 0 
n_req = 7144 
total_req = 28576 

Dual Bus Interface Util: 
issued_total_row = 2478 
issued_total_col = 28576 
Row_Bus_Util =  0.030351 
CoL_Bus_Util = 0.349999 
Either_Row_CoL_Bus_Util = 0.374678 
Issued_on_Two_Bus_Simul_Util = 0.005671 
issued_two_Eff = 0.015135 
queue_avg = 42.284534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.2845
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81646 n_nop=51039 n_act=1385 n_pre=1369 n_ref_event=0 n_req=7086 n_rd=856 n_rd_L2_A=13744 n_write=13744 n_wr_bk=0 bw_util=0.6943
n_activity=65653 dram_eff=0.8634
bk0: 1104a 37921i bk1: 1104a 37645i bk2: 988a 40604i bk3: 988a 39882i bk4: 892a 43748i bk5: 892a 43103i bk6: 888a 43876i bk7: 888a 43731i bk8: 956a 42052i bk9: 956a 41380i bk10: 856a 42419i bk11: 856a 43398i bk12: 808a 45084i bk13: 808a 44590i bk14: 808a 45806i bk15: 808a 45599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804544
Row_Buffer_Locality_read = 0.984932
Row_Buffer_Locality_write = 0.612922
Bank_Level_Parallism = 9.716254
Bank_Level_Parallism_Col = 9.470810
Bank_Level_Parallism_Ready = 5.514788
write_to_read_ratio_blp_rw_average = 0.457125
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.694314 
total_CMD = 81646 
util_bw = 56688 
Wasted_Col = 8035 
Wasted_Row = 430 
Idle = 16493 

BW Util Bottlenecks: 
RCDc_limit = 185 
RCDWRc_limit = 1549 
WTRc_limit = 31406 
RTWc_limit = 29218 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31406 
RTWc_limit_alone = 29218 

Commands details: 
total_CMD = 81646 
n_nop = 51039 
Read = 856 
Write = 13744 
L2_Alloc = 13744 
L2_WB = 0 
n_act = 1385 
n_pre = 1369 
n_ref = 0 
n_req = 7086 
total_req = 28344 

Dual Bus Interface Util: 
issued_total_row = 2754 
issued_total_col = 28344 
Row_Bus_Util =  0.033731 
CoL_Bus_Util = 0.347157 
Either_Row_CoL_Bus_Util = 0.374874 
Issued_on_Two_Bus_Simul_Util = 0.006014 
issued_two_Eff = 0.016042 
queue_avg = 38.292496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2925
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81646 n_nop=51007 n_act=1301 n_pre=1285 n_ref_event=0 n_req=7142 n_rd=872 n_rd_L2_A=13848 n_write=13848 n_wr_bk=0 bw_util=0.6998
n_activity=65612 dram_eff=0.8708
bk0: 1100a 36096i bk1: 1100a 35581i bk2: 1016a 38221i bk3: 1016a 38062i bk4: 928a 40588i bk5: 928a 40423i bk6: 912a 39006i bk7: 912a 38904i bk8: 972a 39016i bk9: 972a 38444i bk10: 856a 43112i bk11: 856a 43016i bk12: 784a 44697i bk13: 784a 44834i bk14: 792a 47037i bk15: 792a 46540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817838
Row_Buffer_Locality_read = 0.989946
Row_Buffer_Locality_write = 0.634893
Bank_Level_Parallism = 10.165008
Bank_Level_Parallism_Col = 9.912744
Bank_Level_Parallism_Ready = 5.692035
write_to_read_ratio_blp_rw_average = 0.457094
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.699802 
total_CMD = 81646 
util_bw = 57136 
Wasted_Col = 7534 
Wasted_Row = 311 
Idle = 16665 

BW Util Bottlenecks: 
RCDc_limit = 122 
RCDWRc_limit = 1302 
WTRc_limit = 32125 
RTWc_limit = 30187 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 32125 
RTWc_limit_alone = 30187 

Commands details: 
total_CMD = 81646 
n_nop = 51007 
Read = 872 
Write = 13848 
L2_Alloc = 13848 
L2_WB = 0 
n_act = 1301 
n_pre = 1285 
n_ref = 0 
n_req = 7142 
total_req = 28568 

Dual Bus Interface Util: 
issued_total_row = 2586 
issued_total_col = 28568 
Row_Bus_Util =  0.031673 
CoL_Bus_Util = 0.349901 
Either_Row_CoL_Bus_Util = 0.375266 
Issued_on_Two_Bus_Simul_Util = 0.006308 
issued_two_Eff = 0.016809 
queue_avg = 41.390270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.3903
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents
MSHR: tag=0xf6c3f00, atomic=0 1 entries : 0x55b8910202c0 :  mf: uid=171682, sid18:w63, part=7, addr=0x7f610f6c3f00, load , size=128, unknown  status = IN_PARTITION_DRAM (52481), 

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xf6c3f80, atomic=0 1 entries : 0x55b891752a10 :  mf: uid=171681, sid18:w63, part=7, addr=0x7f610f6c3f80, load , size=128, unknown  status = IN_PARTITION_DRAM (52482), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81646 n_nop=51077 n_act=1367 n_pre=1351 n_ref_event=0 n_req=7088 n_rd=880 n_rd_L2_A=13733 n_write=13736 n_wr_bk=0 bw_util=0.6944
n_activity=64926 dram_eff=0.8733
bk0: 1104a 35998i bk1: 1101a 36188i bk2: 996a 39233i bk3: 996a 39080i bk4: 904a 43649i bk5: 904a 43225i bk6: 900a 42128i bk7: 900a 41834i bk8: 964a 40197i bk9: 964a 39772i bk10: 848a 40848i bk11: 848a 41059i bk12: 784a 44718i bk13: 784a 44311i bk14: 808a 45706i bk15: 808a 45341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807139
Row_Buffer_Locality_read = 0.984674
Row_Buffer_Locality_write = 0.618229
Bank_Level_Parallism = 10.094476
Bank_Level_Parallism_Col = 9.819485
Bank_Level_Parallism_Ready = 5.659540
write_to_read_ratio_blp_rw_average = 0.456792
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.694437 
total_CMD = 81646 
util_bw = 56697 
Wasted_Col = 7516 
Wasted_Row = 243 
Idle = 17190 

BW Util Bottlenecks: 
RCDc_limit = 218 
RCDWRc_limit = 1289 
WTRc_limit = 31599 
RTWc_limit = 29860 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31599 
RTWc_limit_alone = 29860 

Commands details: 
total_CMD = 81646 
n_nop = 51077 
Read = 880 
Write = 13736 
L2_Alloc = 13733 
L2_WB = 0 
n_act = 1367 
n_pre = 1351 
n_ref = 0 
n_req = 7088 
total_req = 28349 

Dual Bus Interface Util: 
issued_total_row = 2718 
issued_total_col = 28349 
Row_Bus_Util =  0.033290 
CoL_Bus_Util = 0.347218 
Either_Row_CoL_Bus_Util = 0.374409 
Issued_on_Two_Bus_Simul_Util = 0.006100 
issued_two_Eff = 0.016291 
queue_avg = 41.554909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.5549

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2820, Miss = 1838, Miss_rate = 0.652, Pending_hits = 19, Reservation_fails = 23
L2_cache_bank[1]: Access = 2820, Miss = 1838, Miss_rate = 0.652, Pending_hits = 19, Reservation_fails = 29
L2_cache_bank[2]: Access = 2800, Miss = 1823, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 22
L2_cache_bank[3]: Access = 2800, Miss = 1823, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 14
L2_cache_bank[4]: Access = 2800, Miss = 1835, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 18
L2_cache_bank[5]: Access = 2800, Miss = 1835, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 21
L2_cache_bank[6]: Access = 2800, Miss = 1823, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 20
L2_cache_bank[7]: Access = 2800, Miss = 1823, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 16
L2_cache_bank[8]: Access = 2800, Miss = 1838, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 12
L2_cache_bank[9]: Access = 2800, Miss = 1838, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 8
L2_cache_bank[10]: Access = 2800, Miss = 1825, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 13
L2_cache_bank[11]: Access = 2800, Miss = 1825, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 12
L2_cache_bank[12]: Access = 2800, Miss = 1840, Miss_rate = 0.657, Pending_hits = 0, Reservation_fails = 20
L2_cache_bank[13]: Access = 2800, Miss = 1840, Miss_rate = 0.657, Pending_hits = 0, Reservation_fails = 28
L2_cache_bank[14]: Access = 2800, Miss = 1827, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 25
L2_cache_bank[15]: Access = 2800, Miss = 1827, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 26
L2_total_cache_accesses = 44840
L2_total_cache_misses = 29298
L2_total_cache_miss_rate = 0.6534
L2_total_cache_pending_hits = 38
L2_total_cache_reservation_fails = 307
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11126
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1674
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4378
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27622
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 38
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 307
L2_cache_data_port_util = 0.074
L2_cache_fill_port_util = 0.140

icnt_total_pkts_mem_to_simt=96200
icnt_total_pkts_simt_to_mem=172840
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.0629
	minimum = 6
	maximum = 1377
Network latency average = 37.9335
	minimum = 6
	maximum = 993
Slowest packet = 1082
Flit latency average = 34.8907
	minimum = 6
	maximum = 993
Slowest flit = 118064
Fragmentation average = 1.13482
	minimum = 0
	maximum = 516
Injected packet rate average = 0.0341749
	minimum = 0 (at node 36)
	maximum = 0.0537317 (at node 20)
Accepted packet rate average = 0.0341749
	minimum = 0 (at node 36)
	maximum = 0.0537317 (at node 20)
Injected flit rate average = 0.102525
	minimum = 0 (at node 36)
	maximum = 0.201246 (at node 13)
Accepted flit rate average= 0.102525
	minimum = 0 (at node 36)
	maximum = 0.206162 (at node 20)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 54.6016 (3 samples)
	minimum = 6 (3 samples)
	maximum = 1294.67 (3 samples)
Network latency average = 37.6568 (3 samples)
	minimum = 6 (3 samples)
	maximum = 920.667 (3 samples)
Flit latency average = 39.5723 (3 samples)
	minimum = 6 (3 samples)
	maximum = 919.333 (3 samples)
Fragmentation average = 1.55295 (3 samples)
	minimum = 0 (3 samples)
	maximum = 509.333 (3 samples)
Injected packet rate average = 0.0294773 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.047768 (3 samples)
Accepted packet rate average = 0.0294773 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.047768 (3 samples)
Injected flit rate average = 0.0884319 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.204611 (3 samples)
Accepted flit rate average = 0.0884319 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.197337 (3 samples)
Injected packet size average = 3 (3 samples)
Accepted packet size average = 3 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 201142 (inst/sec)
gpgpu_simulation_rate = 1874 (cycle/sec)
gpgpu_silicon_slowdown = 857524x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-4.traceg
-kernel name = _Z10add_kernelIdEvPKT_S2_PS0_
-kernel id = 4
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f613f000000
-local mem base_addr = 0x00007f613d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-4.traceg
launching kernel name: _Z10add_kernelIdEvPKT_S2_PS0_ uid: 4
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z10add_kernelIdEvPKT_S2_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 15905
gpu_sim_insn = 1945600
gpu_ipc =     122.3263
gpu_tot_sim_cycle = 68388
gpu_tot_sim_insn = 7577600
gpu_tot_ipc =     110.8031
gpu_tot_issued_cta = 400
gpu_occupancy = 66.0518% 
gpu_tot_occupancy = 66.5567% 
max_total_param_size = 0
gpu_stall_dramfull = 329748
gpu_stall_icnt2sh    = 166846
partiton_level_parallism =       1.2072
partiton_level_parallism_total  =       0.9364
partiton_level_parallism_util =       2.7401
partiton_level_parallism_util_total  =       2.7100
L2_BW  =      62.0774 GB/Sec
L2_BW_total  =      48.1545 GB/Sec
gpu_total_sim_rate=199410

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 121600
	L1I_total_cache_misses = 1920
	L1I_total_cache_miss_rate = 0.0158
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9660
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 119680
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1920
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9660
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1880
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 121600

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9660
ctas_completed 400, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
225, 225, 224, 224, 225, 225, 224, 224, 224, 225, 225, 224, 223, 221, 221, 221, 221, 221, 221, 221, 221, 222, 221, 221, 221, 222, 221, 221, 223, 223, 221, 221, 201, 201, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 201, 200, 200, 200, 200, 200, 200, 200, 200, 201, 200, 200, 201, 200, 200, 200, 
gpgpu_n_tot_thrd_icount = 7577600
gpgpu_n_tot_w_icount = 236800
gpgpu_n_stall_shd_mem = 1091856
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25600
gpgpu_n_mem_write_global = 38400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 409600
gpgpu_n_store_insn = 614400
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 32000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1837048	W0_Idle:364549	W0_Scoreboard:177067	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:236800
single_issue_nums: WS0:101298	WS1:101418	
dual_issue_nums: WS0:8551	WS1:8491	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 204800 {8:25600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5222400 {136:38400,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3481600 {136:25600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 307200 {8:38400,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 4929 
max_icnt2mem_latency = 1487 
maxmrqlatency = 3710 
max_icnt2sh_latency = 281 
averagemflatency = 714 
avg_icnt2mem_latency = 133 
avg_mrq_latency = 289 
avg_icnt2sh_latency = 21 
mrq_lat_table:11089 	136 	1040 	1397 	3520 	5307 	8790 	12238 	15716 	10908 	2851 	178 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8535 	18997 	22030 	13302 	1129 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	547 	21292 	15801 	9345 	6069 	7365 	3021 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	34139 	15737 	11679 	2296 	143 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	21 	74 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        33        33        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        33        35 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        37        32        32        32        32        32        32        32        34        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        34        32        32        32        32        32 
maximum service time to same row:
dram[0]:      3467      3461      3207      3829      3787      3903      4015      4015      4252      4252      5368      5358      5401      5401      5551      5551 
dram[1]:      3614      3536      3364      3371      3724      3801      4045      4142      4384      4594      8618      8624      8671      8666      6499      6488 
dram[2]:      3499      3500      2960      3057      4144      4134      4035      4036      4250      4250      5761      5766      5395      5394      5568      5568 
dram[3]:      3561      3658      3972      3982      3775      3788      4076      4137      4409      4427      8406      8395      6269      6274      6127      6131 
dram[4]:      3524      3528      2975      2985      3657      3707      4050      4045      4256      4252      5548      5552      5451      5450      5584      5582 
dram[5]:      3444      3495      2847      3452      3818      3831      4362      4368      4398      4505      8990      8990      6261      6252      7203      7213 
dram[6]:      3524      3422      3037      3063      3698      3732      4063      4058      4232      4225      5549      5553      5428      5427      5568      5565 
dram[7]:      3547      3656      2917      2999      4646      4649      4346      4405      4343      4403      9201      9374      6927      6915      7357      7345 
average row accesses per activate:
dram[0]:  4.519231  4.607843  4.984252  4.869231  5.600000  5.600000  8.076923  8.076923  5.153846  5.153846  4.725000  4.764706  4.300000  4.410256  4.716981  4.716981 
dram[1]:  5.476562  5.608000  5.344828  5.299145  4.587719  4.587719  5.387755  5.333333  5.258621  5.446429  4.781513  5.035398  4.241667  4.277311  5.354167  5.526882 
dram[2]:  4.828767  5.000000  6.207921  6.207921  5.297029  5.297029  8.301587  8.435484  5.119658  5.254386  4.631147  4.913043  4.302521  4.413793  5.010000  5.112245 
dram[3]:  5.381680  5.423077  5.125000  5.256410  4.316667  4.427351  5.252525  5.148515  5.232759  5.232759  4.290076  4.460318  4.095238  4.128000  5.131313  5.237113 
dram[4]:  5.086331  5.086331  5.452991  5.646018  5.264706  5.370000  7.528572  7.319445  4.943089  4.903226  4.492064  4.387597  4.128000  4.161290  5.329787  5.142857 
dram[5]:  5.396946  5.315790  5.016260  5.057377  4.233333  4.379310  4.552631  4.552631  5.336283  5.432433  4.577236  4.811966  4.268293  4.411765  4.839622  4.750000 
dram[6]:  5.169117  5.449613  5.313560  5.313560  5.075472  5.123809  7.724638  7.724638  4.625954  4.967213  5.116071  5.116071  3.671533  3.810606  4.273504  4.237288 
dram[7]:  5.071429  5.298508  4.715384  4.679389  4.272727  4.418803  4.915888  5.156863  4.364286  4.514706  5.755102  5.814433  4.521739  4.561403  4.678899  4.766355 
average row locality = 73170/14612 = 5.007528
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1568      1568      1368      1368      1188      1188      1152      1152      1352      1352      1220      1220      1120      1120      1096      1096 
dram[1]:      1532      1532      1340      1340      1156      1156      1160      1160      1360      1360      1232      1232      1104      1104      1120      1120 
dram[2]:      1568      1568      1364      1364      1188      1188      1144      1144      1348      1348      1216      1216      1104      1104      1100      1100 
dram[3]:      1540      1540      1328      1328      1152      1152      1156      1156      1360      1360      1228      1228      1120      1120      1108      1108 
dram[4]:      1576      1576      1380      1380      1188      1188      1152      1152      1364      1364      1216      1216      1112      1112      1096      1100 
dram[5]:      1548      1548      1324      1324      1132      1132      1144      1144      1348      1348      1236      1236      1144      1144      1120      1120 
dram[6]:      1572      1572      1360      1360      1192      1192      1164      1164      1360      1360      1236      1236      1080      1080      1096      1096 
dram[7]:      1560      1560      1328      1328      1160      1160      1148      1148      1360      1364      1232      1232      1124      1124      1116      1116 
total dram reads = 160528
bank skew: 1576/1080 = 1.46
chip skew: 20172/19984 = 1.01
number of total write accesses:
dram[0]:      1252      1252      1164      1164       940       940       948       948      1060      1060      1048      1048       944       944       904       904 
dram[1]:      1272      1272      1140      1140       936       936       952       952      1080      1080      1044      1044       932       932       936       936 
dram[2]:      1252      1252      1144      1144       952       952       948       948      1048      1048      1044      1044       944       944       904       904 
dram[3]:      1280      1280      1132      1132       920       920       924       924      1068      1068      1020      1020       944       944       924       924 
dram[4]:      1252      1252      1172      1172       960       960       956       956      1068      1068      1048      1048       952       952       908       916 
dram[5]:      1280      1280      1144      1144       900       900       932       932      1064      1064      1016      1016       956       956       932       932 
dram[6]:      1240      1240      1148      1148       960       960       968       968      1064      1064      1056      1056       932       932       904       904 
dram[7]:      1280      1280      1124      1124       908       908       956       956      1084      1092      1024      1024       956       956       924       924 
total dram writes = 132152
bank skew: 1280/900 = 1.42
chip skew: 16640/16424 = 1.01
average mf latency per bank:
dram[0]:        173       180       175       183       166       175       170       178       155       160       165       174       152       161       174       183
dram[1]:        136       141       143       153       139       149       150       154       144       150       147       157       130       137       144       155
dram[2]:        153       162       167       172       153       159       172       175       153       160       156       164       144       150       155       162
dram[3]:        144       144       144       145       136       137       142       145       146       152       150       152       132       133       141       142
dram[4]:        149       154       156       160       146       150       160       164       142       146       146       147       139       144       161       164
dram[5]:        150       153       142       146       140       145       141       145       144       147       150       160       135       138       147       154
dram[6]:        157       158       160       160       143       146       163       162       147       151       165       161       144       145       157       155
dram[7]:        169       174       166       168       159       164       164       167       155       161       211       217       173       180       176       183
maximum mf latency per bank:
dram[0]:       2838      2856      3214      3751      2585      2616      2613      2654      2991      2894      3920      3969      1629      1987      2620      2628
dram[1]:       2152      2293      2513      2530      2506      2610      2677      2299      3519      3228      3373      3482      1831      1848      3120      3313
dram[2]:       2118      2358      2641      2649      2415      2537      3164      2901      2911      2272      3162      3400      2211      1980      2082      2100
dram[3]:       2168      2180      2225      2251      1948      1959      2065      2185      2846      2857      3587      3758      1667      1574      2068      2092
dram[4]:       2809      2820      2631      2641      2250      2323      2624      2697      2216      2228      3089      3111      2542      2565      2365      2462
dram[5]:       3044      3098      1955      2166      2733      2897      1939      1976      2554      2570      2484      3193      1718      1719      2261      2278
dram[6]:       2479      2634      3013      3054      1959      2009      2642      2652      2767      3074      3929      3158      2201      2278      2745      2505
dram[7]:       3281      2913      3008      3019      2322      2540      2284      2536      2424      2589      4929      4486      2593      2788      2166      2297
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106390 n_nop=66742 n_act=1808 n_pre=1792 n_ref_event=0 n_req=9162 n_rd=4888 n_rd_L2_A=15240 n_write=15240 n_wr_bk=1280 bw_util=0.6889
n_activity=84821 dram_eff=0.8641
bk0: 1568a 49892i bk1: 1568a 48935i bk2: 1368a 53053i bk3: 1368a 52791i bk4: 1188a 57306i bk5: 1188a 57043i bk6: 1152a 58917i bk7: 1152a 57885i bk8: 1352a 53045i bk9: 1352a 52416i bk10: 1220a 54868i bk11: 1220a 54838i bk12: 1120a 61560i bk13: 1120a 60025i bk14: 1096a 65552i bk15: 1096a 64420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802663
Row_Buffer_Locality_read = 0.924483
Row_Buffer_Locality_write = 0.654237
Bank_Level_Parallism = 9.704675
Bank_Level_Parallism_Col = 9.441794
Bank_Level_Parallism_Ready = 5.472791
write_to_read_ratio_blp_rw_average = 0.449347
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.688937 
total_CMD = 106390 
util_bw = 73296 
Wasted_Col = 9479 
Wasted_Row = 691 
Idle = 22924 

BW Util Bottlenecks: 
RCDc_limit = 793 
RCDWRc_limit = 1498 
WTRc_limit = 35901 
RTWc_limit = 34944 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 35901 
RTWc_limit_alone = 34944 

Commands details: 
total_CMD = 106390 
n_nop = 66742 
Read = 4888 
Write = 15240 
L2_Alloc = 15240 
L2_WB = 1280 
n_act = 1808 
n_pre = 1792 
n_ref = 0 
n_req = 9162 
total_req = 36648 

Dual Bus Interface Util: 
issued_total_row = 3600 
issued_total_col = 36648 
Row_Bus_Util =  0.033838 
CoL_Bus_Util = 0.344468 
Either_Row_CoL_Bus_Util = 0.372667 
Issued_on_Two_Bus_Simul_Util = 0.005640 
issued_two_Eff = 0.015133 
queue_avg = 40.270149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.2701
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106390 n_nop=66817 n_act=1799 n_pre=1783 n_ref_event=0 n_req=9148 n_rd=4840 n_rd_L2_A=15168 n_write=15168 n_wr_bk=1416 bw_util=0.6879
n_activity=84497 dram_eff=0.8661
bk0: 1532a 53187i bk1: 1532a 52164i bk2: 1340a 54432i bk3: 1340a 54058i bk4: 1156a 61770i bk5: 1156a 61408i bk6: 1160a 61484i bk7: 1160a 61772i bk8: 1360a 56377i bk9: 1360a 55193i bk10: 1232a 57613i bk11: 1232a 57624i bk12: 1104a 65187i bk13: 1104a 64340i bk14: 1120a 64811i bk15: 1120a 63792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803345
Row_Buffer_Locality_read = 0.935026
Row_Buffer_Locality_write = 0.644477
Bank_Level_Parallism = 9.201711
Bank_Level_Parallism_Col = 8.910367
Bank_Level_Parallism_Ready = 5.126160
write_to_read_ratio_blp_rw_average = 0.447993
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.687884 
total_CMD = 106390 
util_bw = 73184 
Wasted_Col = 9716 
Wasted_Row = 461 
Idle = 23029 

BW Util Bottlenecks: 
RCDc_limit = 481 
RCDWRc_limit = 1525 
WTRc_limit = 36221 
RTWc_limit = 34346 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36221 
RTWc_limit_alone = 34346 

Commands details: 
total_CMD = 106390 
n_nop = 66817 
Read = 4840 
Write = 15168 
L2_Alloc = 15168 
L2_WB = 1416 
n_act = 1799 
n_pre = 1783 
n_ref = 0 
n_req = 9148 
total_req = 36592 

Dual Bus Interface Util: 
issued_total_row = 3582 
issued_total_col = 36592 
Row_Bus_Util =  0.033669 
CoL_Bus_Util = 0.343942 
Either_Row_CoL_Bus_Util = 0.371962 
Issued_on_Two_Bus_Simul_Util = 0.005649 
issued_two_Eff = 0.015187 
queue_avg = 36.499229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.4992
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106390 n_nop=67052 n_act=1717 n_pre=1701 n_ref_event=0 n_req=9134 n_rd=4848 n_rd_L2_A=15216 n_write=15216 n_wr_bk=1256 bw_util=0.6868
n_activity=84564 dram_eff=0.8641
bk0: 1568a 49204i bk1: 1568a 47872i bk2: 1364a 53644i bk3: 1364a 53000i bk4: 1188a 57227i bk5: 1188a 56903i bk6: 1144a 58716i bk7: 1144a 58382i bk8: 1348a 53683i bk9: 1348a 52728i bk10: 1216a 55813i bk11: 1216a 56144i bk12: 1104a 59527i bk13: 1104a 59138i bk14: 1100a 65309i bk15: 1100a 64495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812021
Row_Buffer_Locality_read = 0.930223
Row_Buffer_Locality_write = 0.668043
Bank_Level_Parallism = 9.742702
Bank_Level_Parallism_Col = 9.509517
Bank_Level_Parallism_Ready = 5.467415
write_to_read_ratio_blp_rw_average = 0.451381
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.686831 
total_CMD = 106390 
util_bw = 73072 
Wasted_Col = 9398 
Wasted_Row = 737 
Idle = 23183 

BW Util Bottlenecks: 
RCDc_limit = 700 
RCDWRc_limit = 1556 
WTRc_limit = 35672 
RTWc_limit = 35049 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 35672 
RTWc_limit_alone = 35049 

Commands details: 
total_CMD = 106390 
n_nop = 67052 
Read = 4848 
Write = 15216 
L2_Alloc = 15216 
L2_WB = 1256 
n_act = 1717 
n_pre = 1701 
n_ref = 0 
n_req = 9134 
total_req = 36536 

Dual Bus Interface Util: 
issued_total_row = 3418 
issued_total_col = 36536 
Row_Bus_Util =  0.032127 
CoL_Bus_Util = 0.343416 
Either_Row_CoL_Bus_Util = 0.369753 
Issued_on_Two_Bus_Simul_Util = 0.005790 
issued_two_Eff = 0.015659 
queue_avg = 40.377800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.3778
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106390 n_nop=66870 n_act=1871 n_pre=1855 n_ref_event=0 n_req=9102 n_rd=4912 n_rd_L2_A=15072 n_write=15072 n_wr_bk=1352 bw_util=0.6844
n_activity=84361 dram_eff=0.8631
bk0: 1540a 52158i bk1: 1540a 51471i bk2: 1328a 54855i bk3: 1328a 53862i bk4: 1152a 61960i bk5: 1152a 61041i bk6: 1156a 62192i bk7: 1156a 61590i bk8: 1360a 56151i bk9: 1360a 55028i bk10: 1228a 58108i bk11: 1228a 58193i bk12: 1120a 62231i bk13: 1120a 61586i bk14: 1108a 65373i bk15: 1108a 65067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794441
Row_Buffer_Locality_read = 0.932346
Row_Buffer_Locality_write = 0.626644
Bank_Level_Parallism = 9.289886
Bank_Level_Parallism_Col = 9.001957
Bank_Level_Parallism_Ready = 5.235491
write_to_read_ratio_blp_rw_average = 0.447418
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.684425 
total_CMD = 106390 
util_bw = 72816 
Wasted_Col = 9692 
Wasted_Row = 552 
Idle = 23330 

BW Util Bottlenecks: 
RCDc_limit = 672 
RCDWRc_limit = 1723 
WTRc_limit = 35874 
RTWc_limit = 33830 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 35874 
RTWc_limit_alone = 33830 

Commands details: 
total_CMD = 106390 
n_nop = 66870 
Read = 4912 
Write = 15072 
L2_Alloc = 15072 
L2_WB = 1352 
n_act = 1871 
n_pre = 1855 
n_ref = 0 
n_req = 9102 
total_req = 36408 

Dual Bus Interface Util: 
issued_total_row = 3726 
issued_total_col = 36408 
Row_Bus_Util =  0.035022 
CoL_Bus_Util = 0.342213 
Either_Row_CoL_Bus_Util = 0.371463 
Issued_on_Two_Bus_Simul_Util = 0.005771 
issued_two_Eff = 0.015536 
queue_avg = 36.121864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.1219
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xf781c80, atomic=0 1 entries : 0x55b89167a7c0 :  mf: uid=228291, sid08:w28, part=4, addr=0x7f610f781c80, load , size=128, unknown  status = IN_PARTITION_DRAM (68385), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106390 n_nop=66616 n_act=1795 n_pre=1779 n_ref_event=0 n_req=9203 n_rd=4880 n_rd_L2_A=15292 n_write=15292 n_wr_bk=1348 bw_util=0.692
n_activity=85380 dram_eff=0.8623
bk0: 1576a 50371i bk1: 1576a 49468i bk2: 1380a 52433i bk3: 1380a 51475i bk4: 1188a 57140i bk5: 1188a 56657i bk6: 1152a 57620i bk7: 1152a 57199i bk8: 1364a 54504i bk9: 1364a 53332i bk10: 1216a 56187i bk11: 1216a 56089i bk12: 1112a 61270i bk13: 1112a 60565i bk14: 1096a 64100i bk15: 1100a 63638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804955
Row_Buffer_Locality_read = 0.925640
Row_Buffer_Locality_write = 0.658654
Bank_Level_Parallism = 9.672788
Bank_Level_Parallism_Col = 9.411662
Bank_Level_Parallism_Ready = 5.410906
write_to_read_ratio_blp_rw_average = 0.451744
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.692020 
total_CMD = 106390 
util_bw = 73624 
Wasted_Col = 9523 
Wasted_Row = 683 
Idle = 22560 

BW Util Bottlenecks: 
RCDc_limit = 825 
RCDWRc_limit = 1560 
WTRc_limit = 36098 
RTWc_limit = 35841 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36098 
RTWc_limit_alone = 35841 

Commands details: 
total_CMD = 106390 
n_nop = 66616 
Read = 4880 
Write = 15292 
L2_Alloc = 15292 
L2_WB = 1348 
n_act = 1795 
n_pre = 1779 
n_ref = 0 
n_req = 9203 
total_req = 36812 

Dual Bus Interface Util: 
issued_total_row = 3574 
issued_total_col = 36812 
Row_Bus_Util =  0.033593 
CoL_Bus_Util = 0.346010 
Either_Row_CoL_Bus_Util = 0.373851 
Issued_on_Two_Bus_Simul_Util = 0.005752 
issued_two_Eff = 0.015387 
queue_avg = 40.233498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.2335
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106390 n_nop=66813 n_act=1893 n_pre=1877 n_ref_event=0 n_req=9110 n_rd=4928 n_rd_L2_A=15064 n_write=15064 n_wr_bk=1384 bw_util=0.685
n_activity=84579 dram_eff=0.8617
bk0: 1548a 51981i bk1: 1548a 51292i bk2: 1324a 54083i bk3: 1324a 53297i bk4: 1132a 62336i bk5: 1132a 61816i bk6: 1144a 61438i bk7: 1144a 61197i bk8: 1348a 55444i bk9: 1348a 55713i bk10: 1236a 56542i bk11: 1236a 57207i bk12: 1144a 61135i bk13: 1144a 59560i bk14: 1120a 64596i bk15: 1120a 63584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792206
Row_Buffer_Locality_read = 0.932173
Row_Buffer_Locality_write = 0.622082
Bank_Level_Parallism = 9.380276
Bank_Level_Parallism_Col = 9.103418
Bank_Level_Parallism_Ready = 5.286819
write_to_read_ratio_blp_rw_average = 0.449507
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.685027 
total_CMD = 106390 
util_bw = 72880 
Wasted_Col = 9769 
Wasted_Row = 638 
Idle = 23103 

BW Util Bottlenecks: 
RCDc_limit = 648 
RCDWRc_limit = 1803 
WTRc_limit = 35397 
RTWc_limit = 34156 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 35397 
RTWc_limit_alone = 34156 

Commands details: 
total_CMD = 106390 
n_nop = 66813 
Read = 4928 
Write = 15064 
L2_Alloc = 15064 
L2_WB = 1384 
n_act = 1893 
n_pre = 1877 
n_ref = 0 
n_req = 9110 
total_req = 36440 

Dual Bus Interface Util: 
issued_total_row = 3770 
issued_total_col = 36440 
Row_Bus_Util =  0.035436 
CoL_Bus_Util = 0.342513 
Either_Row_CoL_Bus_Util = 0.371999 
Issued_on_Two_Bus_Simul_Util = 0.005950 
issued_two_Eff = 0.015994 
queue_avg = 36.953625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.9536
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106390 n_nop=66724 n_act=1831 n_pre=1815 n_ref_event=0 n_req=9166 n_rd=4880 n_rd_L2_A=15240 n_write=15240 n_wr_bk=1304 bw_util=0.6892
n_activity=84916 dram_eff=0.8635
bk0: 1572a 50192i bk1: 1572a 48651i bk2: 1360a 52725i bk3: 1360a 52509i bk4: 1192a 58777i bk5: 1192a 57532i bk6: 1164a 56576i bk7: 1164a 56814i bk8: 1360a 53506i bk9: 1360a 52454i bk10: 1236a 56228i bk11: 1236a 55806i bk12: 1080a 61652i bk13: 1080a 60810i bk14: 1096a 65305i bk15: 1096a 64122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800240
Row_Buffer_Locality_read = 0.928429
Row_Buffer_Locality_write = 0.644342
Bank_Level_Parallism = 9.700425
Bank_Level_Parallism_Col = 9.437789
Bank_Level_Parallism_Ready = 5.391061
write_to_read_ratio_blp_rw_average = 0.445635
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.689238 
total_CMD = 106390 
util_bw = 73328 
Wasted_Col = 9410 
Wasted_Row = 669 
Idle = 22983 

BW Util Bottlenecks: 
RCDc_limit = 922 
RCDWRc_limit = 1489 
WTRc_limit = 36539 
RTWc_limit = 35255 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36539 
RTWc_limit_alone = 35255 

Commands details: 
total_CMD = 106390 
n_nop = 66724 
Read = 4880 
Write = 15240 
L2_Alloc = 15240 
L2_WB = 1304 
n_act = 1831 
n_pre = 1815 
n_ref = 0 
n_req = 9166 
total_req = 36664 

Dual Bus Interface Util: 
issued_total_row = 3646 
issued_total_col = 36664 
Row_Bus_Util =  0.034270 
CoL_Bus_Util = 0.344619 
Either_Row_CoL_Bus_Util = 0.372836 
Issued_on_Two_Bus_Simul_Util = 0.006053 
issued_two_Eff = 0.016236 
queue_avg = 39.544006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.544
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106390 n_nop=66671 n_act=1898 n_pre=1882 n_ref_event=0 n_req=9145 n_rd=4928 n_rd_L2_A=15132 n_write=15132 n_wr_bk=1388 bw_util=0.6877
n_activity=84265 dram_eff=0.8682
bk0: 1560a 49237i bk1: 1560a 49556i bk2: 1328a 54704i bk3: 1328a 54600i bk4: 1160a 61841i bk5: 1160a 60936i bk6: 1148a 59079i bk7: 1148a 58774i bk8: 1360a 53280i bk9: 1364a 52381i bk10: 1232a 54218i bk11: 1232a 54047i bk12: 1124a 60086i bk13: 1124a 59449i bk14: 1116a 64074i bk15: 1116a 63261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792455
Row_Buffer_Locality_read = 0.928614
Row_Buffer_Locality_write = 0.627119
Bank_Level_Parallism = 9.685058
Bank_Level_Parallism_Col = 9.387676
Bank_Level_Parallism_Ready = 5.400608
write_to_read_ratio_blp_rw_average = 0.447297
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.687659 
total_CMD = 106390 
util_bw = 73160 
Wasted_Col = 9253 
Wasted_Row = 506 
Idle = 23471 

BW Util Bottlenecks: 
RCDc_limit = 716 
RCDWRc_limit = 1513 
WTRc_limit = 35760 
RTWc_limit = 35031 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 35760 
RTWc_limit_alone = 35031 

Commands details: 
total_CMD = 106390 
n_nop = 66671 
Read = 4928 
Write = 15132 
L2_Alloc = 15132 
L2_WB = 1388 
n_act = 1898 
n_pre = 1882 
n_ref = 0 
n_req = 9145 
total_req = 36580 

Dual Bus Interface Util: 
issued_total_row = 3780 
issued_total_col = 36580 
Row_Bus_Util =  0.035530 
CoL_Bus_Util = 0.343829 
Either_Row_CoL_Bus_Util = 0.373334 
Issued_on_Two_Bus_Simul_Util = 0.006025 
issued_two_Eff = 0.016138 
queue_avg = 39.608253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.6083

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4020, Miss = 2516, Miss_rate = 0.626, Pending_hits = 19, Reservation_fails = 32
L2_cache_bank[1]: Access = 4020, Miss = 2516, Miss_rate = 0.626, Pending_hits = 19, Reservation_fails = 37
L2_cache_bank[2]: Access = 4000, Miss = 2501, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 28
L2_cache_bank[3]: Access = 4000, Miss = 2501, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 20
L2_cache_bank[4]: Access = 4000, Miss = 2508, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 24
L2_cache_bank[5]: Access = 4000, Miss = 2508, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 27
L2_cache_bank[6]: Access = 4000, Miss = 2498, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 22
L2_cache_bank[7]: Access = 4000, Miss = 2498, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 18
L2_cache_bank[8]: Access = 4000, Miss = 2521, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 19
L2_cache_bank[9]: Access = 4000, Miss = 2522, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 15
L2_cache_bank[10]: Access = 4000, Miss = 2499, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 22
L2_cache_bank[11]: Access = 4000, Miss = 2499, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 15
L2_cache_bank[12]: Access = 4000, Miss = 2515, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 30
L2_cache_bank[13]: Access = 4000, Miss = 2515, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 35
L2_cache_bank[14]: Access = 4000, Miss = 2507, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 30
L2_cache_bank[15]: Access = 4000, Miss = 2508, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 30
L2_total_cache_accesses = 64040
L2_total_cache_misses = 40132
L2_total_cache_miss_rate = 0.6267
L2_total_cache_pending_hits = 38
L2_total_cache_reservation_fails = 404
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15826
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9774
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8044
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30356
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 388
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 38
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38400
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 16
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 388
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.147

icnt_total_pkts_mem_to_simt=166600
icnt_total_pkts_simt_to_mem=217640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.4721
	minimum = 6
	maximum = 1468
Network latency average = 41.4472
	minimum = 6
	maximum = 1172
Slowest packet = 1082
Flit latency average = 33.5214
	minimum = 6
	maximum = 1172
Slowest flit = 271797
Fragmentation average = 0.948228
	minimum = 0
	maximum = 516
Injected packet rate average = 0.0374569
	minimum = 0 (at node 36)
	maximum = 0.0587822 (at node 20)
Accepted packet rate average = 0.0374569
	minimum = 0 (at node 36)
	maximum = 0.0587822 (at node 20)
Injected flit rate average = 0.112371
	minimum = 0 (at node 36)
	maximum = 0.187197 (at node 13)
Accepted flit rate average= 0.112371
	minimum = 0 (at node 36)
	maximum = 0.199158 (at node 20)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 57.0693 (4 samples)
	minimum = 6 (4 samples)
	maximum = 1338 (4 samples)
Network latency average = 38.6044 (4 samples)
	minimum = 6 (4 samples)
	maximum = 983.5 (4 samples)
Flit latency average = 38.0596 (4 samples)
	minimum = 6 (4 samples)
	maximum = 982.5 (4 samples)
Fragmentation average = 1.40177 (4 samples)
	minimum = 0 (4 samples)
	maximum = 511 (4 samples)
Injected packet rate average = 0.0314722 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0505215 (4 samples)
Accepted packet rate average = 0.0314722 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0505215 (4 samples)
Injected flit rate average = 0.0944166 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.200257 (4 samples)
Accepted flit rate average = 0.0944166 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.197792 (4 samples)
Injected packet size average = 3 (4 samples)
Accepted packet size average = 3 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 38 sec (38 sec)
gpgpu_simulation_rate = 199410 (inst/sec)
gpgpu_simulation_rate = 1799 (cycle/sec)
gpgpu_silicon_slowdown = 893274x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-5.traceg
-kernel name = _Z12triad_kernelIdEvPT_PKS0_S3_
-kernel id = 5
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f613f000000
-local mem base_addr = 0x00007f613d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-5.traceg
launching kernel name: _Z12triad_kernelIdEvPT_PKS0_S3_ uid: 5
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z12triad_kernelIdEvPT_PKS0_S3_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 18111
gpu_sim_insn = 1945600
gpu_ipc =     107.4264
gpu_tot_sim_cycle = 86499
gpu_tot_sim_insn = 9523200
gpu_tot_ipc =     110.0961
gpu_tot_issued_cta = 500
gpu_occupancy = 63.4917% 
gpu_tot_occupancy = 65.9165% 
max_total_param_size = 0
gpu_stall_dramfull = 433683
gpu_stall_icnt2sh    = 224508
partiton_level_parallism =       1.0601
partiton_level_parallism_total  =       0.9623
partiton_level_parallism_util =       2.3256
partiton_level_parallism_util_total  =       2.6105
L2_BW  =      54.5161 GB/Sec
L2_BW_total  =      49.4865 GB/Sec
gpu_total_sim_rate=198400

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 153600
	L1I_total_cache_misses = 1920
	L1I_total_cache_miss_rate = 0.0125
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9660
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 151680
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1920
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9660
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1880
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 153600

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9660
ctas_completed 500, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
285, 285, 282, 282, 283, 283, 282, 282, 282, 283, 283, 282, 281, 279, 279, 279, 279, 278, 279, 278, 279, 279, 278, 278, 279, 279, 279, 279, 280, 281, 279, 278, 241, 241, 239, 239, 240, 238, 240, 238, 240, 239, 238, 238, 238, 239, 239, 238, 239, 238, 238, 238, 238, 238, 239, 238, 239, 239, 238, 239, 239, 238, 238, 238, 
gpgpu_n_tot_thrd_icount = 9523200
gpgpu_n_tot_w_icount = 297600
gpgpu_n_stall_shd_mem = 1350186
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 38400
gpgpu_n_mem_write_global = 44800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 614400
gpgpu_n_store_insn = 716800
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 41600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2214035	W0_Idle:457131	W0_Scoreboard:333648	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:297600
single_issue_nums: WS0:130592	WS1:131008	
dual_issue_nums: WS0:9104	WS1:8896	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 307200 {8:38400,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6092800 {136:44800,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5222400 {136:38400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 358400 {8:44800,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 4929 
max_icnt2mem_latency = 1487 
maxmrqlatency = 3710 
max_icnt2sh_latency = 281 
averagemflatency = 747 
avg_icnt2mem_latency = 144 
avg_mrq_latency = 292 
avg_icnt2sh_latency = 22 
mrq_lat_table:15364 	185 	1328 	1834 	4753 	7045 	11354 	15498 	19898 	14081 	4072 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9531 	22871 	30764 	18266 	1761 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	801 	24978 	19676 	12439 	8978 	11390 	4349 	629 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	41814 	22534 	15626 	2983 	237 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	23 	99 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        38        37        32        32        32        32        32        32        33        33        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        33        35 
dram[2]:        32        32        44        43        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        40        40        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        37        32        32        32        32        32        32        32        34        32        32        32        32 
dram[6]:        32        32        36        36        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        34        32        32        32        32        32 
maximum service time to same row:
dram[0]:      3467      3461      3207      3829      3787      3903      4015      4015      4252      4252      5368      5358      5401      5401      5551      5551 
dram[1]:      3614      3536      3364      3371      3724      3801      4045      4142      4384      4594      8618      8624      8671      8666      6499      6488 
dram[2]:      3499      3500      2960      3057      4144      4134      4035      4036      4250      4250      5761      5766      5395      5394      5568      5568 
dram[3]:      3561      3658      3972      3982      3775      3788      4076      4137      4409      4427      8406      8395      6269      6274      6127      6131 
dram[4]:      3524      3528      2975      2985      3657      3707      4050      4045      4256      4252      5548      5552      5451      5450      5584      5582 
dram[5]:      3444      3495      2847      3452      3818      3831      4362      4368      4398      4505      8990      8990      6261      6252      7203      7213 
dram[6]:      3524      3422      3037      3063      3698      3732      4063      4058      4232      4225      5549      5553      5428      5427      5568      5565 
dram[7]:      3547      3656      2917      2999      4646      4649      4346      4405      4343      4403      9201      9374      6927      6915      7357      7345 
average row accesses per activate:
dram[0]:  4.495238  4.627451  4.160000  4.180904  4.563291  4.585987  6.762376  6.762376  4.835366  4.925466  4.106145  4.248555  4.165605  4.246753  4.270968  4.256410 
dram[1]:  4.901555  4.978947  4.786982  4.752941  4.243590  4.270968  4.970370  5.045113  4.736527  4.846626  4.509091  4.738853  4.164557  4.217949  4.666667  4.834532 
dram[2]:  4.758794  4.984210  4.788571  4.988095  4.817567  4.541401  7.010417  7.236559  4.446928  4.574713  4.094972  4.261628  4.006061  4.105590  4.618055  4.650350 
dram[3]:  4.896373  5.026596  4.480447  4.662791  4.202532  4.311688  4.970149  4.861314  4.828221  4.828221  4.065574  4.227273  4.036585  4.012121  4.647887  4.714286 
dram[4]:  4.743719  4.865979  4.779661  4.834286  4.627451  4.657895  6.548077  6.424528  4.645349  4.727811  4.138122  4.092896  3.898809  3.922156  4.377483  4.311688 
dram[5]:  4.932292  4.856410  4.522472  4.522472  4.305195  4.420000  4.151899  4.151899  4.678571  4.881988  4.402367  4.650000  4.333333  4.476821  4.473333  4.443708 
dram[6]:  4.916230  5.103261  5.018182  5.048780  4.407407  4.490566  6.575472  6.701923  4.571429  4.938272  4.561728  4.506098  3.868263  3.987654  3.957831  4.030675 
dram[7]:  4.896373  4.973684  4.497175  4.548572  4.465754  4.559441  4.586207  4.784173  4.191489  4.413408  5.103448  5.323741  4.572414  4.669014  4.430464  4.430464 
average row locality = 95728/20671 = 4.631029
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2204      2204      1860      1860      1620      1616      1520      1520      1840      1840      1644      1644      1448      1448      1484      1488 
dram[1]:      2204      2204      1808      1804      1464      1464      1488      1488      1824      1820      1660      1660      1476      1476      1520      1520 
dram[2]:      2216      2216      1876      1876      1588      1588      1480      1480      1860      1860      1644      1644      1464      1464      1484      1484 
dram[3]:      2200      2200      1792      1792      1476      1476      1484      1484      1816      1816      1668      1668      1476      1476      1492      1492 
dram[4]:      2204      2204      1904      1904      1588      1588      1500      1500      1864      1864      1684      1684      1456      1456      1480      1484 
dram[5]:      2212      2212      1796      1796      1468      1468      1448      1448      1812      1812      1676      1676      1524      1524      1524      1524 
dram[6]:      2188      2188      1848      1848      1596      1596      1544      1544      1868      1868      1664      1664      1428      1428      1468      1468 
dram[7]:      2208      2208      1780      1780      1452      1452      1464      1464      1816      1820      1656      1656      1476      1476      1508      1508 
total dram reads = 216368
bank skew: 2216/1428 = 1.55
chip skew: 27364/26724 = 1.02
number of total write accesses:
dram[0]:      1572      1572      1468      1468      1264      1264      1212      1212      1332      1332      1296      1296      1168      1168      1164      1168 
dram[1]:      1580      1580      1428      1428      1184      1184      1196      1196      1340      1340      1316      1316      1156      1156      1168      1168 
dram[2]:      1572      1572      1476      1476      1264      1264      1212      1212      1324      1324      1288      1288      1180      1180      1176      1176 
dram[3]:      1580      1580      1416      1416      1180      1180      1180      1180      1332      1332      1308      1308      1172      1172      1148      1148 
dram[4]:      1572      1572      1480      1480      1244      1244      1224      1224      1332      1332      1312      1312      1164      1164      1164      1172 
dram[5]:      1576      1576      1424      1424      1184      1184      1176      1176      1332      1332      1300      1300      1180      1180      1160      1160 
dram[6]:      1568      1568      1464      1464      1260      1260      1244      1244      1332      1332      1292      1292      1156      1156      1160      1160 
dram[7]:      1572      1572      1404      1404      1156      1156      1196      1196      1336      1340      1304      1304      1176      1176      1168      1168 
total dram writes = 166544
bank skew: 1580/1148 = 1.38
chip skew: 20992/20628 = 1.02
average mf latency per bank:
dram[0]:        192       198       181       185       174       179       180       187       163       166       177       183       175       181       185       190
dram[1]:        141       144       144       150       146       152       151       154       143       146       151       157       134       139       148       155
dram[2]:        177       182       173       179       168       172       185       188       162       168       173       178       168       173       173       178
dram[3]:        145       147       141       144       137       140       143       146       143       148       148       150       136       136       146       148
dram[4]:        163       167       168       172       159       162       176       178       154       155       158       159       159       163       173       175
dram[5]:        154       157       147       151       145       149       143       147       143       145       152       164       139       143       154       160
dram[6]:        167       168       171       172       151       154       171       172       153       156       168       165       159       162       161       161
dram[7]:        164       169       165       167       161       165       162       168       150       158       195       201       173       180       171       179
maximum mf latency per bank:
dram[0]:       3350      3310      3214      3751      2598      2616      3197      3433      2991      2970      3920      3969      3641      3595      2620      2628
dram[1]:       2805      2547      2513      2530      2661      2743      2682      2423      3519      3228      3373      3482      1831      1848      3120      3313
dram[2]:       3176      3391      2641      3004      2882      2781      3543      3595      3046      3060      3162      3400      2850      3507      2534      2236
dram[3]:       2801      2808      2430      2387      2048      2673      2399      2406      2846      2857      3587      3758      2024      1979      2304      2273
dram[4]:       3004      3087      3096      3181      2730      2749      3502      3515      3013      2687      3089      3111      2542      2565      2571      2694
dram[5]:       3044      3098      2505      2638      2733      2897      1939      1976      2554      2570      2601      3193      1718      1719      2888      2936
dram[6]:       3675      3794      3724      3749      2090      2464      3350      3373      3686      3074      3929      3158      2931      2938      2745      2505
dram[7]:       3281      2913      3008      3019      2733      2540      2353      2905      2500      2589      4929      4486      2593      2788      2392      2717
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134565 n_nop=81989 n_act=2629 n_pre=2613 n_ref_event=0 n_req=12049 n_rd=8888 n_rd_L2_A=18352 n_write=18352 n_wr_bk=2604 bw_util=0.7163
n_activity=110762 dram_eff=0.8703
bk0: 2204a 57253i bk1: 2204a 55632i bk2: 1860a 62948i bk3: 1860a 61977i bk4: 1620a 68861i bk5: 1616a 68764i bk6: 1520a 71177i bk7: 1520a 69539i bk8: 1840a 66003i bk9: 1840a 64792i bk10: 1644a 66111i bk11: 1644a 66650i bk12: 1448a 73785i bk13: 1448a 72162i bk14: 1484a 78208i bk15: 1488a 76502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781808
Row_Buffer_Locality_read = 0.874890
Row_Buffer_Locality_write = 0.660813
Bank_Level_Parallism = 9.941981
Bank_Level_Parallism_Col = 9.634867
Bank_Level_Parallism_Ready = 5.434894
write_to_read_ratio_blp_rw_average = 0.457176
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.716323 
total_CMD = 134565 
util_bw = 96392 
Wasted_Col = 11964 
Wasted_Row = 867 
Idle = 25342 

BW Util Bottlenecks: 
RCDc_limit = 1355 
RCDWRc_limit = 1773 
WTRc_limit = 45432 
RTWc_limit = 45162 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45432 
RTWc_limit_alone = 45162 

Commands details: 
total_CMD = 134565 
n_nop = 81989 
Read = 8888 
Write = 18352 
L2_Alloc = 18352 
L2_WB = 2604 
n_act = 2629 
n_pre = 2613 
n_ref = 0 
n_req = 12049 
total_req = 48196 

Dual Bus Interface Util: 
issued_total_row = 5242 
issued_total_col = 48196 
Row_Bus_Util =  0.038955 
CoL_Bus_Util = 0.358161 
Either_Row_CoL_Bus_Util = 0.390711 
Issued_on_Two_Bus_Simul_Util = 0.006406 
issued_two_Eff = 0.016395 
queue_avg = 42.668816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.6688
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134565 n_nop=82692 n_act=2550 n_pre=2534 n_ref_event=0 n_req=11904 n_rd=8704 n_rd_L2_A=18176 n_write=18176 n_wr_bk=2560 bw_util=0.7077
n_activity=109817 dram_eff=0.8672
bk0: 2204a 62788i bk1: 2204a 61516i bk2: 1808a 67991i bk3: 1804a 67165i bk4: 1464a 77253i bk5: 1464a 76578i bk6: 1488a 76209i bk7: 1488a 76524i bk8: 1824a 70656i bk9: 1820a 68986i bk10: 1660a 70066i bk11: 1660a 69408i bk12: 1476a 80822i bk13: 1476a 79895i bk14: 1520a 78087i bk15: 1520a 76934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785786
Row_Buffer_Locality_read = 0.888690
Row_Buffer_Locality_write = 0.652392
Bank_Level_Parallism = 9.264230
Bank_Level_Parallism_Col = 8.943251
Bank_Level_Parallism_Ready = 5.032604
write_to_read_ratio_blp_rw_average = 0.457170
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.707703 
total_CMD = 134565 
util_bw = 95232 
Wasted_Col = 12583 
Wasted_Row = 654 
Idle = 26096 

BW Util Bottlenecks: 
RCDc_limit = 1107 
RCDWRc_limit = 1847 
WTRc_limit = 45162 
RTWc_limit = 43994 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45162 
RTWc_limit_alone = 43994 

Commands details: 
total_CMD = 134565 
n_nop = 82692 
Read = 8704 
Write = 18176 
L2_Alloc = 18176 
L2_WB = 2560 
n_act = 2550 
n_pre = 2534 
n_ref = 0 
n_req = 11904 
total_req = 47616 

Dual Bus Interface Util: 
issued_total_row = 5084 
issued_total_col = 47616 
Row_Bus_Util =  0.037781 
CoL_Bus_Util = 0.353851 
Either_Row_CoL_Bus_Util = 0.385487 
Issued_on_Two_Bus_Simul_Util = 0.006146 
issued_two_Eff = 0.015943 
queue_avg = 37.653343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.6533
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0xf5c7a00, atomic=0 1 entries : 0x55b8912db330 :  mf: uid=288092, sid19:w58, part=2, addr=0x7f610f5c7a00, load , size=128, unknown  status = IN_PARTITION_DRAM (86497), 

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xf5c7a80, atomic=0 1 entries : 0x55b8912a29a0 :  mf: uid=288091, sid19:w58, part=2, addr=0x7f610f5c7a80, load , size=128, unknown  status = IN_PARTITION_DRAM (86498), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134565 n_nop=82177 n_act=2543 n_pre=2527 n_ref_event=0 n_req=12052 n_rd=8864 n_rd_L2_A=18357 n_write=18360 n_wr_bk=2624 bw_util=0.7165
n_activity=111111 dram_eff=0.8677
bk0: 2216a 55660i bk1: 2213a 54927i bk2: 1876a 62708i bk3: 1876a 61573i bk4: 1588a 68800i bk5: 1588a 67877i bk6: 1480a 70538i bk7: 1480a 70423i bk8: 1860a 64409i bk9: 1860a 63330i bk10: 1644a 65725i bk11: 1644a 67181i bk12: 1464a 70271i bk13: 1464a 70167i bk14: 1484a 76491i bk15: 1484a 76214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788998
Row_Buffer_Locality_read = 0.879959
Row_Buffer_Locality_write = 0.670987
Bank_Level_Parallism = 10.050537
Bank_Level_Parallism_Col = 9.782707
Bank_Level_Parallism_Ready = 5.454085
write_to_read_ratio_blp_rw_average = 0.461561
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.716457 
total_CMD = 134565 
util_bw = 96409 
Wasted_Col = 11951 
Wasted_Row = 1080 
Idle = 25125 

BW Util Bottlenecks: 
RCDc_limit = 1407 
RCDWRc_limit = 1936 
WTRc_limit = 45173 
RTWc_limit = 45437 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45173 
RTWc_limit_alone = 45437 

Commands details: 
total_CMD = 134565 
n_nop = 82177 
Read = 8864 
Write = 18360 
L2_Alloc = 18357 
L2_WB = 2624 
n_act = 2543 
n_pre = 2527 
n_ref = 0 
n_req = 12052 
total_req = 48205 

Dual Bus Interface Util: 
issued_total_row = 5070 
issued_total_col = 48205 
Row_Bus_Util =  0.037677 
CoL_Bus_Util = 0.358228 
Either_Row_CoL_Bus_Util = 0.389314 
Issued_on_Two_Bus_Simul_Util = 0.006592 
issued_two_Eff = 0.016931 
queue_avg = 42.875355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.8754
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134565 n_nop=82755 n_act=2611 n_pre=2595 n_ref_event=0 n_req=11860 n_rd=8696 n_rd_L2_A=18112 n_write=18112 n_wr_bk=2520 bw_util=0.7051
n_activity=109610 dram_eff=0.8656
bk0: 2200a 62934i bk1: 2200a 61168i bk2: 1792a 68931i bk3: 1792a 67046i bk4: 1476a 77316i bk5: 1476a 76104i bk6: 1484a 77578i bk7: 1484a 76496i bk8: 1816a 71224i bk9: 1816a 69736i bk10: 1668a 71219i bk11: 1668a 70939i bk12: 1476a 78203i bk13: 1476a 77274i bk14: 1492a 79733i bk15: 1492a 79166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779848
Row_Buffer_Locality_read = 0.886601
Row_Buffer_Locality_write = 0.641140
Bank_Level_Parallism = 9.264777
Bank_Level_Parallism_Col = 8.942686
Bank_Level_Parallism_Ready = 5.075784
write_to_read_ratio_blp_rw_average = 0.455428
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.705087 
total_CMD = 134565 
util_bw = 94880 
Wasted_Col = 12461 
Wasted_Row = 701 
Idle = 26523 

BW Util Bottlenecks: 
RCDc_limit = 1192 
RCDWRc_limit = 2156 
WTRc_limit = 44889 
RTWc_limit = 43012 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 44889 
RTWc_limit_alone = 43012 

Commands details: 
total_CMD = 134565 
n_nop = 82755 
Read = 8696 
Write = 18112 
L2_Alloc = 18112 
L2_WB = 2520 
n_act = 2611 
n_pre = 2595 
n_ref = 0 
n_req = 11860 
total_req = 47440 

Dual Bus Interface Util: 
issued_total_row = 5206 
issued_total_col = 47440 
Row_Bus_Util =  0.038688 
CoL_Bus_Util = 0.352543 
Either_Row_CoL_Bus_Util = 0.385018 
Issued_on_Two_Bus_Simul_Util = 0.006213 
issued_two_Eff = 0.016136 
queue_avg = 37.343010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.343
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134565 n_nop=81883 n_act=2605 n_pre=2589 n_ref_event=0 n_req=12089 n_rd=8936 n_rd_L2_A=18428 n_write=18428 n_wr_bk=2564 bw_util=0.7187
n_activity=111602 dram_eff=0.8666
bk0: 2204a 58858i bk1: 2204a 57597i bk2: 1904a 61481i bk3: 1904a 60526i bk4: 1588a 69152i bk5: 1588a 67918i bk6: 1500a 68470i bk7: 1500a 67930i bk8: 1864a 65627i bk9: 1864a 63818i bk10: 1684a 66408i bk11: 1684a 66206i bk12: 1456a 74768i bk13: 1456a 73827i bk14: 1480a 76532i bk15: 1484a 75893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784515
Row_Buffer_Locality_read = 0.877357
Row_Buffer_Locality_write = 0.663491
Bank_Level_Parallism = 9.948427
Bank_Level_Parallism_Col = 9.652576
Bank_Level_Parallism_Ready = 5.387737
write_to_read_ratio_blp_rw_average = 0.460934
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.718701 
total_CMD = 134565 
util_bw = 96712 
Wasted_Col = 12086 
Wasted_Row = 934 
Idle = 24833 

BW Util Bottlenecks: 
RCDc_limit = 1425 
RCDWRc_limit = 1855 
WTRc_limit = 45161 
RTWc_limit = 46421 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45161 
RTWc_limit_alone = 46421 

Commands details: 
total_CMD = 134565 
n_nop = 81883 
Read = 8936 
Write = 18428 
L2_Alloc = 18428 
L2_WB = 2564 
n_act = 2605 
n_pre = 2589 
n_ref = 0 
n_req = 12089 
total_req = 48356 

Dual Bus Interface Util: 
issued_total_row = 5194 
issued_total_col = 48356 
Row_Bus_Util =  0.038598 
CoL_Bus_Util = 0.359351 
Either_Row_CoL_Bus_Util = 0.391499 
Issued_on_Two_Bus_Simul_Util = 0.006450 
issued_two_Eff = 0.016476 
queue_avg = 42.638531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.6385
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134565 n_nop=82562 n_act=2629 n_pre=2613 n_ref_event=0 n_req=11896 n_rd=8816 n_rd_L2_A=18104 n_write=18104 n_wr_bk=2560 bw_util=0.7072
n_activity=110269 dram_eff=0.8631
bk0: 2212a 61752i bk1: 2212a 60914i bk2: 1796a 67914i bk3: 1796a 67122i bk4: 1468a 76811i bk5: 1468a 76274i bk6: 1448a 77373i bk7: 1448a 77613i bk8: 1812a 69517i bk9: 1812a 69446i bk10: 1676a 69315i bk11: 1676a 69758i bk12: 1524a 77499i bk13: 1524a 75775i bk14: 1524a 78726i bk15: 1524a 77218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779001
Row_Buffer_Locality_read = 0.889302
Row_Buffer_Locality_write = 0.635308
Bank_Level_Parallism = 9.325526
Bank_Level_Parallism_Col = 9.020115
Bank_Level_Parallism_Ready = 5.122738
write_to_read_ratio_blp_rw_average = 0.458655
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.707227 
total_CMD = 134565 
util_bw = 95168 
Wasted_Col = 12575 
Wasted_Row = 880 
Idle = 25942 

BW Util Bottlenecks: 
RCDc_limit = 1259 
RCDWRc_limit = 2150 
WTRc_limit = 43986 
RTWc_limit = 43350 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 43986 
RTWc_limit_alone = 43350 

Commands details: 
total_CMD = 134565 
n_nop = 82562 
Read = 8816 
Write = 18104 
L2_Alloc = 18104 
L2_WB = 2560 
n_act = 2629 
n_pre = 2613 
n_ref = 0 
n_req = 11896 
total_req = 47584 

Dual Bus Interface Util: 
issued_total_row = 5242 
issued_total_col = 47584 
Row_Bus_Util =  0.038955 
CoL_Bus_Util = 0.353613 
Either_Row_CoL_Bus_Util = 0.386453 
Issued_on_Two_Bus_Simul_Util = 0.006116 
issued_two_Eff = 0.015826 
queue_avg = 38.446877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.4469
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134565 n_nop=82162 n_act=2556 n_pre=2540 n_ref_event=0 n_req=12040 n_rd=8848 n_rd_L2_A=18360 n_write=18360 n_wr_bk=2592 bw_util=0.7158
n_activity=110742 dram_eff=0.8698
bk0: 2188a 58117i bk1: 2188a 56495i bk2: 1848a 61662i bk3: 1848a 61602i bk4: 1596a 70580i bk5: 1596a 68718i bk6: 1544a 68033i bk7: 1544a 68449i bk8: 1868a 64676i bk9: 1868a 63853i bk10: 1664a 67689i bk11: 1664a 67247i bk12: 1428a 73718i bk13: 1428a 72994i bk14: 1468a 77909i bk15: 1468a 75834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787708
Row_Buffer_Locality_read = 0.886945
Row_Buffer_Locality_write = 0.658839
Bank_Level_Parallism = 9.984936
Bank_Level_Parallism_Col = 9.691405
Bank_Level_Parallism_Ready = 5.402642
write_to_read_ratio_blp_rw_average = 0.456366
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.715788 
total_CMD = 134565 
util_bw = 96320 
Wasted_Col = 11880 
Wasted_Row = 850 
Idle = 25515 

BW Util Bottlenecks: 
RCDc_limit = 1510 
RCDWRc_limit = 1775 
WTRc_limit = 45564 
RTWc_limit = 45437 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45564 
RTWc_limit_alone = 45437 

Commands details: 
total_CMD = 134565 
n_nop = 82162 
Read = 8848 
Write = 18360 
L2_Alloc = 18360 
L2_WB = 2592 
n_act = 2556 
n_pre = 2540 
n_ref = 0 
n_req = 12040 
total_req = 48160 

Dual Bus Interface Util: 
issued_total_row = 5096 
issued_total_col = 48160 
Row_Bus_Util =  0.037870 
CoL_Bus_Util = 0.357894 
Either_Row_CoL_Bus_Util = 0.389425 
Issued_on_Two_Bus_Simul_Util = 0.006339 
issued_two_Eff = 0.016278 
queue_avg = 42.000393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.0004
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134565 n_nop=82962 n_act=2548 n_pre=2532 n_ref_event=0 n_req=11838 n_rd=8592 n_rd_L2_A=18132 n_write=18132 n_wr_bk=2496 bw_util=0.7038
n_activity=109198 dram_eff=0.8673
bk0: 2208a 60656i bk1: 2208a 60338i bk2: 1780a 68748i bk3: 1780a 68266i bk4: 1452a 77828i bk5: 1452a 76546i bk6: 1464a 75629i bk7: 1464a 74950i bk8: 1816a 68110i bk9: 1820a 66837i bk10: 1656a 67001i bk11: 1656a 67858i bk12: 1476a 76422i bk13: 1476a 75881i bk14: 1508a 78460i bk15: 1508a 77610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784761
Row_Buffer_Locality_read = 0.893579
Row_Buffer_Locality_write = 0.643785
Bank_Level_Parallism = 9.521262
Bank_Level_Parallism_Col = 9.200444
Bank_Level_Parallism_Ready = 5.191255
write_to_read_ratio_blp_rw_average = 0.458398
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.703779 
total_CMD = 134565 
util_bw = 94704 
Wasted_Col = 12339 
Wasted_Row = 608 
Idle = 26914 

BW Util Bottlenecks: 
RCDc_limit = 1365 
RCDWRc_limit = 1849 
WTRc_limit = 44308 
RTWc_limit = 44813 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 44308 
RTWc_limit_alone = 44813 

Commands details: 
total_CMD = 134565 
n_nop = 82962 
Read = 8592 
Write = 18132 
L2_Alloc = 18132 
L2_WB = 2496 
n_act = 2548 
n_pre = 2532 
n_ref = 0 
n_req = 11838 
total_req = 47352 

Dual Bus Interface Util: 
issued_total_row = 5080 
issued_total_col = 47352 
Row_Bus_Util =  0.037751 
CoL_Bus_Util = 0.351889 
Either_Row_CoL_Bus_Util = 0.383480 
Issued_on_Two_Bus_Simul_Util = 0.006161 
issued_two_Eff = 0.016065 
queue_avg = 39.453045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.453

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5220, Miss = 3405, Miss_rate = 0.652, Pending_hits = 19, Reservation_fails = 45
L2_cache_bank[1]: Access = 5220, Miss = 3405, Miss_rate = 0.652, Pending_hits = 19, Reservation_fails = 49
L2_cache_bank[2]: Access = 5200, Miss = 3361, Miss_rate = 0.646, Pending_hits = 0, Reservation_fails = 39
L2_cache_bank[3]: Access = 5200, Miss = 3359, Miss_rate = 0.646, Pending_hits = 0, Reservation_fails = 23
L2_cache_bank[4]: Access = 5200, Miss = 3403, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 35
L2_cache_bank[5]: Access = 5200, Miss = 3403, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 39
L2_cache_bank[6]: Access = 5200, Miss = 3351, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 28
L2_cache_bank[7]: Access = 5200, Miss = 3351, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 24
L2_cache_bank[8]: Access = 5200, Miss = 3420, Miss_rate = 0.658, Pending_hits = 0, Reservation_fails = 34
L2_cache_bank[9]: Access = 5200, Miss = 3421, Miss_rate = 0.658, Pending_hits = 0, Reservation_fails = 33
L2_cache_bank[10]: Access = 5200, Miss = 3365, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 26
L2_cache_bank[11]: Access = 5200, Miss = 3365, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 22
L2_cache_bank[12]: Access = 5200, Miss = 3401, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 40
L2_cache_bank[13]: Access = 5200, Miss = 3401, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 51
L2_cache_bank[14]: Access = 5200, Miss = 3340, Miss_rate = 0.642, Pending_hits = 0, Reservation_fails = 33
L2_cache_bank[15]: Access = 5200, Miss = 3341, Miss_rate = 0.642, Pending_hits = 0, Reservation_fails = 36
L2_total_cache_accesses = 83240
L2_total_cache_misses = 54092
L2_total_cache_miss_rate = 0.6498
L2_total_cache_pending_hits = 38
L2_total_cache_reservation_fails = 557
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8294
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 530
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 38
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 38400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 530
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.156

icnt_total_pkts_mem_to_simt=237000
icnt_total_pkts_simt_to_mem=262440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.3509
	minimum = 6
	maximum = 1468
Network latency average = 43.7187
	minimum = 6
	maximum = 1172
Slowest packet = 1082
Flit latency average = 33.0085
	minimum = 6
	maximum = 1172
Slowest flit = 271797
Fragmentation average = 0.879391
	minimum = 0
	maximum = 604
Injected packet rate average = 0.0384929
	minimum = 0 (at node 36)
	maximum = 0.0603475 (at node 20)
Accepted packet rate average = 0.0384929
	minimum = 0 (at node 36)
	maximum = 0.0603475 (at node 20)
Injected flit rate average = 0.115479
	minimum = 0 (at node 36)
	maximum = 0.172256 (at node 20)
Accepted flit rate average= 0.115479
	minimum = 0 (at node 36)
	maximum = 0.189829 (at node 20)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 59.5256 (5 samples)
	minimum = 6 (5 samples)
	maximum = 1364 (5 samples)
Network latency average = 39.6273 (5 samples)
	minimum = 6 (5 samples)
	maximum = 1021.2 (5 samples)
Flit latency average = 37.0494 (5 samples)
	minimum = 6 (5 samples)
	maximum = 1020.4 (5 samples)
Fragmentation average = 1.29729 (5 samples)
	minimum = 0 (5 samples)
	maximum = 529.6 (5 samples)
Injected packet rate average = 0.0328763 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0524867 (5 samples)
Accepted packet rate average = 0.0328763 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0524867 (5 samples)
Injected flit rate average = 0.098629 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.194657 (5 samples)
Accepted flit rate average = 0.098629 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.196199 (5 samples)
Injected packet size average = 3 (5 samples)
Accepted packet size average = 3 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 48 sec (48 sec)
gpgpu_simulation_rate = 198400 (inst/sec)
gpgpu_simulation_rate = 1802 (cycle/sec)
gpgpu_silicon_slowdown = 891786x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-6.traceg
-kernel name = _Z10dot_kernelIdEvPKT_S2_PS0_i
-kernel id = 6
-grid dim = (256,1,1)
-block dim = (1024,1,1)
-shmem = 8192
-nregs = 13
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f613f000000
-local mem base_addr = 0x00007f613d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-6.traceg
launching kernel name: _Z10dot_kernelIdEvPKT_S2_PS0_i uid: 6
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z10dot_kernelIdEvPKT_S2_PS0_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 42895
gpu_sim_insn = 31670528
gpu_ipc =     738.3268
gpu_tot_sim_cycle = 129394
gpu_tot_sim_insn = 41193728
gpu_tot_ipc =     318.3589
gpu_tot_issued_cta = 756
gpu_occupancy = 93.0030% 
gpu_tot_occupancy = 75.0029% 
max_total_param_size = 0
gpu_stall_dramfull = 536980
gpu_stall_icnt2sh    = 390646
partiton_level_parallism =       0.3062
partiton_level_parallism_total  =       0.7448
partiton_level_parallism_util =       2.3741
partiton_level_parallism_util_total  =       2.5755
L2_BW  =      15.7479 GB/Sec
L2_BW_total  =      38.3019 GB/Sec
gpu_total_sim_rate=542022

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 886144
	L1I_total_cache_misses = 4532
	L1I_total_cache_miss_rate = 0.0051
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20564
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 881612
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4532
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20564
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4412
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 886144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20564
ctas_completed 756, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1601, 1538, 1533, 1530, 1532, 1532, 1532, 1530, 1531, 1531, 1532, 1527, 1529, 1522, 1523, 1522, 1524, 1524, 1526, 1525, 1525, 1526, 1523, 1525, 1524, 1527, 1520, 1529, 1523, 1528, 1532, 1548, 1533, 1466, 1463, 1461, 1468, 1465, 1465, 1465, 1463, 1462, 1457, 1459, 1465, 1463, 1461, 1458, 1464, 1462, 1467, 1464, 1466, 1464, 1464, 1465, 1463, 1466, 1465, 1461, 1468, 1466, 1473, 1475, 
gpgpu_n_tot_thrd_icount = 56143872
gpgpu_n_tot_w_icount = 1754496
gpgpu_n_stall_shd_mem = 1476352
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51200
gpgpu_n_mem_write_global = 45056
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 819200
gpgpu_n_store_insn = 717056
gpgpu_n_shmem_insn = 1150464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 48000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2906223	W0_Idle:567506	W0_Scoreboard:418918	W1:3584	W2:1536	W3:0	W4:1536	W5:0	W6:0	W7:0	W8:1536	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1536	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:256	W32:1285504
single_issue_nums: WS0:631902	WS1:630928	
dual_issue_nums: WS0:123185	WS1:122648	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 409600 {8:51200,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6103040 {40:256,136:44800,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6963200 {136:51200,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 360448 {8:45056,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmflatency = 4929 
max_icnt2mem_latency = 3013 
maxmrqlatency = 3710 
max_icnt2sh_latency = 292 
averagemflatency = 741 
avg_icnt2mem_latency = 155 
avg_mrq_latency = 284 
avg_icnt2sh_latency = 25 
mrq_lat_table:16890 	230 	1475 	2056 	5185 	7498 	11833 	16030 	20284 	14320 	4092 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10148 	25640 	38707 	19993 	1761 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1885 	26040 	23002 	14057 	10451 	14088 	6194 	653 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42172 	27436 	20929 	4903 	738 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	30 	122 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        38        37        32        32        32        32        32        32        33        33        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        33        35 
dram[2]:        32        32        44        43        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        40        40        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        37        32        32        32        32        32        32        32        34        32        32        32        32 
dram[6]:        32        32        36        36        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        34        32        32        32        32        32 
maximum service time to same row:
dram[0]:      7364      7229      4313      4297      3787      3903      4015      4015      5883      5689      5368      5358      5401      5401      5551      5551 
dram[1]:      7689      7851      6161     12141      3724      3801      4045      4142      6751      6841      8618      8624      8671      8666      6499      6488 
dram[2]:      6772      3686     13571     15866      4144      4134      4035      4036      5665      5814      5761      5766      5395      5394      5568      5568 
dram[3]:      7580      7713     18881     20253      3775      3788      4076      4137      6583      6640      8406      8395      6269      6274      6127      6131 
dram[4]:      6777      6849     22890     24092      3657      3707      4050      4045      5788      5859      5548      5552      5451      5450      5584      5582 
dram[5]:      7650      7704     26754     29381      3818      3831      4362      4368      6375      6366      8990      8990      6261      6252      7203      7213 
dram[6]:      7142      6961     31598     33497      3698      3732      4063      4058      6013      6113      5549      5553      5428      5427      5568      5565 
dram[7]:      7450      7482     35534     36836      4646      4649      4346      4405      6332      6336      9201      9374      6927      6915      7357      7345 
average row accesses per activate:
dram[0]:  4.200000  4.326180  4.112676  4.132075  4.451807  4.472727  6.295652  6.135593  4.526596  4.600000  4.037838  4.173184  4.047904  4.072289  4.146341  4.133333 
dram[1]:  4.547085  4.672811  4.445596  4.440414  4.059172  4.107784  4.809524  4.978873  4.494737  4.635870  4.470238  4.693750  4.136646  4.188679  4.402516  4.545455 
dram[2]:  4.366379  4.646789  4.564767  4.777174  4.709677  4.397590  6.254386  6.790476  4.176471  4.324873  4.037634  4.195531  3.837079  3.925287  4.486842  4.516556 
dram[3]:  4.680555  4.746479  4.260000  4.336735  3.994220  4.137724  4.768707  4.736486  4.670330  4.722222  4.032258  4.189944  4.005952  3.982249  4.509804  4.539474 
dram[4]:  4.289361  4.440529  4.670157  4.759358  4.530864  4.559006  5.942149  5.942149  4.442708  4.513227  4.130435  4.086021  3.734807  3.797753  4.223602  4.164634 
dram[5]:  4.686636  4.665138  4.052133  4.115385  4.126506  4.281250  4.095238  4.119761  4.299492  4.505319  4.400000  4.645963  4.322785  4.464052  4.179641  4.179641 
dram[6]:  4.589041  4.718310  4.813187  4.785714  4.325444  4.403615  6.152543  6.205128  4.296483  4.596774  4.404624  4.354286  3.701658  3.806818  3.901734  3.924419 
dram[7]:  4.488889  4.633028  4.127451  4.194030  4.203704  4.365385  4.490323  4.800000  3.995305  4.222772  4.895425  5.095238  4.543624  4.574324  4.230303  4.308642 
average row locality = 100209/22586 = 4.436775
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2460      2460      1996      1996      1688      1684      1636      1636      2072      2072      1684      1684      1492      1492      1536      1540 
dram[1]:      2472      2472      1952      1948      1516      1516      1584      1584      2076      2072      1688      1688      1500      1500      1600      1600 
dram[2]:      2480      2480      2020      2020      1648      1648      1592      1592      2084      2084      1692      1692      1512      1512      1528      1528 
dram[3]:      2460      2460      1932      1932      1540      1540      1576      1576      2068      2068      1692      1692      1504      1504      1572      1572 
dram[4]:      2460      2460      2048      2048      1668      1668      1608      1608      2080      2080      1728      1728      1500      1500      1520      1524 
dram[5]:      2488      2488      1940      1940      1524      1524      1536      1536      2056      2056      1692      1692      1544      1544      1600      1600 
dram[6]:      2452      2452      1988      1988      1656      1656      1632      1632      2088      2088      1728      1728      1476      1476      1512      1512 
dram[7]:      2468      2468      1916      1916      1512      1512      1548      1548      2068      2072      1688      1688      1516      1516      1584      1584 
total dram reads = 231352
bank skew: 2488/1476 = 1.69
chip skew: 29228/28604 = 1.02
number of total write accesses:
dram[0]:      1572      1572      1505      1505      1268      1268      1260      1260      1332      1332      1304      1304      1212      1212      1184      1188 
dram[1]:      1584      1584      1477      1477      1228      1228      1244      1244      1340      1340      1316      1316      1164      1164      1200      1200 
dram[2]:      1572      1572      1495      1493      1272      1272      1260      1260      1324      1324      1312      1312      1220      1220      1200      1200 
dram[3]:      1584      1584      1467      1465      1224      1224      1228      1228      1332      1332      1308      1308      1188      1188      1188      1188 
dram[4]:      1572      1572      1511      1509      1268      1268      1268      1268      1332      1332      1312      1312      1204      1204      1200      1208 
dram[5]:      1580      1580      1474      1475      1216      1216      1216      1216      1332      1332      1300      1300      1188      1188      1192      1192 
dram[6]:      1568      1568      1498      1493      1268      1268      1272      1272      1332      1332      1320      1320      1204      1204      1188      1188 
dram[7]:      1572      1572      1449      1450      1212      1212      1236      1236      1336      1340      1308      1308      1192      1192      1208      1208 
total dram writes = 169391
bank skew: 1584/1164 = 1.36
chip skew: 21340/20997 = 1.02
average mf latency per bank:
dram[0]:        204       210       196       204       191       196       197       202       177       179       202       206       199       202       209       212
dram[1]:        159       161       161       166       168       171       173       172       158       158       173       177       158       162       170       178
dram[2]:        189       192       185       189       183       187       197       202       172       178       190       197       185       193       193       197
dram[3]:        162       164       157       159       153       157       161       166       157       162       171       174       160       160       169       171
dram[4]:        175       178       179       182       171       174       188       190       166       167       179       180       176       180       190       192
dram[5]:        166       167       158       161       161       164       158       161       153       156       170       182       158       162       171       176
dram[6]:        178       177       186       184       168       170       188       186       165       166       187       182       178       177       182       179
dram[7]:        174       176       176       176       173       176       177       182       159       165       209       215       191       197       185       192
maximum mf latency per bank:
dram[0]:       3350      3310      3214      3751      2598      2616      3197      3433      2991      2970      3920      3969      3641      3595      2620      2628
dram[1]:       2805      2547      2513      2530      2661      2743      2682      2423      3519      3228      3373      3482      1831      1848      3120      3313
dram[2]:       3176      3391      2641      3004      2882      2781      3543      3595      3046      3060      3162      3400      2850      3507      2534      2236
dram[3]:       2801      2808      2430      2387      2048      2673      2399      2406      2846      2857      3587      3758      2024      1979      2304      2273
dram[4]:       3004      3087      3096      3181      2730      2749      3502      3515      3013      2687      3089      3111      2542      2565      2571      2694
dram[5]:       3044      3098      2505      2638      2733      2897      1939      1976      2554      2570      2601      3193      1718      1719      2888      2936
dram[6]:       3675      3794      3724      3749      2090      2464      3350      3373      3686      3074      3929      3158      2931      2938      2745      2505
dram[7]:       3281      2913      3008      3019      2733      2540      2353      2905      2500      2589      4929      4486      2593      2788      2392      2717
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201296 n_nop=146105 n_act=2861 n_pre=2845 n_ref_event=0 n_req=12603 n_rd=10768 n_rd_L2_A=18360 n_write=18354 n_wr_bk=2924 bw_util=0.5008
n_activity=117056 dram_eff=0.8612
bk0: 2460a 121582i bk1: 2460a 119990i bk2: 1996a 127043i bk3: 1996a 125885i bk4: 1688a 133851i bk5: 1684a 134018i bk6: 1636a 135115i bk7: 1636a 133555i bk8: 2072a 130158i bk9: 2072a 129182i bk10: 1684a 131549i bk11: 1684a 132222i bk12: 1492a 138406i bk13: 1492a 136740i bk14: 1536a 142390i bk15: 1540a 140901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772991
Row_Buffer_Locality_read = 0.856084
Row_Buffer_Locality_write = 0.659275
Bank_Level_Parallism = 9.763958
Bank_Level_Parallism_Col = 9.482884
Bank_Level_Parallism_Ready = 5.380402
write_to_read_ratio_blp_rw_average = 0.448822
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.500815 
total_CMD = 201296 
util_bw = 100812 
Wasted_Col = 12754 
Wasted_Row = 1374 
Idle = 86356 

BW Util Bottlenecks: 
RCDc_limit = 2006 
RCDWRc_limit = 1802 
WTRc_limit = 45737 
RTWc_limit = 45599 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45737 
RTWc_limit_alone = 45599 

Commands details: 
total_CMD = 201296 
n_nop = 146105 
Read = 10768 
Write = 18354 
L2_Alloc = 18360 
L2_WB = 2924 
n_act = 2861 
n_pre = 2845 
n_ref = 0 
n_req = 12603 
total_req = 50406 

Dual Bus Interface Util: 
issued_total_row = 5706 
issued_total_col = 50406 
Row_Bus_Util =  0.028346 
CoL_Bus_Util = 0.250407 
Either_Row_CoL_Bus_Util = 0.274178 
Issued_on_Two_Bus_Simul_Util = 0.004575 
issued_two_Eff = 0.016688 
queue_avg = 29.124290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.1243
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201296 n_nop=146749 n_act=2786 n_pre=2770 n_ref_event=0 n_req=12470 n_rd=10584 n_rd_L2_A=18184 n_write=18178 n_wr_bk=2928 bw_util=0.4955
n_activity=116473 dram_eff=0.8564
bk0: 2472a 127472i bk1: 2472a 125989i bk2: 1952a 132005i bk3: 1948a 131055i bk4: 1516a 141431i bk5: 1516a 140689i bk6: 1584a 140270i bk7: 1584a 140641i bk8: 2076a 135215i bk9: 2072a 133664i bk10: 1688a 136099i bk11: 1688a 135432i bk12: 1500a 147242i bk13: 1500a 146130i bk14: 1600a 143480i bk15: 1600a 142241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776584
Row_Buffer_Locality_read = 0.869994
Row_Buffer_Locality_write = 0.649299
Bank_Level_Parallism = 9.043425
Bank_Level_Parallism_Col = 8.746346
Bank_Level_Parallism_Ready = 4.950156
write_to_read_ratio_blp_rw_average = 0.449755
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.495529 
total_CMD = 201296 
util_bw = 99748 
Wasted_Col = 13546 
Wasted_Row = 1186 
Idle = 86816 

BW Util Bottlenecks: 
RCDc_limit = 1871 
RCDWRc_limit = 1886 
WTRc_limit = 45510 
RTWc_limit = 44689 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45510 
RTWc_limit_alone = 44689 

Commands details: 
total_CMD = 201296 
n_nop = 146749 
Read = 10584 
Write = 18178 
L2_Alloc = 18184 
L2_WB = 2928 
n_act = 2786 
n_pre = 2770 
n_ref = 0 
n_req = 12470 
total_req = 49874 

Dual Bus Interface Util: 
issued_total_row = 5556 
issued_total_col = 49874 
Row_Bus_Util =  0.027601 
CoL_Bus_Util = 0.247764 
Either_Row_CoL_Bus_Util = 0.270979 
Issued_on_Two_Bus_Simul_Util = 0.004387 
issued_two_Eff = 0.016188 
queue_avg = 25.656561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6566
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201296 n_nop=146273 n_act=2788 n_pre=2772 n_ref_event=0 n_req=12608 n_rd=10744 n_rd_L2_A=18368 n_write=18364 n_wr_bk=2944 bw_util=0.501
n_activity=117595 dram_eff=0.8575
bk0: 2480a 120298i bk1: 2480a 119270i bk2: 2020a 127214i bk3: 2020a 126204i bk4: 1648a 134043i bk5: 1648a 132972i bk6: 1592a 134293i bk7: 1592a 134235i bk8: 2084a 129158i bk9: 2084a 128061i bk10: 1692a 130873i bk11: 1692a 132297i bk12: 1512a 134568i bk13: 1512a 134522i bk14: 1528a 140937i bk15: 1528a 140542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778871
Row_Buffer_Locality_read = 0.859852
Row_Buffer_Locality_write = 0.668293
Bank_Level_Parallism = 9.855710
Bank_Level_Parallism_Col = 9.605222
Bank_Level_Parallism_Ready = 5.374015
write_to_read_ratio_blp_rw_average = 0.456644
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.500954 
total_CMD = 201296 
util_bw = 100840 
Wasted_Col = 12804 
Wasted_Row = 1555 
Idle = 86097 

BW Util Bottlenecks: 
RCDc_limit = 2145 
RCDWRc_limit = 1981 
WTRc_limit = 45480 
RTWc_limit = 46028 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45480 
RTWc_limit_alone = 46028 

Commands details: 
total_CMD = 201296 
n_nop = 146273 
Read = 10744 
Write = 18364 
L2_Alloc = 18368 
L2_WB = 2944 
n_act = 2788 
n_pre = 2772 
n_ref = 0 
n_req = 12608 
total_req = 50420 

Dual Bus Interface Util: 
issued_total_row = 5560 
issued_total_col = 50420 
Row_Bus_Util =  0.027621 
CoL_Bus_Util = 0.250477 
Either_Row_CoL_Bus_Util = 0.273344 
Issued_on_Two_Bus_Simul_Util = 0.004754 
issued_two_Eff = 0.017393 
queue_avg = 29.091820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.0918
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201296 n_nop=146808 n_act=2829 n_pre=2813 n_ref_event=0 n_req=12434 n_rd=10568 n_rd_L2_A=18120 n_write=18116 n_wr_bk=2920 bw_util=0.494
n_activity=115788 dram_eff=0.8589
bk0: 2460a 127196i bk1: 2460a 125193i bk2: 1932a 132265i bk3: 1932a 130190i bk4: 1540a 141375i bk5: 1540a 140391i bk6: 1576a 141975i bk7: 1576a 140916i bk8: 2068a 135900i bk9: 2068a 133976i bk10: 1692a 137270i bk11: 1692a 137080i bk12: 1504a 143716i bk13: 1504a 142798i bk14: 1572a 144824i bk15: 1572a 143843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772479
Row_Buffer_Locality_read = 0.870887
Row_Buffer_Locality_write = 0.638350
Bank_Level_Parallism = 9.110941
Bank_Level_Parallism_Col = 8.800611
Bank_Level_Parallism_Ready = 5.022640
write_to_read_ratio_blp_rw_average = 0.449020
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.494039 
total_CMD = 201296 
util_bw = 99448 
Wasted_Col = 13186 
Wasted_Row = 1056 
Idle = 87606 

BW Util Bottlenecks: 
RCDc_limit = 1765 
RCDWRc_limit = 2211 
WTRc_limit = 45276 
RTWc_limit = 43611 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45276 
RTWc_limit_alone = 43611 

Commands details: 
total_CMD = 201296 
n_nop = 146808 
Read = 10568 
Write = 18116 
L2_Alloc = 18120 
L2_WB = 2920 
n_act = 2829 
n_pre = 2813 
n_ref = 0 
n_req = 12434 
total_req = 49724 

Dual Bus Interface Util: 
issued_total_row = 5642 
issued_total_col = 49724 
Row_Bus_Util =  0.028028 
CoL_Bus_Util = 0.247019 
Either_Row_CoL_Bus_Util = 0.270686 
Issued_on_Two_Bus_Simul_Util = 0.004362 
issued_two_Eff = 0.016114 
queue_avg = 25.420599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4206
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201296 n_nop=145988 n_act=2840 n_pre=2824 n_ref_event=0 n_req=12645 n_rd=10792 n_rd_L2_A=18436 n_write=18432 n_wr_bk=2908 bw_util=0.5024
n_activity=117723 dram_eff=0.8591
bk0: 2460a 123464i bk1: 2460a 121949i bk2: 2048a 125558i bk3: 2048a 124609i bk4: 1668a 133866i bk5: 1668a 132587i bk6: 1608a 132666i bk7: 1608a 132065i bk8: 2080a 130040i bk9: 2080a 128252i bk10: 1728a 132570i bk11: 1728a 132281i bk12: 1500a 140258i bk13: 1500a 139417i bk14: 1520a 141487i bk15: 1524a 140702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775405
Row_Buffer_Locality_read = 0.858492
Row_Buffer_Locality_write = 0.661671
Bank_Level_Parallism = 9.743840
Bank_Level_Parallism_Col = 9.460267
Bank_Level_Parallism_Ready = 5.310290
write_to_read_ratio_blp_rw_average = 0.452353
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.502424 
total_CMD = 201296 
util_bw = 101136 
Wasted_Col = 12862 
Wasted_Row = 1306 
Idle = 85992 

BW Util Bottlenecks: 
RCDc_limit = 2046 
RCDWRc_limit = 1916 
WTRc_limit = 45502 
RTWc_limit = 47104 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45502 
RTWc_limit_alone = 47104 

Commands details: 
total_CMD = 201296 
n_nop = 145988 
Read = 10792 
Write = 18432 
L2_Alloc = 18436 
L2_WB = 2908 
n_act = 2840 
n_pre = 2824 
n_ref = 0 
n_req = 12645 
total_req = 50568 

Dual Bus Interface Util: 
issued_total_row = 5664 
issued_total_col = 50568 
Row_Bus_Util =  0.028138 
CoL_Bus_Util = 0.251212 
Either_Row_CoL_Bus_Util = 0.274760 
Issued_on_Two_Bus_Simul_Util = 0.004590 
issued_two_Eff = 0.016706 
queue_avg = 29.023502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.0235
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201296 n_nop=146673 n_act=2876 n_pre=2860 n_ref_event=0 n_req=12443 n_rd=10648 n_rd_L2_A=18112 n_write=18109 n_wr_bk=2888 bw_util=0.4944
n_activity=116342 dram_eff=0.8554
bk0: 2488a 125867i bk1: 2488a 124835i bk2: 1940a 131300i bk3: 1940a 130559i bk4: 1524a 140633i bk5: 1524a 140244i bk6: 1536a 141914i bk7: 1536a 142094i bk8: 2056a 134082i bk9: 2056a 133711i bk10: 1692a 135807i bk11: 1692a 136273i bk12: 1544a 143506i bk13: 1544a 141852i bk14: 1600a 143876i bk15: 1600a 142202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768866
Row_Buffer_Locality_read = 0.869541
Row_Buffer_Locality_write = 0.631068
Bank_Level_Parallism = 9.163363
Bank_Level_Parallism_Col = 8.859825
Bank_Level_Parallism_Ready = 5.049060
write_to_read_ratio_blp_rw_average = 0.452664
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.494366 
total_CMD = 201296 
util_bw = 99514 
Wasted_Col = 13416 
Wasted_Row = 1204 
Idle = 87162 

BW Util Bottlenecks: 
RCDc_limit = 1943 
RCDWRc_limit = 2223 
WTRc_limit = 44318 
RTWc_limit = 44017 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 44318 
RTWc_limit_alone = 44017 

Commands details: 
total_CMD = 201296 
n_nop = 146673 
Read = 10648 
Write = 18109 
L2_Alloc = 18112 
L2_WB = 2888 
n_act = 2876 
n_pre = 2860 
n_ref = 0 
n_req = 12443 
total_req = 49757 

Dual Bus Interface Util: 
issued_total_row = 5736 
issued_total_col = 49757 
Row_Bus_Util =  0.028495 
CoL_Bus_Util = 0.247183 
Either_Row_CoL_Bus_Util = 0.271357 
Issued_on_Two_Bus_Simul_Util = 0.004322 
issued_two_Eff = 0.015927 
queue_avg = 26.145910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.1459
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201296 n_nop=146261 n_act=2801 n_pre=2785 n_ref_event=0 n_req=12595 n_rd=10696 n_rd_L2_A=18368 n_write=18367 n_wr_bk=2928 bw_util=0.5003
n_activity=117401 dram_eff=0.8579
bk0: 2452a 122697i bk1: 2452a 120514i bk2: 1988a 125583i bk3: 1988a 125482i bk4: 1656a 135692i bk5: 1656a 133682i bk6: 1632a 132741i bk7: 1632a 133384i bk8: 2088a 129502i bk9: 2088a 128564i bk10: 1728a 132892i bk11: 1728a 132488i bk12: 1476a 138331i bk13: 1476a 137140i bk14: 1512a 142454i bk15: 1512a 140351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777610
Row_Buffer_Locality_read = 0.867603
Row_Buffer_Locality_write = 0.654907
Bank_Level_Parallism = 9.764541
Bank_Level_Parallism_Col = 9.502341
Bank_Level_Parallism_Ready = 5.318604
write_to_read_ratio_blp_rw_average = 0.449890
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.500348 
total_CMD = 201296 
util_bw = 100718 
Wasted_Col = 12896 
Wasted_Row = 1459 
Idle = 86223 

BW Util Bottlenecks: 
RCDc_limit = 2368 
RCDWRc_limit = 1822 
WTRc_limit = 45900 
RTWc_limit = 46139 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45900 
RTWc_limit_alone = 46139 

Commands details: 
total_CMD = 201296 
n_nop = 146261 
Read = 10696 
Write = 18367 
L2_Alloc = 18368 
L2_WB = 2928 
n_act = 2801 
n_pre = 2785 
n_ref = 0 
n_req = 12595 
total_req = 50359 

Dual Bus Interface Util: 
issued_total_row = 5586 
issued_total_col = 50359 
Row_Bus_Util =  0.027750 
CoL_Bus_Util = 0.250174 
Either_Row_CoL_Bus_Util = 0.273403 
Issued_on_Two_Bus_Simul_Util = 0.004521 
issued_two_Eff = 0.016535 
queue_avg = 28.557756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.5578
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201296 n_nop=146964 n_act=2805 n_pre=2789 n_ref_event=0 n_req=12411 n_rd=10464 n_rd_L2_A=18140 n_write=18135 n_wr_bk=2896 bw_util=0.4932
n_activity=115650 dram_eff=0.8584
bk0: 2468a 125285i bk1: 2468a 124792i bk2: 1916a 132203i bk3: 1916a 131440i bk4: 1512a 141773i bk5: 1512a 140817i bk6: 1548a 140240i bk7: 1548a 139670i bk8: 2068a 132906i bk9: 2072a 131132i bk10: 1688a 132778i bk11: 1688a 133727i bk12: 1516a 141559i bk13: 1516a 141301i bk14: 1584a 142973i bk15: 1584a 142024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773991
Row_Buffer_Locality_read = 0.871766
Row_Buffer_Locality_write = 0.641065
Bank_Level_Parallism = 9.331943
Bank_Level_Parallism_Col = 9.025331
Bank_Level_Parallism_Ready = 5.110982
write_to_read_ratio_blp_rw_average = 0.452718
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.493154 
total_CMD = 201296 
util_bw = 99270 
Wasted_Col = 13291 
Wasted_Row = 1042 
Idle = 87693 

BW Util Bottlenecks: 
RCDc_limit = 2086 
RCDWRc_limit = 1915 
WTRc_limit = 44810 
RTWc_limit = 45657 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 44810 
RTWc_limit_alone = 45657 

Commands details: 
total_CMD = 201296 
n_nop = 146964 
Read = 10464 
Write = 18135 
L2_Alloc = 18140 
L2_WB = 2896 
n_act = 2805 
n_pre = 2789 
n_ref = 0 
n_req = 12411 
total_req = 49635 

Dual Bus Interface Util: 
issued_total_row = 5594 
issued_total_col = 49635 
Row_Bus_Util =  0.027790 
CoL_Bus_Util = 0.246577 
Either_Row_CoL_Bus_Util = 0.269911 
Issued_on_Two_Bus_Simul_Util = 0.004456 
issued_two_Eff = 0.016510 
queue_avg = 26.765659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7657

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6036, Miss = 3641, Miss_rate = 0.603, Pending_hits = 19, Reservation_fails = 46
L2_cache_bank[1]: Access = 6036, Miss = 3641, Miss_rate = 0.603, Pending_hits = 19, Reservation_fails = 50
L2_cache_bank[2]: Access = 6036, Miss = 3597, Miss_rate = 0.596, Pending_hits = 0, Reservation_fails = 42
L2_cache_bank[3]: Access = 6036, Miss = 3595, Miss_rate = 0.596, Pending_hits = 0, Reservation_fails = 23
L2_cache_bank[4]: Access = 6036, Miss = 3639, Miss_rate = 0.603, Pending_hits = 5, Reservation_fails = 35
L2_cache_bank[5]: Access = 6036, Miss = 3639, Miss_rate = 0.603, Pending_hits = 0, Reservation_fails = 39
L2_cache_bank[6]: Access = 6016, Miss = 3586, Miss_rate = 0.596, Pending_hits = 2, Reservation_fails = 31
L2_cache_bank[7]: Access = 6016, Miss = 3586, Miss_rate = 0.596, Pending_hits = 0, Reservation_fails = 28
L2_cache_bank[8]: Access = 6016, Miss = 3653, Miss_rate = 0.607, Pending_hits = 2, Reservation_fails = 34
L2_cache_bank[9]: Access = 6016, Miss = 3654, Miss_rate = 0.607, Pending_hits = 0, Reservation_fails = 33
L2_cache_bank[10]: Access = 6016, Miss = 3595, Miss_rate = 0.598, Pending_hits = 1, Reservation_fails = 26
L2_cache_bank[11]: Access = 6016, Miss = 3595, Miss_rate = 0.598, Pending_hits = 2, Reservation_fails = 22
L2_cache_bank[12]: Access = 6016, Miss = 3633, Miss_rate = 0.604, Pending_hits = 5, Reservation_fails = 40
L2_cache_bank[13]: Access = 6016, Miss = 3633, Miss_rate = 0.604, Pending_hits = 0, Reservation_fails = 51
L2_cache_bank[14]: Access = 6016, Miss = 3575, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 35
L2_cache_bank[15]: Access = 6016, Miss = 3576, Miss_rate = 0.594, Pending_hits = 1, Reservation_fails = 36
L2_total_cache_accesses = 96376
L2_total_cache_misses = 57838
L2_total_cache_miss_rate = 0.6001
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 571
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29890
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8519
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36522
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 530
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 41
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 51200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45056
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 41
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 530
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.112

icnt_total_pkts_mem_to_simt=301656
icnt_total_pkts_simt_to_mem=275832
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.3346
	minimum = 6
	maximum = 1468
Network latency average = 45.6541
	minimum = 6
	maximum = 1172
Slowest packet = 1082
Flit latency average = 33.2202
	minimum = 6
	maximum = 1172
Slowest flit = 271797
Fragmentation average = 0.76229
	minimum = 0
	maximum = 604
Injected packet rate average = 0.029793
	minimum = 0 (at node 36)
	maximum = 0.0466482 (at node 20)
Accepted packet rate average = 0.029793
	minimum = 0 (at node 36)
	maximum = 0.0466482 (at node 20)
Injected flit rate average = 0.0892604
	minimum = 0 (at node 36)
	maximum = 0.146189 (at node 20)
Accepted flit rate average= 0.0892604
	minimum = 0 (at node 36)
	maximum = 0.133329 (at node 20)
Injected packet length average = 2.99602
Accepted packet length average = 2.99602
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 61.8271 (6 samples)
	minimum = 6 (6 samples)
	maximum = 1381.33 (6 samples)
Network latency average = 40.6317 (6 samples)
	minimum = 6 (6 samples)
	maximum = 1046.33 (6 samples)
Flit latency average = 36.4112 (6 samples)
	minimum = 6 (6 samples)
	maximum = 1045.67 (6 samples)
Fragmentation average = 1.20813 (6 samples)
	minimum = 0 (6 samples)
	maximum = 542 (6 samples)
Injected packet rate average = 0.0323625 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0515136 (6 samples)
Accepted packet rate average = 0.0323625 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0515136 (6 samples)
Injected flit rate average = 0.0970676 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.186579 (6 samples)
Accepted flit rate average = 0.0970676 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.185721 (6 samples)
Injected packet size average = 2.99939 (6 samples)
Accepted packet size average = 2.99939 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 16 sec (76 sec)
gpgpu_simulation_rate = 542022 (inst/sec)
gpgpu_simulation_rate = 1702 (cycle/sec)
gpgpu_silicon_slowdown = 944183x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
