* source LAB06-FINAL
.EXTERNAL OUTPUT D0
.EXTERNAL OUTPUT D0not
.EXTERNAL OUTPUT D1
.EXTERNAL OUTPUT D1not
.EXTERNAL OUTPUT D2not
.EXTERNAL OUTPUT D2
X_U1_U2_U2A         N00127 U1_U2_N00229 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U1_U2_U1A         N00641 N00645 N00127 U1_U2_N00229 D2 D2NOT $G_DPWR $G_DGND
+  74107 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U1_U3_U2A         N00259 U1_U3_N00229 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U1_U3_U1A         N00641 N00645 N00259 U1_U3_N00229 D1 D1NOT $G_DPWR $G_DGND
+  74107 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U1_U4_U2A         N00263 U1_U4_N00229 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U1_U4_U1A         N00641 N00645 N00263 U1_U4_N00229 D0 D0NOT $G_DPWR $G_DGND
+  74107 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U2_U3A         U2_N00763 U2_N02401 U2_N02408 U2_N01672 N00127 $G_DPWR $G_DGND
+  7420 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U2_U4A         N01997 N00411 N00356 N00323 U2_N01672 $G_DPWR $G_DGND 7420
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U2_U6B         N00411 N00411 U2_N02636 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U2_U5A         D1 N00411 U2_N02656 N00323 U2_N02408 $G_DPWR $G_DGND 7420
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U2_U6A         N00356 N00356 U2_N02656 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U2_U3B         D2 U2_N02636 U2_N02656 N00323 U2_N00763 $G_DPWR $G_DGND 7420
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U2_U4B         N01447 U2_N02636 N00356 N00323 U2_N02401 $G_DPWR $G_DGND 7420
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U3_U3A         U3_N00763 U3_N02401 U3_N02408 U3_N01672 N00259 $G_DPWR $G_DGND
+  7420 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U3_U4A         D2 N00411 N00356 N00323 U3_N01672 $G_DPWR $G_DGND 7420 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U3_U6B         N00411 N00411 U3_N02636 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U3_U5A         D0 N00411 U3_N02656 N00323 U3_N02408 $G_DPWR $G_DGND 7420
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U3_U6A         N00356 N00356 U3_N02656 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U3_U3B         D1 U3_N02636 U3_N02656 N00323 U3_N00763 $G_DPWR $G_DGND 7420
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U3_U4B         N01491 U3_N02636 N00356 N00323 U3_N02401 $G_DPWR $G_DGND 7420
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U4_U3A         U4_N00763 U4_N02401 U4_N02408 U4_N01672 N00263 $G_DPWR $G_DGND
+  7420 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U4_U4A         D1 N00411 N00356 N00323 U4_N01672 $G_DPWR $G_DGND 7420 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U4_U6B         N00411 N00411 U4_N02636 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U4_U5A         N02476 N00411 U4_N02656 N00323 U4_N02408 $G_DPWR $G_DGND 7420
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U4_U6A         N00356 N00356 U4_N02656 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U4_U3B         D0 U4_N02636 U4_N02656 N00323 U4_N00763 $G_DPWR $G_DGND 7420
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U4_U4B         N01557 U4_N02636 N00356 N00323 U4_N02401 $G_DPWR $G_DGND 7420
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
U_P2         STIM(1,0) $G_DPWR $G_DGND N01447 IO_STM STIMULUS=P2
U_P1         STIM(1,0) $G_DPWR $G_DGND N01491 IO_STM STIMULUS=P1
U_P0         STIM(1,0) $G_DPWR $G_DGND N01557 IO_STM STIMULUS=P0
U_SHIFT_R         STIM(1,0) $G_DPWR $G_DGND N01997 IO_STM STIMULUS=SHIFT_R
U_ENABLE         STIM(1,0) $G_DPWR $G_DGND N00323 IO_STM STIMULUS=ENABLE
U_S0         STIM(1,0) $G_DPWR $G_DGND N00356 IO_STM STIMULUS=S0
U_S1         STIM(1,0) $G_DPWR $G_DGND N00411 IO_STM STIMULUS=S1
U_SHIFT_L         STIM(1,0) $G_DPWR $G_DGND N02476 IO_STM STIMULUS=SHIFT_L
U_CLK         STIM(1,0) $G_DPWR $G_DGND N00641 IO_STM STIMULUS=CLK
U_CLR         STIM(1,0) $G_DPWR $G_DGND N00645 IO_STM STIMULUS=CLR
