Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 903d2bb6fe974033af3e908428fd799d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot task3_tb_behav xil_defaultlib.task3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [F:/ENTIRE_CA_Project/task3/task3.srcs/sources_1/new/Task3.v:130]
WARNING: [VRFC 10-5021] port 'PC_final' is not connected on this instance [F:/ENTIRE_CA_Project/task3/task3.srcs/sources_1/new/Task3.v:163]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IM_2
Compiling module xil_defaultlib.IF_ID_2
Compiling module xil_defaultlib.inst_parser
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_dat_gen
Compiling module xil_defaultlib.ID_EX_2
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.task_3
Compiling module xil_defaultlib.task3_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot task3_tb_behav
