// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\DDS\DDS.v
// Created: 2023-09-19 11:30:57
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// 
// -- -------------------------------------------------------------
// -- Rate and Clocking Details
// -- -------------------------------------------------------------
// Model base rate: 1
// Target subsystem base rate: 1
// 
// 
// Clock Enable  Sample Time
// -- -------------------------------------------------------------
// ce_out        1
// -- -------------------------------------------------------------
// 
// 
// Output Signal                 Clock Enable  Sample Time
// -- -------------------------------------------------------------
// Out1                          ce_out        1
// Out2                          ce_out        1
// -- -------------------------------------------------------------
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: DDS
// Source Path: DDS
// Hierarchy Level: 0
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module DDS
          (clk,
           reset,
           clk_enable,
           In1,
           ce_out,
           Out1,
           Out2);


  input   clk;
  input   reset;
  input   clk_enable;
  input   [15:0] In1;  // uint16
  output  ce_out;
  output  signed [15:0] Out1;  // sfix16_En14
  output  Out2;


  wire Constant_out1;
  wire signed [15:0] NCO_out1;  // sfix16_En14
  wire NCO_out2;


  assign Constant_out1 = 1'b1;



  NCO u_NCO (.clk(clk),
             .reset(reset),
             .enb(clk_enable),
             .inc(In1),  // uint16
             .validIn(Constant_out1),
             .sine(NCO_out1),  // sfix16_En14
             .validOut(NCO_out2)
             );

  assign Out1 = NCO_out1;

  assign Out2 = NCO_out2;

  assign ce_out = clk_enable;

endmodule  // DDS

