## Makefile of the SFL-Verilog Simulation Environment
## 24-Apr yiida

FILE=top
MAIN=main

CC=sfl2vl
IVL=iverilog
VVP=vvp

all:	$(FILE).v

$(FILE).v: $(FILE).sfl
	$(CC) top.sfl  -O


