Analysis & Synthesis report for CPU_6bit
Sat Jun 22 16:20:44 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Inverted Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jun 22 16:20:44 2019        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; CPU_6bit                                     ;
; Top-level Entity Name              ; CPU_6bit                                     ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 242                                          ;
;     Total combinational functions  ; 221                                          ;
;     Dedicated logic registers      ; 76                                           ;
; Total registers                    ; 76                                           ;
; Total pins                         ; 72                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C35F672C6       ;                    ;
; Top-level entity name                                        ; CPU_6bit           ; CPU_6bit           ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                 ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------+
; ALU.vhd                          ; yes             ; User VHDL File                     ; D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/ALU.vhd      ;
; bcd7seg.vhd                      ; yes             ; User VHDL File                     ; D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/bcd7seg.vhd  ;
; DR.vhd                           ; yes             ; User VHDL File                     ; D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/DR.vhd       ;
; GR0_3.vhd                        ; yes             ; User VHDL File                     ; D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd    ;
; IR.vhd                           ; yes             ; User VHDL File                     ; D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/IR.vhd       ;
; ov7seg.vhd                       ; yes             ; User VHDL File                     ; D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/ov7seg.vhd   ;
; PSW.vhd                          ; yes             ; User VHDL File                     ; D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/PSW.vhd      ;
; timing.vhd                       ; yes             ; User VHDL File                     ; D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd   ;
; CPU_6bit.bdf                     ; yes             ; User Block Diagram/Schematic File  ; D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimated Total logic elements              ; 242                ;
;                                             ;                    ;
; Total combinational functions               ; 221                ;
; Logic element usage by number of LUT inputs ;                    ;
;     -- 4 input functions                    ; 149                ;
;     -- 3 input functions                    ; 45                 ;
;     -- <=2 input functions                  ; 27                 ;
;                                             ;                    ;
; Logic elements by mode                      ;                    ;
;     -- normal mode                          ; 209                ;
;     -- arithmetic mode                      ; 12                 ;
;                                             ;                    ;
; Total registers                             ; 76                 ;
;     -- Dedicated logic registers            ; 76                 ;
;     -- I/O registers                        ; 0                  ;
;                                             ;                    ;
; I/O pins                                    ; 72                 ;
; Maximum fan-out node                        ; timing:inst|Equal3 ;
; Maximum fan-out                             ; 82                 ;
; Total fan-out                               ; 1056               ;
; Average fan-out                             ; 2.86               ;
+---------------------------------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name      ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------+--------------+
; |CPU_6bit                  ; 221 (0)           ; 76 (0)       ; 0           ; 0            ; 0       ; 0         ; 72   ; 0            ; |CPU_6bit                ; work         ;
;    |ALU:inst9|             ; 40 (40)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_6bit|ALU:inst9      ; work         ;
;    |DR:inst5|              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_6bit|DR:inst5       ; work         ;
;    |GR0_3:inst10|          ; 128 (128)         ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_6bit|GR0_3:inst10   ; work         ;
;    |IR:inst11|             ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_6bit|IR:inst11      ; work         ;
;    |PSW:inst8|             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_6bit|PSW:inst8      ; work         ;
;    |bcd7seg:inst17|        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_6bit|bcd7seg:inst17 ; work         ;
;    |bcd7seg:inst18|        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_6bit|bcd7seg:inst18 ; work         ;
;    |bcd7seg:inst19|        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_6bit|bcd7seg:inst19 ; work         ;
;    |ov7seg:inst16|         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_6bit|ov7seg:inst16  ; work         ;
;    |timing:inst|           ; 25 (25)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_6bit|timing:inst    ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 76    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 24    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 74    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; timing:inst|countsec[2]                ; 8       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |CPU_6bit|GR0_3:inst10|QA[3]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |CPU_6bit|timing:inst|countemp[4] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CPU_6bit|ALU:inst9|Yout[5]       ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |CPU_6bit|ALU:inst9|Yout[0]       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |CPU_6bit|timing:inst|countsec[1] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CPU_6bit|GR0_3:inst10|R1[4]      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CPU_6bit|GR0_3:inst10|R2[4]      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CPU_6bit|GR0_3:inst10|R3[0]      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CPU_6bit|GR0_3:inst10|R0[1]      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CPU_6bit|GR0_3:inst10|Mux54      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPU_6bit|ALU:inst9|Add2          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Jun 22 16:20:43 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_6bit -c CPU_6bit
Info: Found 2 design units, including 1 entities, in source file ALU.vhd
    Info: Found design unit 1: ALU-Structure
    Info: Found entity 1: ALU
Info: Found 2 design units, including 1 entities, in source file bcd7seg.vhd
    Info: Found design unit 1: bcd7seg-behavioral
    Info: Found entity 1: bcd7seg
Info: Found 2 design units, including 1 entities, in source file comparator.vhd
    Info: Found design unit 1: comparator-SYN
    Info: Found entity 1: comparator
Info: Found 2 design units, including 1 entities, in source file DR.vhd
    Info: Found design unit 1: DR-SYN
    Info: Found entity 1: DR
Info: Found 2 design units, including 1 entities, in source file GR0_3.vhd
    Info: Found design unit 1: GR0_3-SYN
    Info: Found entity 1: GR0_3
Info: Found 2 design units, including 1 entities, in source file IIC.vhd
    Info: Found design unit 1: IIC-SYN
    Info: Found entity 1: IIC
Info: Found 2 design units, including 1 entities, in source file IR.vhd
    Info: Found design unit 1: IR-SYN
    Info: Found entity 1: IR
Info: Found 2 design units, including 1 entities, in source file ov7seg.vhd
    Info: Found design unit 1: ov7seg-behavioral
    Info: Found entity 1: ov7seg
Info: Found 2 design units, including 1 entities, in source file PC.vhd
    Info: Found design unit 1: PC-SYN
    Info: Found entity 1: PC
Info: Found 2 design units, including 1 entities, in source file PM.vhd
    Info: Found design unit 1: PM-SYN
    Info: Found entity 1: PM
Info: Found 2 design units, including 1 entities, in source file PSW.vhd
    Info: Found design unit 1: PSW-SYN
    Info: Found entity 1: PSW
Info: Found 2 design units, including 1 entities, in source file timing.vhd
    Info: Found design unit 1: timing-behavioral
    Info: Found entity 1: timing
Info: Found 1 design units, including 1 entities, in source file CPU_6bit.bdf
    Info: Found entity 1: CPU_6bit
Info: Elaborating entity "CPU_6bit" for the top level hierarchy
Info: Elaborating entity "bcd7seg" for hierarchy "bcd7seg:inst17"
Info: Elaborating entity "DR" for hierarchy "DR:inst5"
Info: Elaborating entity "timing" for hierarchy "timing:inst"
Info: Elaborating entity "ALU" for hierarchy "ALU:inst9"
Info: Elaborating entity "GR0_3" for hierarchy "GR0_3:inst10"
Info: Elaborating entity "IR" for hierarchy "IR:inst11"
Info: Elaborating entity "ov7seg" for hierarchy "ov7seg:inst16"
Info: Elaborating entity "PSW" for hierarchy "PSW:inst8"
Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "GR0_3:inst10|R1[3]" is converted into an equivalent circuit using register "GR0_3:inst10|R1[3]~_emulated" and latch "GR0_3:inst10|R1[3]~latch"
    Warning (13310): Register "GR0_3:inst10|R2[3]" is converted into an equivalent circuit using register "GR0_3:inst10|R2[3]~_emulated" and latch "GR0_3:inst10|R2[3]~latch"
    Warning (13310): Register "GR0_3:inst10|R0[3]" is converted into an equivalent circuit using register "GR0_3:inst10|R0[3]~_emulated" and latch "GR0_3:inst10|R0[3]~latch"
    Warning (13310): Register "GR0_3:inst10|R3[3]" is converted into an equivalent circuit using register "GR0_3:inst10|R3[3]~_emulated" and latch "GR0_3:inst10|R3[3]~latch"
    Warning (13310): Register "GR0_3:inst10|R1[2]" is converted into an equivalent circuit using register "GR0_3:inst10|R1[2]~_emulated" and latch "GR0_3:inst10|R1[2]~latch"
    Warning (13310): Register "GR0_3:inst10|R2[2]" is converted into an equivalent circuit using register "GR0_3:inst10|R2[2]~_emulated" and latch "GR0_3:inst10|R2[2]~latch"
    Warning (13310): Register "GR0_3:inst10|R0[2]" is converted into an equivalent circuit using register "GR0_3:inst10|R0[2]~_emulated" and latch "GR0_3:inst10|R0[2]~latch"
    Warning (13310): Register "GR0_3:inst10|R3[2]" is converted into an equivalent circuit using register "GR0_3:inst10|R3[2]~_emulated" and latch "GR0_3:inst10|R3[2]~latch"
    Warning (13310): Register "GR0_3:inst10|R2[1]" is converted into an equivalent circuit using register "GR0_3:inst10|R2[1]~_emulated" and latch "GR0_3:inst10|R2[1]~latch"
    Warning (13310): Register "GR0_3:inst10|R1[1]" is converted into an equivalent circuit using register "GR0_3:inst10|R1[1]~_emulated" and latch "GR0_3:inst10|R1[1]~latch"
    Warning (13310): Register "GR0_3:inst10|R0[1]" is converted into an equivalent circuit using register "GR0_3:inst10|R0[1]~_emulated" and latch "GR0_3:inst10|R0[1]~latch"
    Warning (13310): Register "GR0_3:inst10|R3[1]" is converted into an equivalent circuit using register "GR0_3:inst10|R3[1]~_emulated" and latch "GR0_3:inst10|R3[1]~latch"
    Warning (13310): Register "GR0_3:inst10|R1[0]" is converted into an equivalent circuit using register "GR0_3:inst10|R1[0]~_emulated" and latch "GR0_3:inst10|R1[0]~latch"
    Warning (13310): Register "GR0_3:inst10|R2[0]" is converted into an equivalent circuit using register "GR0_3:inst10|R2[0]~_emulated" and latch "GR0_3:inst10|R2[0]~latch"
    Warning (13310): Register "GR0_3:inst10|R0[0]" is converted into an equivalent circuit using register "GR0_3:inst10|R0[0]~_emulated" and latch "GR0_3:inst10|R0[0]~latch"
    Warning (13310): Register "GR0_3:inst10|R3[0]" is converted into an equivalent circuit using register "GR0_3:inst10|R3[0]~_emulated" and latch "GR0_3:inst10|R3[0]~latch"
    Warning (13310): Register "GR0_3:inst10|R1[5]" is converted into an equivalent circuit using register "GR0_3:inst10|R1[5]~_emulated" and latch "GR0_3:inst10|R1[5]~latch"
    Warning (13310): Register "GR0_3:inst10|R2[5]" is converted into an equivalent circuit using register "GR0_3:inst10|R2[5]~_emulated" and latch "GR0_3:inst10|R2[5]~latch"
    Warning (13310): Register "GR0_3:inst10|R0[5]" is converted into an equivalent circuit using register "GR0_3:inst10|R0[5]~_emulated" and latch "GR0_3:inst10|R0[5]~latch"
    Warning (13310): Register "GR0_3:inst10|R3[5]" is converted into an equivalent circuit using register "GR0_3:inst10|R3[5]~_emulated" and latch "GR0_3:inst10|R3[5]~latch"
    Warning (13310): Register "GR0_3:inst10|R2[4]" is converted into an equivalent circuit using register "GR0_3:inst10|R2[4]~_emulated" and latch "GR0_3:inst10|R2[4]~latch"
    Warning (13310): Register "GR0_3:inst10|R1[4]" is converted into an equivalent circuit using register "GR0_3:inst10|R1[4]~_emulated" and latch "GR0_3:inst10|R1[4]~latch"
    Warning (13310): Register "GR0_3:inst10|R0[4]" is converted into an equivalent circuit using register "GR0_3:inst10|R0[4]~_emulated" and latch "GR0_3:inst10|R0[4]~latch"
    Warning (13310): Register "GR0_3:inst10|R3[4]" is converted into an equivalent circuit using register "GR0_3:inst10|R3[4]~_emulated" and latch "GR0_3:inst10|R3[4]~latch"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
Warning: Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[1]"
Info: Implemented 320 device resources after synthesis - the final resource count might be different
    Info: Implemented 23 input pins
    Info: Implemented 49 output pins
    Info: Implemented 248 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 273 megabytes
    Info: Processing ended: Sat Jun 22 16:20:44 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


