#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2015.09
# platform  : Linux 2.6.32-696.18.7.el6.x86_64
# version   : 2015.09 FCS 64 bits
# build date: 2015.09.29 22:07:32 PDT
#----------------------------------------
# started Mon Apr 09 01:46:24 CDT 2018
# hostname  : luigi
# pid       : 13014
# arguments : '-label' 'session_0' '-console' 'luigi:33767' '-style' 'windows' '-proj' '/home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2015 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/ecelrc/students/gsivaraman/.config/jasper/jaspergold.conf".
% include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[-- (VERI-1482)] Analyzing Verilog file or.v
[-- (VERI-1482)] Analyzing Verilog file and.v
[-- (VERI-1482)] Analyzing Verilog file not.v
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file /misc/linuxws/packages/cadence_2016/jasper_2015.09/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[WARN (VDB-1000)] alu1.v(67): net ld_override is constantly driven from multiple places
[WARN (VDB-1001)] alu1.v(71): another driver from here
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% 
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 96 of 210 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.011s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.03 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.04 s]
0.Hp: Proof Simplification Iteration 9	[0.04 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.05 s]
0.Hp: Proof Simplification Iteration 12	[0.05 s]
0.Hp: Proof Simplification Iteration 13	[0.06 s]
0.Hp: Proof Simplification Iteration 14	[0.06 s]
0.Hp: Proof Simplification Iteration 15	[0.07 s]
0.Hp: Proof Simplification Iteration 16	[0.07 s]
0.Hp: Proof Simplification Iteration 17	[0.07 s]
0.Hp: Proof Simplification Iteration 18	[0.08 s]
0.Hp: Proof Simplification Iteration 19	[0.08 s]
0.Hp: Proof Simplification Iteration 20	[0.09 s]
0.Hp: Proof Simplification Iteration 21	[0.09 s]
0.Hp: Proof Simplification Iteration 22	[0.10 s]
0.Hp: Proof Simplification Iteration 23	[0.10 s]
0.Hp: Proof Simplification Iteration 24	[0.10 s]
0.Hp: Proof Simplification Iteration 25	[0.11 s]
0.Hp: Proof Simplification Iteration 26	[0.11 s]
0.Hp: Proof Simplification Iteration 27	[0.12 s]
0.Hp: Proof Simplification Iteration 28	[0.12 s]
0.Hp: Proof Simplification Iteration 29	[0.13 s]
0.Hp: Proof Simplification Iteration 30	[0.13 s]
0.Hp: Proof Simplification Iteration 31	[0.14 s]
0.Hp: Proof Simplification Iteration 32	[0.14 s]
0.Hp: Proof Simplification Iteration 33	[0.14 s]
Proof Simplification completed in 0.16 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 13941@luigi(local) jg_13014_luigi_1
0.N: Proofgrid shell started at 13956@luigi(local) jg_13014_luigi_1
0.Hp: Proofgrid shell started at 13907@luigi(local) jg_13014_luigi_1
0.B: Proofgrid shell started at 13973@luigi(local) jg_13014_luigi_1
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" in 0.04 s.
0.Ht: Trace Attempt  2	[0.03 s]
0.Hp: Trace Attempt  1	[0.03 s]
0.B: Trace Attempt  2	[0.04 s]
0.B: A trace with 2 cycles was found. [0.07 s]
0.B: A trace with 2 cycles was found. [0.07 s]
INFO (IPF055): 0.B: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu_res1_chk" in 0.07 s.
INFO (IPF055): 0.B: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_cmps_flags_chk" in 0.07 s by the incidental trace "alu1_top.u_alu1_props.assert_alu_res1_chk".
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 0.08 s.
0.Hp: Trace Attempt  2	[0.08 s]
0.N: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu1_flags_chk" in 0.01 s.
0.N: All properties determined. [0.09 s]
Initiating shutdown of proof (@ 0.09 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.09 s]
0.N: Exited with Success (@ 0.09 s)
0.Ht: Exited with Success (@ 0.09 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.09 s]
0.Hp: Exited with Success (@ 0.09 s)
0.B: All properties determined. [0.09 s]
0.B: Exited with Success (@ 0.09 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 1 (11.1111%)
	       - marked_proven: 0 (0%)
	       - cex          : 8 (88.8889%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 7 -window {}; visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.05 s]
0.Hp: Proof Simplification Iteration 18	[0.05 s]
0.Hp: Proof Simplification Iteration 19	[0.05 s]
0.Hp: Proof Simplification Iteration 20	[0.06 s]
0.Hp: Proof Simplification Iteration 21	[0.06 s]
0.Hp: Proof Simplification Iteration 22	[0.06 s]
0.Hp: Proof Simplification Iteration 23	[0.06 s]
0.Hp: Proof Simplification Iteration 24	[0.07 s]
0.Hp: Proof Simplification Iteration 25	[0.07 s]
0.Hp: Proof Simplification Iteration 26	[0.07 s]
0.Hp: Proof Simplification Iteration 27	[0.08 s]
0.Hp: Proof Simplification Iteration 28	[0.08 s]
0.Hp: Proof Simplification Iteration 29	[0.08 s]
0.Hp: Proof Simplification Iteration 30	[0.08 s]
0.Hp: Proof Simplification Iteration 31	[0.09 s]
0.Hp: Proof Simplification Iteration 32	[0.09 s]
0.Hp: Proof Simplification Iteration 33	[0.09 s]
0.Hp: Proof Simplification Iteration 34	[0.10 s]
Proof Simplification completed in 0.11 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 14029@luigi(local) jg_13014_luigi_2
0.N: Proofgrid shell started at 14039@luigi(local) jg_13014_luigi_2
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 14019@luigi(local) jg_13014_luigi_2
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 14048@luigi(local) jg_13014_luigi_2
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.Ht: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  5	[0.03 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  5	[0.03 s]
0.B: Trace Attempt  2	[0.04 s]
0.N: Trace Attempt  3	[0.06 s]
0.N: Trace Attempt  4	[0.06 s]
0.N: Trace Attempt  5	[0.06 s]
0.B: Trace Attempt  3	[0.07 s]
0.Hp: Trace Attempt  1	[0.10 s]
0.Hp: Trace Attempt  2	[0.10 s]
0.Hp: Trace Attempt  3	[0.10 s]
0.Hp: Trace Attempt  4	[0.10 s]
0.B: Trace Attempt  4	[0.10 s]
0.Hp: Trace Attempt  5	[0.11 s]
0.N: Trace Attempt  7	[0.08 s]
0.N: A trace with 7 cycles was found. [0.12 s]
0.N: All properties determined. [0.12 s]
Initiating shutdown of proof (@ 0.13 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt  7	[0.02 s]
0.Ht: All properties determined. [0.13 s]
0.N: Exited with Success (@ 0.13 s)
0.Ht: Exited with Success (@ 0.13 s)
0.Hp: Interrupted (multi)
0.Hp: Trace Attempt  7	[0.11 s]
0.Hp: All properties determined. [0.14 s]
0.B: All properties determined. [0.14 s]
0.Hp: Exited with Success (@ 0.14 s)
0.B: Exited with Success (@ 0.14 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(93): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(93): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(656): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(656): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(698): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(698): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[WARN (VDB-1000)] alu1.v(67): net ld_override is constantly driven from multiple places
[WARN (VDB-1001)] alu1.v(71): another driver from here
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 96 of 210 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.008s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.02 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.03 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.04 s]
0.Hp: Proof Simplification Iteration 9	[0.04 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.05 s]
0.Hp: Proof Simplification Iteration 12	[0.05 s]
0.Hp: Proof Simplification Iteration 13	[0.06 s]
0.Hp: Proof Simplification Iteration 14	[0.06 s]
0.Hp: Proof Simplification Iteration 15	[0.07 s]
0.Hp: Proof Simplification Iteration 16	[0.07 s]
0.Hp: Proof Simplification Iteration 17	[0.08 s]
0.Hp: Proof Simplification Iteration 18	[0.08 s]
0.Hp: Proof Simplification Iteration 19	[0.09 s]
0.Hp: Proof Simplification Iteration 20	[0.09 s]
0.Hp: Proof Simplification Iteration 21	[0.09 s]
0.Hp: Proof Simplification Iteration 22	[0.10 s]
0.Hp: Proof Simplification Iteration 23	[0.10 s]
0.Hp: Proof Simplification Iteration 24	[0.11 s]
0.Hp: Proof Simplification Iteration 25	[0.11 s]
0.Hp: Proof Simplification Iteration 26	[0.12 s]
0.Hp: Proof Simplification Iteration 27	[0.12 s]
0.Hp: Proof Simplification Iteration 28	[0.12 s]
0.Hp: Proof Simplification Iteration 29	[0.13 s]
0.Hp: Proof Simplification Iteration 30	[0.13 s]
0.Hp: Proof Simplification Iteration 31	[0.14 s]
0.Hp: Proof Simplification Iteration 32	[0.14 s]
0.Hp: Proof Simplification Iteration 33	[0.15 s]
Proof Simplification completed in 0.16 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 41620@luigi(local) jg_13014_luigi_3
0.N: Proofgrid shell started at 41639@luigi(local) jg_13014_luigi_3
0.Hp: Proofgrid shell started at 41604@luigi(local) jg_13014_luigi_3
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 41652@luigi(local) jg_13014_luigi_3
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" in 0.04 s.
0.Ht: Trace Attempt  2	[0.03 s]
0.Hp: Trace Attempt  1	[0.03 s]
0.B: Trace Attempt  2	[0.04 s]
0.B: Trace Attempt  3	[0.23 s]
0.Ht: A trace with 2 cycles was found. [0.39 s]
0.Ht: A trace with 2 cycles was found. [0.39 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu1_flags_chk" in 0.40 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_cmps_flags_chk" in 0.40 s by the incidental trace "alu1_top.u_alu1_props.assert_alu1_flags_chk".
0.Ht: Trace Attempt  3	[0.40 s]
0.Hp: A proof was found: No trace exists. [0.43 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu_res1_chk" was proven in 0.42 s.
0.Hp: A proof was found: No trace exists. [0.43 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 0.42 s.
0.Hp: All properties determined. [0.43 s]
Initiating shutdown of proof (@ 0.43 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.43 s]
0.Ht: Exited with Success (@ 0.43 s)
0.B: Trace Attempt  4	[0.42 s]
0.Hp: Exited with Success (@ 0.43 s)
0.N: All properties determined. [0.43 s]
0.N: Exited with Success (@ 0.43 s)
0.B: All properties determined. [0.46 s]
0.B: Exited with Success (@ 0.47 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 2 (22.2222%)
	       - marked_proven: 0 (0%)
	       - cex          : 7 (77.7778%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 7 -window {}; visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
ERROR (EVS053): No trace satisfying these configurations exists for any max_length.
[<embedded>] % visualize -new_window; visualize -min_length 6 -window {}; visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu1_flags_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_alu1_flags_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.002s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.01 s]
Proof Simplification completed in 0.02 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 47948@luigi(local) jg_13014_luigi_4
0.N: Proofgrid shell started at 47957@luigi(local) jg_13014_luigi_4
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 47937@luigi(local) jg_13014_luigi_4
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Proofgrid shell started at 47992@luigi(local) jg_13014_luigi_4
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  1	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  2	[0.02 s]
0.B: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  6	[0.02 s]
0.N: A trace with 6 cycles was found. [0.04 s]
0.N: All properties determined. [0.04 s]
Initiating shutdown of proof (@ 0.04 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt  6	[0.01 s]
0.Ht: All properties determined. [0.04 s]
0.N: Exited with Success (@ 0.04 s)
0.Ht: Exited with Success (@ 0.04 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.05 s]
0.Hp: Exited with Success (@ 0.05 s)
0.B: All properties determined. [0.06 s]
0.B: Exited with Success (@ 0.06 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(95): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(93): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(656): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(656): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(698): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(698): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[WARN (VDB-1000)] alu1.v(67): net ld_override is constantly driven from multiple places
[WARN (VDB-1001)] alu1.v(71): another driver from here
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (IVS027): Removed Visualize window "visualize:1".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 96 of 210 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.007s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.04 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.04 s]
0.Hp: Proof Simplification Iteration 12	[0.05 s]
0.Hp: Proof Simplification Iteration 13	[0.06 s]
0.Hp: Proof Simplification Iteration 14	[0.06 s]
0.Hp: Proof Simplification Iteration 15	[0.07 s]
0.Hp: Proof Simplification Iteration 16	[0.07 s]
0.Hp: Proof Simplification Iteration 17	[0.07 s]
0.Hp: Proof Simplification Iteration 18	[0.08 s]
0.Hp: Proof Simplification Iteration 19	[0.08 s]
0.Hp: Proof Simplification Iteration 20	[0.09 s]
0.Hp: Proof Simplification Iteration 21	[0.09 s]
0.Hp: Proof Simplification Iteration 22	[0.10 s]
0.Hp: Proof Simplification Iteration 23	[0.10 s]
0.Hp: Proof Simplification Iteration 24	[0.10 s]
0.Hp: Proof Simplification Iteration 25	[0.11 s]
0.Hp: Proof Simplification Iteration 26	[0.11 s]
0.Hp: Proof Simplification Iteration 27	[0.12 s]
0.Hp: Proof Simplification Iteration 28	[0.12 s]
0.Hp: Proof Simplification Iteration 29	[0.13 s]
0.Hp: Proof Simplification Iteration 30	[0.13 s]
0.Hp: Proof Simplification Iteration 31	[0.14 s]
0.Hp: Proof Simplification Iteration 32	[0.14 s]
0.Hp: Proof Simplification Iteration 33	[0.14 s]
Proof Simplification completed in 0.16 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 1631@luigi(local) jg_13014_luigi_5
0.N: Proofgrid shell started at 1643@luigi(local) jg_13014_luigi_5
0.Hp: Proofgrid shell started at 1619@luigi(local) jg_13014_luigi_5
0.B: Proofgrid shell started at 1662@luigi(local) jg_13014_luigi_5
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.02 s]
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" in 0.03 s.
0.Hp: Trace Attempt  1	[0.03 s]
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" in 0.04 s.
0.Ht: Trace Attempt  2	[0.03 s]
0.B: Trace Attempt  2	[0.04 s]
0.B: Trace Attempt  3	[0.22 s]
0.B: Trace Attempt  4	[0.41 s]
0.Ht: A trace with 2 cycles was found. [0.42 s]
0.Ht: A trace with 2 cycles was found. [0.42 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu1_flags_chk" in 0.42 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_cmps_flags_chk" in 0.42 s by the incidental trace "alu1_top.u_alu1_props.assert_alu1_flags_chk".
0.Ht: Trace Attempt  3	[0.43 s]
0.Hp: A proof was found: No trace exists. [0.49 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu_res1_chk" was proven in 0.48 s.
0.Hp: A proof was found: No trace exists. [0.49 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 0.48 s.
0.Hp: All properties determined. [0.49 s]
Initiating shutdown of proof (@ 0.49 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.49 s]
0.Ht: Exited with Success (@ 0.49 s)
0.Hp: Exited with Success (@ 0.49 s)
0.B: All properties determined. [0.49 s]
0.N: All properties determined. [0.49 s]
0.N: Exited with Success (@ 0.49 s)
0.B: Exited with Success (@ 0.49 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 2 (22.2222%)
	       - marked_proven: 0 (0%)
	       - cex          : 7 (77.7778%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 6 -window {}; visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu1_flags_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_alu1_flags_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
Proof Simplification completed in 0.03 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 2072@luigi(local) jg_13014_luigi_6
0.N: Proofgrid shell started at 2099@luigi(local) jg_13014_luigi_6
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 2046@luigi(local) jg_13014_luigi_6
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Proofgrid shell started at 2118@luigi(local) jg_13014_luigi_6
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  1	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  2	[0.03 s]
0.N: Trace Attempt  6	[0.03 s]
0.N: A trace with 6 cycles was found. [0.04 s]
0.N: All properties determined. [0.04 s]
Initiating shutdown of proof (@ 0.04 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt  6	[0.01 s]
0.Ht: All properties determined. [0.04 s]
0.N: Exited with Success (@ 0.04 s)
0.Hp: Interrupted (multi)
0.Ht: Exited with Success (@ 0.04 s)
0.Hp: All properties determined. [0.04 s]
0.Hp: Exited with Success (@ 0.04 s)
0.B: All properties determined. [0.04 s]
0.B: Exited with Success (@ 0.05 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(95): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(95): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(656): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(656): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(698): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(698): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[WARN (VDB-1000)] alu1.v(67): net ld_override is constantly driven from multiple places
[WARN (VDB-1001)] alu1.v(71): another driver from here
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 96 of 210 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.009s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.04 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.05 s]
0.Hp: Proof Simplification Iteration 12	[0.05 s]
0.Hp: Proof Simplification Iteration 13	[0.06 s]
0.Hp: Proof Simplification Iteration 14	[0.06 s]
0.Hp: Proof Simplification Iteration 15	[0.06 s]
0.Hp: Proof Simplification Iteration 16	[0.07 s]
0.Hp: Proof Simplification Iteration 17	[0.07 s]
0.Hp: Proof Simplification Iteration 18	[0.08 s]
0.Hp: Proof Simplification Iteration 19	[0.08 s]
0.Hp: Proof Simplification Iteration 20	[0.09 s]
0.Hp: Proof Simplification Iteration 21	[0.09 s]
0.Hp: Proof Simplification Iteration 22	[0.10 s]
0.Hp: Proof Simplification Iteration 23	[0.10 s]
0.Hp: Proof Simplification Iteration 24	[0.11 s]
0.Hp: Proof Simplification Iteration 25	[0.11 s]
0.Hp: Proof Simplification Iteration 26	[0.12 s]
0.Hp: Proof Simplification Iteration 27	[0.12 s]
0.Hp: Proof Simplification Iteration 28	[0.12 s]
0.Hp: Proof Simplification Iteration 29	[0.13 s]
0.Hp: Proof Simplification Iteration 30	[0.13 s]
0.Hp: Proof Simplification Iteration 31	[0.14 s]
0.Hp: Proof Simplification Iteration 32	[0.14 s]
0.Hp: Proof Simplification Iteration 33	[0.15 s]
Proof Simplification completed in 0.16 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 74754@luigi(local) jg_13014_luigi_7
0.N: Proofgrid shell started at 74770@luigi(local) jg_13014_luigi_7
0.Hp: Proofgrid shell started at 74745@luigi(local) jg_13014_luigi_7
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 74805@luigi(local) jg_13014_luigi_7
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: A trace with 1 cycles was found. [0.02 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" in 0.03 s.
0.Ht: Trace Attempt  2	[0.03 s]
0.Hp: Trace Attempt  1	[0.03 s]
0.B: Trace Attempt  2	[0.04 s]
0.B: Trace Attempt  3	[0.24 s]
0.Ht: A trace with 2 cycles was found. [0.45 s]
0.Ht: A trace with 2 cycles was found. [0.45 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu1_flags_chk" in 0.45 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_cmps_flags_chk" in 0.45 s by the incidental trace "alu1_top.u_alu1_props.assert_alu1_flags_chk".
0.B: Trace Attempt  4	[0.45 s]
0.Ht: Trace Attempt  3	[0.45 s]
0.N: Trace Attempt  1	[0.54 s]
0.N: Trace Attempt  2	[0.54 s]
0.Hp: A proof was found: No trace exists. [0.60 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu_res1_chk" was proven in 0.60 s.
0.Hp: A proof was found: No trace exists. [0.60 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 0.60 s.
0.Hp: All properties determined. [0.60 s]
Initiating shutdown of proof (@ 0.60 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.60 s]
0.Hp: Exited with Success (@ 0.61 s)
0.Ht: Exited with Success (@ 0.61 s)
0.N: All properties determined. [0.61 s]
0.N: Exited with Success (@ 0.61 s)
0.B: All properties determined. [0.61 s]
0.B: Exited with Success (@ 0.61 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 2 (22.2222%)
	       - marked_proven: 0 (0%)
	       - cex          : 7 (77.7778%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 6 -window {}; visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu1_flags_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_alu1_flags_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
Proof Simplification completed in 0.03 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 75657@luigi(local) jg_13014_luigi_8
0.N: Proofgrid shell started at 75668@luigi(local) jg_13014_luigi_8
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 75642@luigi(local) jg_13014_luigi_8
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Proofgrid shell started at 75677@luigi(local) jg_13014_luigi_8
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  2	[0.02 s]
0.B: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  6	[0.03 s]
0.N: A trace with 6 cycles was found. [0.04 s]
0.N: All properties determined. [0.05 s]
Initiating shutdown of proof (@ 0.05 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt  6	[0.01 s]
0.Ht: All properties determined. [0.05 s]
0.N: Exited with Success (@ 0.05 s)
0.Ht: Exited with Success (@ 0.05 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.05 s]
0.Hp: Exited with Success (@ 0.05 s)
0.B: All properties determined. [0.06 s]
0.B: Exited with Success (@ 0.07 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(95): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(95): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(656): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(656): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(698): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(698): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[WARN (VDB-1000)] alu1.v(67): net ld_override is constantly driven from multiple places
[WARN (VDB-1001)] alu1.v(71): another driver from here
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 96 of 210 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.008s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.04 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.04 s]
0.Hp: Proof Simplification Iteration 12	[0.05 s]
0.Hp: Proof Simplification Iteration 13	[0.05 s]
0.Hp: Proof Simplification Iteration 14	[0.06 s]
0.Hp: Proof Simplification Iteration 15	[0.06 s]
0.Hp: Proof Simplification Iteration 16	[0.07 s]
0.Hp: Proof Simplification Iteration 17	[0.07 s]
0.Hp: Proof Simplification Iteration 18	[0.07 s]
0.Hp: Proof Simplification Iteration 19	[0.08 s]
0.Hp: Proof Simplification Iteration 20	[0.08 s]
0.Hp: Proof Simplification Iteration 21	[0.09 s]
0.Hp: Proof Simplification Iteration 22	[0.09 s]
0.Hp: Proof Simplification Iteration 23	[0.10 s]
0.Hp: Proof Simplification Iteration 24	[0.10 s]
0.Hp: Proof Simplification Iteration 25	[0.11 s]
0.Hp: Proof Simplification Iteration 26	[0.11 s]
0.Hp: Proof Simplification Iteration 27	[0.12 s]
0.Hp: Proof Simplification Iteration 28	[0.12 s]
0.Hp: Proof Simplification Iteration 29	[0.12 s]
0.Hp: Proof Simplification Iteration 30	[0.13 s]
0.Hp: Proof Simplification Iteration 31	[0.13 s]
0.Hp: Proof Simplification Iteration 32	[0.14 s]
0.Hp: Proof Simplification Iteration 33	[0.14 s]
Proof Simplification completed in 0.16 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 4053@luigi(local) jg_13014_luigi_9
0.N: Proofgrid shell started at 4062@luigi(local) jg_13014_luigi_9
0.Hp: Proofgrid shell started at 4043@luigi(local) jg_13014_luigi_9
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 4071@luigi(local) jg_13014_luigi_9
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.02 s]
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" in 0.03 s.
0.Ht: Trace Attempt  2	[0.03 s]
0.Hp: Trace Attempt  1	[0.03 s]
0.B: Trace Attempt  2	[0.04 s]
0.B: Trace Attempt  3	[0.22 s]
0.Ht: A trace with 2 cycles was found. [0.41 s]
0.Ht: A trace with 2 cycles was found. [0.41 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu1_flags_chk" in 0.41 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_cmps_flags_chk" in 0.41 s by the incidental trace "alu1_top.u_alu1_props.assert_alu1_flags_chk".
0.Ht: Trace Attempt  3	[0.41 s]
0.B: Trace Attempt  4	[0.42 s]
0.Hp: A proof was found: No trace exists. [0.44 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu_res1_chk" was proven in 0.44 s.
0.Hp: A proof was found: No trace exists. [0.44 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 0.44 s.
0.Ht: Interrupted (multi)
0.Hp: All properties determined. [0.44 s]
Initiating shutdown of proof (@ 0.44 s)
0.Ht: All properties determined. [0.44 s]
0.Ht: Exited with Success (@ 0.44 s)
0.Hp: Exited with Success (@ 0.44 s)
0.N: All properties determined. [0.44 s]
0.N: Exited with Success (@ 0.44 s)
0.B: All properties determined. [0.46 s]
0.B: Exited with Success (@ 0.46 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 2 (22.2222%)
	       - marked_proven: 0 (0%)
	       - cex          : 7 (77.7778%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 6 -window {}; visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu1_flags_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_alu1_flags_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
Proof Simplification completed in 0.03 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 5113@luigi(local) jg_13014_luigi_10
0.N: Proofgrid shell started at 5122@luigi(local) jg_13014_luigi_10
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 5104@luigi(local) jg_13014_luigi_10
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Proofgrid shell started at 5131@luigi(local) jg_13014_luigi_10
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  2	[0.03 s]
0.B: Trace Attempt  3	[0.05 s]
0.Hp: Trace Attempt  1	[0.06 s]
0.Hp: Trace Attempt  2	[0.06 s]
0.Hp: Trace Attempt  3	[0.06 s]
0.Ht: Trace Attempt  6	[0.01 s]
0.Ht: A trace with 6 cycles was found. [0.06 s]
0.Ht: All properties determined. [0.06 s]
Initiating shutdown of proof (@ 0.06 s)
0.Hp: Interrupted (multi)
0.Ht: Exited with Success (@ 0.06 s)
0.Hp: All properties determined. [0.06 s]
0.N: Trace Attempt  6	[0.03 s]
0.N: All properties determined. [0.07 s]
0.Hp: Exited with Success (@ 0.07 s)
0.N: Exited with Success (@ 0.07 s)
0.B: All properties determined. [0.07 s]
0.B: Exited with Success (@ 0.07 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(95): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(95): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(656): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(656): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(698): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(698): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[WARN (VDB-1000)] alu1.v(67): net ld_override is constantly driven from multiple places
[WARN (VDB-1001)] alu1.v(71): another driver from here
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 96 of 210 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.008s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.04 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.05 s]
0.Hp: Proof Simplification Iteration 12	[0.05 s]
0.Hp: Proof Simplification Iteration 13	[0.06 s]
0.Hp: Proof Simplification Iteration 14	[0.06 s]
0.Hp: Proof Simplification Iteration 15	[0.06 s]
0.Hp: Proof Simplification Iteration 16	[0.07 s]
0.Hp: Proof Simplification Iteration 17	[0.07 s]
0.Hp: Proof Simplification Iteration 18	[0.08 s]
0.Hp: Proof Simplification Iteration 19	[0.08 s]
0.Hp: Proof Simplification Iteration 20	[0.09 s]
0.Hp: Proof Simplification Iteration 21	[0.09 s]
0.Hp: Proof Simplification Iteration 22	[0.10 s]
0.Hp: Proof Simplification Iteration 23	[0.10 s]
0.Hp: Proof Simplification Iteration 24	[0.10 s]
0.Hp: Proof Simplification Iteration 25	[0.11 s]
0.Hp: Proof Simplification Iteration 26	[0.11 s]
0.Hp: Proof Simplification Iteration 27	[0.12 s]
0.Hp: Proof Simplification Iteration 28	[0.12 s]
0.Hp: Proof Simplification Iteration 29	[0.13 s]
0.Hp: Proof Simplification Iteration 30	[0.13 s]
0.Hp: Proof Simplification Iteration 31	[0.14 s]
0.Hp: Proof Simplification Iteration 32	[0.14 s]
0.Hp: Proof Simplification Iteration 33	[0.14 s]
Proof Simplification completed in 0.16 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 15103@luigi(local) jg_13014_luigi_11
0.N: Proofgrid shell started at 15113@luigi(local) jg_13014_luigi_11
0.Hp: Proofgrid shell started at 15093@luigi(local) jg_13014_luigi_11
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 15126@luigi(local) jg_13014_luigi_11
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" in 0.04 s.
0.Ht: Trace Attempt  2	[0.03 s]
0.Hp: Trace Attempt  1	[0.03 s]
0.B: Trace Attempt  2	[0.04 s]
0.B: Trace Attempt  3	[0.22 s]
0.Ht: A trace with 2 cycles was found. [0.38 s]
0.Ht: A trace with 2 cycles was found. [0.38 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu1_flags_chk" in 0.39 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_cmps_flags_chk" in 0.39 s by the incidental trace "alu1_top.u_alu1_props.assert_alu1_flags_chk".
0.Ht: Trace Attempt  3	[0.39 s]
0.B: Trace Attempt  4	[0.42 s]
0.N: Trace Attempt  1	[0.54 s]
0.N: Trace Attempt  2	[0.54 s]
0.B: Trace Attempt  5	[0.63 s]
0.Hp: A proof was found: No trace exists. [0.65 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu_res1_chk" was proven in 0.65 s.
0.Hp: A proof was found: No trace exists. [0.65 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 0.65 s.
0.Hp: All properties determined. [0.65 s]
Initiating shutdown of proof (@ 0.65 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.65 s]
0.Ht: Exited with Success (@ 0.66 s)
0.Hp: Exited with Success (@ 0.66 s)
0.N: All properties determined. [0.66 s]
0.N: Exited with Success (@ 0.66 s)
0.B: All properties determined. [0.67 s]
0.B: Exited with Success (@ 0.68 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 2 (22.2222%)
	       - marked_proven: 0 (0%)
	       - cex          : 7 (77.7778%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 6 -window {}; visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu1_flags_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_alu1_flags_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.002s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
Proof Simplification completed in 0.02 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 15931@luigi(local) jg_13014_luigi_12
0.N: Proofgrid shell started at 15943@luigi(local) jg_13014_luigi_12
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 15915@luigi(local) jg_13014_luigi_12
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 15952@luigi(local) jg_13014_luigi_12
0.B: Cluster is entering permanent allocation mode.
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  1	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  2	[0.03 s]
0.B: Trace Attempt  3	[0.05 s]
0.Hp: Trace Attempt  1	[0.07 s]
0.Hp: Trace Attempt  2	[0.07 s]
0.Hp: Trace Attempt  3	[0.07 s]
0.Hp: Trace Attempt  4	[0.08 s]
0.Hp: Trace Attempt  5	[0.08 s]
0.B: Trace Attempt  4	[0.08 s]
0.N: Trace Attempt  6	[0.03 s]
0.N: A trace with 6 cycles was found. [0.09 s]
0.N: All properties determined. [0.09 s]
Initiating shutdown of proof (@ 0.10 s)
0.Hp: Interrupted (multi)
0.Hp: Trace Attempt  6	[0.08 s]
0.Hp: All properties determined. [0.09 s]
0.Ht: Interrupted (multi)
0.N: Exited with Success (@ 0.10 s)
0.Ht: Trace Attempt  6	[0.01 s]
0.Ht: All properties determined. [0.10 s]
0.Hp: Exited with Success (@ 0.10 s)
0.Ht: Exited with Success (@ 0.10 s)
0.B: All properties determined. [0.10 s]
0.B: Exited with Success (@ 0.10 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(95): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(95): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(656): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(656): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(698): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(698): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[WARN (VDB-1000)] alu1.v(67): net ld_override is constantly driven from multiple places
[WARN (VDB-1001)] alu1.v(71): another driver from here
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 96 of 210 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.009s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.04 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.04 s]
0.Hp: Proof Simplification Iteration 12	[0.05 s]
0.Hp: Proof Simplification Iteration 13	[0.05 s]
0.Hp: Proof Simplification Iteration 14	[0.06 s]
0.Hp: Proof Simplification Iteration 15	[0.06 s]
0.Hp: Proof Simplification Iteration 16	[0.07 s]
0.Hp: Proof Simplification Iteration 17	[0.07 s]
0.Hp: Proof Simplification Iteration 18	[0.08 s]
0.Hp: Proof Simplification Iteration 19	[0.08 s]
0.Hp: Proof Simplification Iteration 20	[0.09 s]
0.Hp: Proof Simplification Iteration 21	[0.09 s]
0.Hp: Proof Simplification Iteration 22	[0.09 s]
0.Hp: Proof Simplification Iteration 23	[0.10 s]
0.Hp: Proof Simplification Iteration 24	[0.10 s]
0.Hp: Proof Simplification Iteration 25	[0.11 s]
0.Hp: Proof Simplification Iteration 26	[0.11 s]
0.Hp: Proof Simplification Iteration 27	[0.12 s]
0.Hp: Proof Simplification Iteration 28	[0.12 s]
0.Hp: Proof Simplification Iteration 29	[0.12 s]
0.Hp: Proof Simplification Iteration 30	[0.13 s]
0.Hp: Proof Simplification Iteration 31	[0.13 s]
0.Hp: Proof Simplification Iteration 32	[0.14 s]
0.Hp: Proof Simplification Iteration 33	[0.14 s]
Proof Simplification completed in 0.16 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 23274@luigi(local) jg_13014_luigi_13
0.N: Proofgrid shell started at 23284@luigi(local) jg_13014_luigi_13
0.Hp: Proofgrid shell started at 23264@luigi(local) jg_13014_luigi_13
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 23293@luigi(local) jg_13014_luigi_13
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" in 0.03 s.
0.Ht: Trace Attempt  2	[0.03 s]
0.Hp: Trace Attempt  1	[0.03 s]
0.B: Trace Attempt  2	[0.04 s]
0.B: Trace Attempt  3	[0.22 s]
0.Ht: A trace with 2 cycles was found. [0.40 s]
0.Ht: A trace with 2 cycles was found. [0.40 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu1_flags_chk" in 0.40 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_cmps_flags_chk" in 0.40 s by the incidental trace "alu1_top.u_alu1_props.assert_alu1_flags_chk".
0.Ht: Trace Attempt  3	[0.41 s]
0.B: Trace Attempt  4	[0.42 s]
0.N: Trace Attempt  1	[0.54 s]
0.N: Trace Attempt  2	[0.54 s]
0.B: Trace Attempt  5	[0.64 s]
0.Ht: Trace Attempt  4	[0.74 s]
0.N: Per property time limit expired (1.00 s) [1.00 s]
ProofGrid usable level: 2
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_df_val_ex_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Validation of fixpoint with 0 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 0.00 s.
0.N: Last scan. Per property time limit: 0s
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Trace Attempt  6	[0.88 s]
0.B: Per property time limit expired (1.00 s) [1.01 s]
0.B: Last scan. Per property time limit: 0s
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  2	[0.04 s]
0.Ht: Trace Attempt  5	[1.10 s]
0.B: Trace Attempt  3	[0.22 s]
0.Hp: A proof was found: No trace exists. [1.30 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu_res1_chk" was proven in 1.30 s.
0.Hp: All properties determined. [1.30 s]
Initiating shutdown of proof (@ 1.30 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [1.30 s]
0.Hp: Exited with Success (@ 1.30 s)
0.Ht: Exited with Success (@ 1.30 s)
0.N: All properties determined. [1.30 s]
0.B: All properties determined. [1.30 s]
0.N: Exited with Success (@ 1.31 s)
0.B: Exited with Success (@ 1.31 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 2 (22.2222%)
	       - marked_proven: 0 (0%)
	       - cex          : 7 (77.7778%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 6 -window {}; visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu1_flags_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_alu1_flags_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.002s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
Proof Simplification completed in 0.02 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 23331@luigi(local) jg_13014_luigi_14
0.N: Proofgrid shell started at 23340@luigi(local) jg_13014_luigi_14
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 23322@luigi(local) jg_13014_luigi_14
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 23349@luigi(local) jg_13014_luigi_14
0.B: Cluster is entering permanent allocation mode.
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  2	[0.02 s]
0.B: Trace Attempt  3	[0.04 s]
0.Hp: Trace Attempt  1	[0.06 s]
0.Hp: Trace Attempt  2	[0.06 s]
0.Hp: Trace Attempt  3	[0.06 s]
0.Hp: Trace Attempt  4	[0.06 s]
0.Hp: Trace Attempt  5	[0.06 s]
0.B: Trace Attempt  4	[0.06 s]
0.Ht: Trace Attempt  6	[0.01 s]
0.Ht: A trace with 6 cycles was found. [0.07 s]
0.Ht: All properties determined. [0.07 s]
Initiating shutdown of proof (@ 0.07 s)
0.Ht: Exited with Success (@ 0.08 s)
0.N: Trace Attempt  6	[0.03 s]
0.N: All properties determined. [0.08 s]
0.Hp: Interrupted (multi)
0.N: Exited with Success (@ 0.08 s)
0.Hp: Trace Attempt  6	[0.07 s]
0.Hp: All properties determined. [0.08 s]
0.Hp: Exited with Success (@ 0.08 s)
0.B: All properties determined. [0.08 s]
0.B: Exited with Success (@ 0.09 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(95): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(95): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(657): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(656): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(699): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(698): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[WARN (VDB-1000)] alu1.v(67): net ld_override is constantly driven from multiple places
[WARN (VDB-1001)] alu1.v(71): another driver from here
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
background
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 96 of 210 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.007s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.04 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.05 s]
0.Hp: Proof Simplification Iteration 12	[0.05 s]
0.Hp: Proof Simplification Iteration 13	[0.06 s]
0.Hp: Proof Simplification Iteration 14	[0.06 s]
0.Hp: Proof Simplification Iteration 15	[0.07 s]
0.Hp: Proof Simplification Iteration 16	[0.07 s]
0.Hp: Proof Simplification Iteration 17	[0.07 s]
0.Hp: Proof Simplification Iteration 18	[0.08 s]
0.Hp: Proof Simplification Iteration 19	[0.08 s]
0.Hp: Proof Simplification Iteration 20	[0.09 s]
0.Hp: Proof Simplification Iteration 21	[0.09 s]
0.Hp: Proof Simplification Iteration 22	[0.10 s]
0.Hp: Proof Simplification Iteration 23	[0.10 s]
0.Hp: Proof Simplification Iteration 24	[0.11 s]
0.Hp: Proof Simplification Iteration 25	[0.11 s]
0.Hp: Proof Simplification Iteration 26	[0.11 s]
0.Hp: Proof Simplification Iteration 27	[0.12 s]
0.Hp: Proof Simplification Iteration 28	[0.12 s]
0.Hp: Proof Simplification Iteration 29	[0.13 s]
0.Hp: Proof Simplification Iteration 30	[0.13 s]
0.Hp: Proof Simplification Iteration 31	[0.14 s]
0.Hp: Proof Simplification Iteration 32	[0.14 s]
0.Hp: Proof Simplification Iteration 33	[0.14 s]
Proof Simplification completed in 0.16 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 33383@luigi(local) jg_13014_luigi_15
0.N: Proofgrid shell started at 33392@luigi(local) jg_13014_luigi_15
0.Hp: Proofgrid shell started at 33374@luigi(local) jg_13014_luigi_15
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 33401@luigi(local) jg_13014_luigi_15
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: A trace with 1 cycles was found. [0.02 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" in 0.03 s.
0.Ht: Trace Attempt  2	[0.03 s]
0.Hp: Trace Attempt  1	[0.03 s]
0.B: Trace Attempt  2	[0.04 s]
0.B: Trace Attempt  3	[0.21 s]
0.Ht: A trace with 2 cycles was found. [0.40 s]
0.Ht: A trace with 2 cycles was found. [0.40 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu1_flags_chk" in 0.41 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_cmps_flags_chk" in 0.41 s by the incidental trace "alu1_top.u_alu1_props.assert_alu1_flags_chk".
0.B: Trace Attempt  4	[0.41 s]
0.Ht: Trace Attempt  3	[0.42 s]
0.N: Trace Attempt  1	[0.55 s]
0.N: Trace Attempt  2	[0.55 s]
0.B: Trace Attempt  5	[0.62 s]
0.Ht: Trace Attempt  4	[0.74 s]
0.Hp: A proof was found: No trace exists. [0.75 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu_res1_chk" was proven in 0.74 s.
0.Hp: A proof was found: No trace exists. [0.75 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 0.74 s.
0.Hp: All properties determined. [0.75 s]
Initiating shutdown of proof (@ 0.75 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.75 s]
0.Hp: Exited with Success (@ 0.75 s)
0.Ht: Exited with Success (@ 0.75 s)
0.N: All properties determined. [0.75 s]
0.N: Exited with Success (@ 0.75 s)
0.B: All properties determined. [0.75 s]
0.B: Exited with Success (@ 0.76 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 2 (22.2222%)
	       - marked_proven: 0 (0%)
	       - cex          : 7 (77.7778%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 8 -window {}; visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu1_flags_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_alu1_flags_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
Proof Simplification completed in 0.03 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 33875@luigi(local) jg_13014_luigi_16
0.N: Proofgrid shell started at 33884@luigi(local) jg_13014_luigi_16
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 33866@luigi(local) jg_13014_luigi_16
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 33895@luigi(local) jg_13014_luigi_16
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.02 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  2	[0.02 s]
0.N: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  5	[0.03 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  3	[0.05 s]
0.N: Trace Attempt  5	[0.05 s]
0.B: Trace Attempt  4	[0.06 s]
0.N: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  5	[0.07 s]
0.Hp: Trace Attempt  1	[0.08 s]
0.Hp: Trace Attempt  2	[0.08 s]
0.Hp: Trace Attempt  3	[0.08 s]
0.B: Trace Attempt  5	[0.08 s]
0.Hp: Trace Attempt  4	[0.08 s]
0.Hp: Trace Attempt  5	[0.08 s]
0.N: Trace Attempt  8	[0.09 s]
0.N: A trace with 8 cycles was found. [0.12 s]
0.N: All properties determined. [0.12 s]
Initiating shutdown of proof (@ 0.12 s)
0.Ht: Interrupted (multi)
0.Hp: Interrupted (multi)
0.Ht: Trace Attempt  8	[0.02 s]
0.Ht: All properties determined. [0.12 s]
0.Hp: Trace Attempt  8	[0.09 s]
0.Hp: All properties determined. [0.12 s]
0.N: Exited with Success (@ 0.12 s)
0.Ht: Exited with Success (@ 0.12 s)
0.Hp: Exited with Success (@ 0.12 s)
0.B: Trace Attempt  7	[0.12 s]
0.B: All properties determined. [0.13 s]
0.B: Exited with Success (@ 0.14 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(95): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(95): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(657): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(657): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(699): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(699): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[WARN (VDB-1000)] alu1.v(67): net ld_override is constantly driven from multiple places
[WARN (VDB-1001)] alu1.v(71): another driver from here
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 96 of 210 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.008s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.04 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.05 s]
0.Hp: Proof Simplification Iteration 12	[0.05 s]
0.Hp: Proof Simplification Iteration 13	[0.05 s]
0.Hp: Proof Simplification Iteration 14	[0.06 s]
0.Hp: Proof Simplification Iteration 15	[0.06 s]
0.Hp: Proof Simplification Iteration 16	[0.07 s]
0.Hp: Proof Simplification Iteration 17	[0.07 s]
0.Hp: Proof Simplification Iteration 18	[0.08 s]
0.Hp: Proof Simplification Iteration 19	[0.08 s]
0.Hp: Proof Simplification Iteration 20	[0.09 s]
0.Hp: Proof Simplification Iteration 21	[0.09 s]
0.Hp: Proof Simplification Iteration 22	[0.10 s]
0.Hp: Proof Simplification Iteration 23	[0.10 s]
0.Hp: Proof Simplification Iteration 24	[0.10 s]
0.Hp: Proof Simplification Iteration 25	[0.11 s]
0.Hp: Proof Simplification Iteration 26	[0.11 s]
0.Hp: Proof Simplification Iteration 27	[0.12 s]
0.Hp: Proof Simplification Iteration 28	[0.12 s]
0.Hp: Proof Simplification Iteration 29	[0.13 s]
0.Hp: Proof Simplification Iteration 30	[0.13 s]
0.Hp: Proof Simplification Iteration 31	[0.14 s]
0.Hp: Proof Simplification Iteration 32	[0.14 s]
0.Hp: Proof Simplification Iteration 33	[0.14 s]
Proof Simplification completed in 0.16 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 36415@luigi(local) jg_13014_luigi_17
0.N: Proofgrid shell started at 36427@luigi(local) jg_13014_luigi_17
0.Hp: Proofgrid shell started at 36402@luigi(local) jg_13014_luigi_17
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 36436@luigi(local) jg_13014_luigi_17
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.02 s]
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" in 0.04 s.
0.Ht: Trace Attempt  2	[0.03 s]
0.Hp: Trace Attempt  1	[0.03 s]
0.B: Trace Attempt  2	[0.04 s]
0.B: Trace Attempt  3	[0.23 s]
0.B: Trace Attempt  4	[0.43 s]
0.N: Trace Attempt  1	[0.56 s]
0.N: Trace Attempt  2	[0.56 s]
0.B: Trace Attempt  5	[0.65 s]
0.Hp: A proof was found: No trace exists. [0.68 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu_res1_chk" was proven in 0.68 s.
0.Hp: A proof was found: No trace exists. [0.68 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 0.68 s.
0.Hp: Trace Attempt  2	[0.68 s]
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.B: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  2	[0.02 s]
0.N: A trace with 2 cycles was found. [0.04 s]
0.N: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu1_flags_chk" in 0.05 s.
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_cmps_flags_chk" in 0.05 s by the incidental trace "alu1_top.u_alu1_props.assert_alu1_flags_chk".
0.N: All properties determined. [0.72 s]
Initiating shutdown of proof (@ 0.72 s)
0.Hp: Interrupted (multi)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.72 s]
0.Hp: All properties determined. [0.72 s]
0.N: Exited with Success (@ 0.73 s)
0.Ht: Exited with Success (@ 0.73 s)
0.Hp: Exited with Success (@ 0.73 s)
0.B: All properties determined. [0.73 s]
0.B: Exited with Success (@ 0.74 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 2 (22.2222%)
	       - marked_proven: 0 (0%)
	       - cex          : 7 (77.7778%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 8 -window {}; visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu1_flags_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_alu1_flags_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.01 s]
Proof Simplification completed in 0.02 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 37148@luigi(local) jg_13014_luigi_18
0.N: Proofgrid shell started at 37157@luigi(local) jg_13014_luigi_18
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 37139@luigi(local) jg_13014_luigi_18
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 37168@luigi(local) jg_13014_luigi_18
0.B: Cluster is entering permanent allocation mode.
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.02 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  5	[0.03 s]
0.B: Trace Attempt  2	[0.03 s]
0.N: Trace Attempt  5	[0.03 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Trace Attempt  3	[0.05 s]
0.N: Trace Attempt  3	[0.06 s]
0.N: Trace Attempt  5	[0.06 s]
0.B: Trace Attempt  4	[0.07 s]
0.N: Trace Attempt  3	[0.08 s]
0.N: Trace Attempt  5	[0.08 s]
0.Hp: Trace Attempt  1	[0.09 s]
0.Hp: Trace Attempt  2	[0.09 s]
0.Hp: Trace Attempt  3	[0.09 s]
0.B: Trace Attempt  5	[0.09 s]
0.Hp: Trace Attempt  4	[0.09 s]
0.Hp: Trace Attempt  5	[0.09 s]
0.Ht: Trace Attempt  8	[0.02 s]
0.Ht: A trace with 8 cycles was found. [0.29 s]
0.Ht: All properties determined. [0.29 s]
Initiating shutdown of proof (@ 0.29 s)
0.Ht: Exited with Success (@ 0.30 s)
0.Hp: Interrupted (multi)
0.Hp: Trace Attempt  8	[0.10 s]
0.Hp: All properties determined. [0.30 s]
0.N: Trace Attempt  8	[0.10 s]
0.N: All properties determined. [0.30 s]
0.Hp: Exited with Success (@ 0.30 s)
0.N: Exited with Success (@ 0.30 s)
0.B: Trace Attempt  8	[0.15 s]
0.B: All properties determined. [0.30 s]
0.B: Exited with Success (@ 0.30 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(95): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(95): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(657): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(657): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(699): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(699): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[WARN (VDB-1000)] alu1.v(67): net ld_override is constantly driven from multiple places
[WARN (VDB-1001)] alu1.v(71): another driver from here
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 96 of 210 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.007s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.04 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.04 s]
0.Hp: Proof Simplification Iteration 12	[0.05 s]
0.Hp: Proof Simplification Iteration 13	[0.05 s]
0.Hp: Proof Simplification Iteration 14	[0.06 s]
0.Hp: Proof Simplification Iteration 15	[0.06 s]
0.Hp: Proof Simplification Iteration 16	[0.07 s]
0.Hp: Proof Simplification Iteration 17	[0.07 s]
0.Hp: Proof Simplification Iteration 18	[0.07 s]
0.Hp: Proof Simplification Iteration 19	[0.08 s]
0.Hp: Proof Simplification Iteration 20	[0.08 s]
0.Hp: Proof Simplification Iteration 21	[0.09 s]
0.Hp: Proof Simplification Iteration 22	[0.09 s]
0.Hp: Proof Simplification Iteration 23	[0.10 s]
0.Hp: Proof Simplification Iteration 24	[0.10 s]
0.Hp: Proof Simplification Iteration 25	[0.10 s]
0.Hp: Proof Simplification Iteration 26	[0.11 s]
0.Hp: Proof Simplification Iteration 27	[0.11 s]
0.Hp: Proof Simplification Iteration 28	[0.12 s]
0.Hp: Proof Simplification Iteration 29	[0.12 s]
0.Hp: Proof Simplification Iteration 30	[0.13 s]
0.Hp: Proof Simplification Iteration 31	[0.13 s]
0.Hp: Proof Simplification Iteration 32	[0.14 s]
0.Hp: Proof Simplification Iteration 33	[0.14 s]
Proof Simplification completed in 0.16 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 47088@luigi(local) jg_13014_luigi_19
0.N: Proofgrid shell started at 47097@luigi(local) jg_13014_luigi_19
0.Hp: Proofgrid shell started at 47079@luigi(local) jg_13014_luigi_19
0.B: Proofgrid shell started at 47108@luigi(local) jg_13014_luigi_19
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" in 0.03 s.
0.Ht: Trace Attempt  2	[0.03 s]
0.Hp: Trace Attempt  1	[0.03 s]
0.B: Trace Attempt  2	[0.04 s]
0.B: Trace Attempt  3	[0.22 s]
0.B: Trace Attempt  4	[0.42 s]
0.N: Trace Attempt  1	[0.53 s]
0.N: Trace Attempt  2	[0.53 s]
0.B: Trace Attempt  5	[0.63 s]
0.N: Per property time limit expired (1.00 s) [1.00 s]
ProofGrid usable level: 4
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  6	[0.85 s]
0.B: Per property time limit expired (1.00 s) [1.01 s]
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  2	[0.02 s]
0.Ht: A trace with 2 cycles was found. [1.05 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_cmps_flags_chk" in 1.05 s.
0.Ht: Trace Attempt  3	[1.06 s]
0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu_res1_chk" was proven in 1.23 s.
0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu1_flags_chk" was proven in 1.23 s.
0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 1.23 s.
0.Hp: All properties determined. [1.23 s]
Initiating shutdown of proof (@ 1.23 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [1.23 s]
0.N: All properties determined. [1.23 s]
0.B: All properties determined. [1.23 s]
0.Ht: Exited with Success (@ 1.23 s)
0.Hp: Exited with Success (@ 1.23 s)
0.N: Exited with Success (@ 1.23 s)
0.B: Exited with Success (@ 1.23 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 3 (33.3333%)
	       - marked_proven: 0 (0%)
	       - cex          : 6 (66.6667%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 7 -window {}; visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_cmps_flags_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_cmps_flags_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.001s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
0.Hp: Proof Simplification Iteration 5	[0.00 s]
0.Hp: Proof Simplification Iteration 6	[0.00 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.01 s]
Proof Simplification completed in 0.01 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Hp: Proofgrid shell started at 47923@luigi(local) jg_13014_luigi_20
0.Ht: Proofgrid shell started at 47924@luigi(local) jg_13014_luigi_20
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.N: Proofgrid shell started at 47925@luigi(local) jg_13014_luigi_20
0.N: Cluster is entering permanent allocation mode.
0.Ht: Trace Attempt  5	[0.01 s]
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.B: Proofgrid shell started at 47933@luigi(local) jg_13014_luigi_20
0.B: Cluster is entering permanent allocation mode.
0.N: Trace Attempt  5	[0.01 s]
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.B: Trace Attempt  1	[0.00 s]
0.Hp: Trace Attempt  1	[0.02 s]
0.Hp: Trace Attempt  2	[0.02 s]
0.N: Trace Attempt  3	[0.01 s]
0.Hp: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.Hp: Trace Attempt  4	[0.02 s]
0.B: Trace Attempt  2	[0.01 s]
0.Hp: Trace Attempt  5	[0.02 s]
0.Ht: Trace Attempt  7	[0.01 s]
0.Ht: A trace with 7 cycles was found. [0.03 s]
0.Ht: All properties determined. [0.03 s]
Initiating shutdown of proof (@ 0.03 s)
0.Ht: Exited with Success (@ 0.03 s)
0.Hp: Interrupted (multi)
0.N: Trace Attempt  7	[0.02 s]
0.N: All properties determined. [0.02 s]
0.Hp: Trace Attempt  7	[0.02 s]
0.Hp: All properties determined. [0.03 s]
0.N: Exited with Success (@ 0.03 s)
0.Hp: Exited with Success (@ 0.03 s)
0.B: All properties determined. [0.01 s]
0.B: Exited with Success (@ 0.03 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(95): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(95): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(224): syntax error near :
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(264): syntax error near :
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(303): syntax error near :
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(343): syntax error near :
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(381): syntax error near :
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(420): syntax error near :
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(461): syntax error near :
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(501): syntax error near :
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(548): syntax error near :
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(588): syntax error near :
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(649): syntax error near endcase
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(666): syntax error near endmodule
[WARN (VERI-1770)] bind_wrapper_alu1.sv(672): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(673): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(674): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(675): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(676): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(677): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(678): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(679): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(680): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(681): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(682): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(683): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(684): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(685): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(686): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(687): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(688): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(689): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(690): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(691): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(692): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(693): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(694): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(695): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(696): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(697): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(698): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(699): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(700): empty item in case item list violates IEEE 1364 syntax
[WARN (VERI-1770)] bind_wrapper_alu1.sv(701): empty item in case item list violates IEEE 1364 syntax
Summary of errors detected:
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(224): syntax error near :
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(264): syntax error near :
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(303): syntax error near :
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(343): syntax error near :
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(381): syntax error near :
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(420): syntax error near :
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(461): syntax error near :
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(501): syntax error near :
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(548): syntax error near :
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(588): syntax error near :
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(649): syntax error near endcase
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(666): syntax error near endmodule
ERROR at line 9 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 12 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(95): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(95): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(666): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(657): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(708): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(699): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[WARN (VDB-1000)] alu1.v(67): net ld_override is constantly driven from multiple places
[WARN (VDB-1001)] alu1.v(71): another driver from here
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 96 of 210 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.009s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.04 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.05 s]
0.Hp: Proof Simplification Iteration 12	[0.05 s]
0.Hp: Proof Simplification Iteration 13	[0.06 s]
0.Hp: Proof Simplification Iteration 14	[0.06 s]
0.Hp: Proof Simplification Iteration 15	[0.07 s]
0.Hp: Proof Simplification Iteration 16	[0.07 s]
0.Hp: Proof Simplification Iteration 17	[0.07 s]
0.Hp: Proof Simplification Iteration 18	[0.08 s]
0.Hp: Proof Simplification Iteration 19	[0.08 s]
0.Hp: Proof Simplification Iteration 20	[0.09 s]
0.Hp: Proof Simplification Iteration 21	[0.09 s]
0.Hp: Proof Simplification Iteration 22	[0.10 s]
0.Hp: Proof Simplification Iteration 23	[0.10 s]
0.Hp: Proof Simplification Iteration 24	[0.11 s]
0.Hp: Proof Simplification Iteration 25	[0.11 s]
0.Hp: Proof Simplification Iteration 26	[0.12 s]
0.Hp: Proof Simplification Iteration 27	[0.12 s]
0.Hp: Proof Simplification Iteration 28	[0.12 s]
0.Hp: Proof Simplification Iteration 29	[0.13 s]
0.Hp: Proof Simplification Iteration 30	[0.13 s]
0.Hp: Proof Simplification Iteration 31	[0.14 s]
0.Hp: Proof Simplification Iteration 32	[0.14 s]
0.Hp: Proof Simplification Iteration 33	[0.15 s]
Proof Simplification completed in 0.16 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 19345@luigi(local) jg_13014_luigi_21
0.N: Proofgrid shell started at 19354@luigi(local) jg_13014_luigi_21
0.Hp: Proofgrid shell started at 19336@luigi(local) jg_13014_luigi_21
0.B: Proofgrid shell started at 19364@luigi(local) jg_13014_luigi_21
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.02 s]
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" in 0.02 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" in 0.03 s.
0.Ht: Trace Attempt  2	[0.03 s]
0.Hp: Trace Attempt  1	[0.03 s]
0.B: Trace Attempt  2	[0.04 s]
0.B: Trace Attempt  3	[0.23 s]
0.B: Trace Attempt  4	[0.43 s]
0.N: Trace Attempt  1	[0.55 s]
0.N: Trace Attempt  2	[0.56 s]
0.B: Trace Attempt  5	[0.64 s]
0.N: Per property time limit expired (1.00 s) [1.00 s]
ProofGrid usable level: 4
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  6	[0.87 s]
0.B: Per property time limit expired (1.00 s) [1.01 s]
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  2	[0.02 s]
0.Ht: Trace Attempt  3	[1.06 s]
0.Hp: A proof was found: No trace exists. [1.24 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu_res1_chk" was proven in 1.24 s.
0.Hp: A proof was found: No trace exists. [1.24 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu1_flags_chk" was proven in 1.24 s.
0.Hp: A proof was found: No trace exists. [1.24 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_cmps_flags_chk" was proven in 1.24 s.
0.Hp: A proof was found: No trace exists. [1.24 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 1.24 s.
0.Hp: All properties determined. [1.24 s]
Initiating shutdown of proof (@ 1.24 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [1.24 s]
0.Hp: Exited with Success (@ 1.24 s)
0.Ht: Exited with Success (@ 1.24 s)
0.B: All properties determined. [1.24 s]
0.B: Exited with Success (@ 1.25 s)
0.N: All properties determined. [1.25 s]
0.N: Exited with Success (@ 1.25 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 4 (44.4444%)
	       - marked_proven: 0 (0%)
	       - cex          : 5 (55.5556%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 8 -window {}; visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_ld_flag_cf_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_ld_flag_cf_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
Proof Simplification completed in 0.00 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Hp: Proofgrid shell started at 20462@luigi(local) jg_13014_luigi_22
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Trace Attempt  1	[0.00 s]
0.Hp: Trace Attempt  2	[0.00 s]
0.Hp: Trace Attempt  3	[0.00 s]
0.Hp: Trace Attempt  4	[0.00 s]
0.Hp: Trace Attempt  5	[0.00 s]
0.Hp: Trace Attempt  8	[0.00 s]
0.Hp: A trace with 8 cycles was found. [0.00 s]
0.Hp: All properties determined. [0.00 s]
Initiating shutdown of proof (@ 0.01 s)
0.Hp: Exited with Success (@ 0.01 s)
0.Ht: Proofgrid shell started at 20463@luigi(local) jg_13014_luigi_22
0.Ht: Stopping job (no undetermined properties)
0.Ht: Interrupted. [0.00 s]
0.Ht: Exited with Success (@ 0.01 s)
0.N: Proofgrid shell started at 20466@luigi(local) jg_13014_luigi_22
0.N: Stopping job (no undetermined properties)
0.N: Interrupted. [0.00 s]
0.N: Exited with Success (@ 0.01 s)
0.B: Proofgrid shell started at 20477@luigi(local) jg_13014_luigi_22
0.B: Stopping job (no undetermined properties)
0.B: Interrupted. [0.00 s]
0.B: Exited with Success (@ 0.03 s)
All pending notifications were processed.
Statistics [for ld_flag_CF]
# Flops:     1 (1) (0 property flop bits)
# Latches:   0 (0)
# Gates:     13 (26)
# PI bits:   10
# Stopats:   0
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(95): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(95): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(673): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(666): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(715): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(708): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(53): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(53): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(53): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(53): replacing existing cell sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[WARN (VDB-1000)] alu1.v(67): net ld_override is constantly driven from multiple places
[WARN (VDB-1001)] alu1.v(71): another driver from here
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 102 of 210 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.01s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.02 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.03 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.04 s]
0.Hp: Proof Simplification Iteration 9	[0.04 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.05 s]
0.Hp: Proof Simplification Iteration 12	[0.06 s]
0.Hp: Proof Simplification Iteration 13	[0.06 s]
0.Hp: Proof Simplification Iteration 14	[0.07 s]
0.Hp: Proof Simplification Iteration 15	[0.07 s]
0.Hp: Proof Simplification Iteration 16	[0.07 s]
0.Hp: Proof Simplification Iteration 17	[0.08 s]
0.Hp: Proof Simplification Iteration 18	[0.08 s]
0.Hp: Proof Simplification Iteration 19	[0.09 s]
0.Hp: Proof Simplification Iteration 20	[0.09 s]
0.Hp: Proof Simplification Iteration 21	[0.10 s]
0.Hp: Proof Simplification Iteration 22	[0.10 s]
0.Hp: Proof Simplification Iteration 23	[0.11 s]
0.Hp: Proof Simplification Iteration 24	[0.11 s]
0.Hp: Proof Simplification Iteration 25	[0.12 s]
0.Hp: Proof Simplification Iteration 26	[0.12 s]
0.Hp: Proof Simplification Iteration 27	[0.13 s]
0.Hp: Proof Simplification Iteration 28	[0.13 s]
0.Hp: Proof Simplification Iteration 29	[0.14 s]
0.Hp: Proof Simplification Iteration 30	[0.14 s]
0.Hp: Proof Simplification Iteration 31	[0.15 s]
0.Hp: Proof Simplification Iteration 32	[0.15 s]
0.Hp: Proof Simplification Iteration 33	[0.16 s]
Proof Simplification completed in 0.17 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 71346@luigi(local) jg_13014_luigi_23
0.N: Proofgrid shell started at 71356@luigi(local) jg_13014_luigi_23
0.Hp: Proofgrid shell started at 71337@luigi(local) jg_13014_luigi_23
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 71365@luigi(local) jg_13014_luigi_23
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.02 s]
0.Ht: Trace Attempt  2	[0.02 s]
0.B: Trace Attempt  2	[0.04 s]
0.B: Trace Attempt  3	[0.22 s]
0.B: Trace Attempt  4	[0.41 s]
0.N: Trace Attempt  1	[0.53 s]
0.N: Trace Attempt  2	[0.54 s]
0.B: Trace Attempt  5	[0.61 s]
0.N: Per property time limit expired (1.00 s) [1.00 s]
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  6	[0.84 s]
0.B: Per property time limit expired (1.00 s) [1.01 s]
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  2	[0.02 s]
0.Ht: Trace Attempt  3	[1.12 s]
0.Hp: A proof was found: No trace exists. [1.20 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu_res1_chk" was proven in 1.20 s.
0.Hp: A proof was found: No trace exists. [1.20 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu1_flags_chk" was proven in 1.20 s.
0.Hp: A proof was found: No trace exists. [1.20 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_cmps_flags_chk" was proven in 1.20 s.
0.Hp: A proof was found: No trace exists. [1.20 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 1.20 s.
0.Hp: A proof was found: No trace exists. [1.20 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" was proven in 1.20 s.
0.Hp: A proof was found: No trace exists. [1.20 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" was proven in 1.20 s.
0.Hp: A proof was found: No trace exists. [1.20 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" was proven in 1.20 s.
0.Hp: A proof was found: No trace exists. [1.20 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" was proven in 1.20 s.
0.Hp: A proof was found: No trace exists. [1.20 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" was proven in 1.20 s.
0.Hp: All properties determined. [1.20 s]
Initiating shutdown of proof (@ 1.20 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [1.20 s]
0.N: All properties determined. [1.20 s]
0.B: All properties determined. [1.20 s]
0.Hp: Exited with Success (@ 1.20 s)
0.Ht: Exited with Success (@ 1.20 s)
0.N: Exited with Success (@ 1.20 s)
0.B: Exited with Success (@ 1.21 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 9 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu2.v alu2_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu2.v
[-- (VERI-1482)] Analyzing Verilog file alu2_top.v
[ERROR (VERI-1162)] alu2_top.v(43): port connections cannot be mixed ordered and named
[ERROR (VERI-1128)] alu2_top.v(53): alu_res1 is not declared
[ERROR (VERI-1128)] alu2_top.v(53): w_alu_res1 is not declared
[ERROR (VERI-1072)] alu2_top.v(57): module alu2_top ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1162)] alu2_top.v(43): port connections cannot be mixed ordered and named
	[ERROR (VERI-1128)] alu2_top.v(53): alu_res1 is not declared
	[ERROR (VERI-1128)] alu2_top.v(53): w_alu_res1 is not declared
	[ERROR (VERI-1072)] alu2_top.v(57): module alu2_top ignored due to previous errors
ERROR at line 5 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu2.v alu2_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu2.v
[WARN (VERI-1206)] alu2.v(54): overwriting previous definition of module alu2
[INFO (VERI-2142)] alu2.v(54): previous definition of module alu2 is here
[-- (VERI-1482)] Analyzing Verilog file alu2_top.v
[ERROR (VERI-1128)] alu2_top.v(53): alu_res1 is not declared
[ERROR (VERI-1128)] alu2_top.v(53): w_alu_res1 is not declared
[ERROR (VERI-1072)] alu2_top.v(57): module alu2_top ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] alu2_top.v(53): alu_res1 is not declared
	[ERROR (VERI-1128)] alu2_top.v(53): w_alu_res1 is not declared
	[ERROR (VERI-1072)] alu2_top.v(57): module alu2_top ignored due to previous errors
ERROR at line 5 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu2.v alu2_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu2.v
[WARN (VERI-1206)] alu2.v(54): overwriting previous definition of module alu2
[INFO (VERI-2142)] alu2.v(54): previous definition of module alu2 is here
[-- (VERI-1482)] Analyzing Verilog file alu2_top.v
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(95): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(95): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu2.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu2.sv
[ERROR (VERI-1128)] bind_wrapper_alu2.sv(31): r_alu_res2 is not declared
[ERROR (VERI-1128)] bind_wrapper_alu2.sv(37): r_alu_res2 is not declared
[ERROR (VERI-1128)] bind_wrapper_alu2.sv(41): r_alu_res2 is not declared
[ERROR (VERI-1100)] bind_wrapper_alu2.sv(45): procedural assignment to a non-register alu_res2 is not permitted
[WARN (VERI-1214)] bind_wrapper_alu2.sv(45): assignment to input alu_res2
[ERROR (VERI-1100)] bind_wrapper_alu2.sv(51): procedural assignment to a non-register alu_res2 is not permitted
[WARN (VERI-1214)] bind_wrapper_alu2.sv(51): assignment to input alu_res2
[ERROR (VERI-1100)] bind_wrapper_alu2.sv(55): procedural assignment to a non-register alu_res2 is not permitted
[WARN (VERI-1214)] bind_wrapper_alu2.sv(55): assignment to input alu_res2
[ERROR (VERI-1100)] bind_wrapper_alu2.sv(60): procedural assignment to a non-register alu_res2 is not permitted
[WARN (VERI-1214)] bind_wrapper_alu2.sv(60): assignment to input alu_res2
[ERROR (VERI-1100)] bind_wrapper_alu2.sv(64): procedural assignment to a non-register alu_res2 is not permitted
[WARN (VERI-1214)] bind_wrapper_alu2.sv(64): assignment to input alu_res2
[ERROR (VERI-1100)] bind_wrapper_alu2.sv(68): procedural assignment to a non-register alu_res2 is not permitted
[WARN (VERI-1214)] bind_wrapper_alu2.sv(68): assignment to input alu_res2
[ERROR (VERI-1128)] bind_wrapper_alu2.sv(74): r_alu_res2 is not declared
[ERROR (VERI-1128)] bind_wrapper_alu2.sv(77): alu1_op is not declared
[ERROR (VERI-1128)] bind_wrapper_alu2.sv(78): alu1_op is not declared
[ERROR (VERI-1072)] bind_wrapper_alu2.sv(80): module alu2_props ignored due to previous errors
[ERROR (VERI-1072)] bind_wrapper_alu2.sv(100): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] bind_wrapper_alu2.sv(31): r_alu_res2 is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu2.sv(37): r_alu_res2 is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu2.sv(41): r_alu_res2 is not declared
	[ERROR (VERI-1100)] bind_wrapper_alu2.sv(45): procedural assignment to a non-register alu_res2 is not permitted
	[ERROR (VERI-1100)] bind_wrapper_alu2.sv(51): procedural assignment to a non-register alu_res2 is not permitted
	[ERROR (VERI-1100)] bind_wrapper_alu2.sv(55): procedural assignment to a non-register alu_res2 is not permitted
	[ERROR (VERI-1100)] bind_wrapper_alu2.sv(60): procedural assignment to a non-register alu_res2 is not permitted
	[ERROR (VERI-1100)] bind_wrapper_alu2.sv(64): procedural assignment to a non-register alu_res2 is not permitted
	[ERROR (VERI-1100)] bind_wrapper_alu2.sv(68): procedural assignment to a non-register alu_res2 is not permitted
	[ERROR (VERI-1128)] bind_wrapper_alu2.sv(74): r_alu_res2 is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu2.sv(77): alu1_op is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu2.sv(78): alu1_op is not declared
	[ERROR (VERI-1072)] bind_wrapper_alu2.sv(80): module alu2_props ignored due to previous errors
	[ERROR (VERI-1072)] bind_wrapper_alu2.sv(100): module Wrapper ignored due to previous errors
ERROR at line 9 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 14 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu2.v alu2_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu2.v
[WARN (VERI-1206)] alu2.v(54): overwriting previous definition of module alu2
[INFO (VERI-2142)] alu2.v(54): previous definition of module alu2 is here
[-- (VERI-1482)] Analyzing Verilog file alu2_top.v
[WARN (VERI-1206)] alu2_top.v(57): overwriting previous definition of module alu2_top
[INFO (VERI-2142)] alu2_top.v(57): previous definition of module alu2_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(95): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(95): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu2.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu2.sv
[ERROR (VERI-1100)] bind_wrapper_alu2.sv(45): procedural assignment to a non-register alu_res2 is not permitted
[WARN (VERI-1214)] bind_wrapper_alu2.sv(45): assignment to input alu_res2
[ERROR (VERI-1100)] bind_wrapper_alu2.sv(51): procedural assignment to a non-register alu_res2 is not permitted
[WARN (VERI-1214)] bind_wrapper_alu2.sv(51): assignment to input alu_res2
[ERROR (VERI-1100)] bind_wrapper_alu2.sv(55): procedural assignment to a non-register alu_res2 is not permitted
[WARN (VERI-1214)] bind_wrapper_alu2.sv(55): assignment to input alu_res2
[ERROR (VERI-1100)] bind_wrapper_alu2.sv(60): procedural assignment to a non-register alu_res2 is not permitted
[WARN (VERI-1214)] bind_wrapper_alu2.sv(60): assignment to input alu_res2
[ERROR (VERI-1100)] bind_wrapper_alu2.sv(64): procedural assignment to a non-register alu_res2 is not permitted
[WARN (VERI-1214)] bind_wrapper_alu2.sv(64): assignment to input alu_res2
[ERROR (VERI-1100)] bind_wrapper_alu2.sv(68): procedural assignment to a non-register alu_res2 is not permitted
[WARN (VERI-1214)] bind_wrapper_alu2.sv(68): assignment to input alu_res2
[ERROR (VERI-1128)] bind_wrapper_alu2.sv(77): alu1_op is not declared
[ERROR (VERI-1128)] bind_wrapper_alu2.sv(78): alu1_op is not declared
[ERROR (VERI-1072)] bind_wrapper_alu2.sv(80): module alu2_props ignored due to previous errors
[ERROR (VERI-1072)] bind_wrapper_alu2.sv(100): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1100)] bind_wrapper_alu2.sv(45): procedural assignment to a non-register alu_res2 is not permitted
	[ERROR (VERI-1100)] bind_wrapper_alu2.sv(51): procedural assignment to a non-register alu_res2 is not permitted
	[ERROR (VERI-1100)] bind_wrapper_alu2.sv(55): procedural assignment to a non-register alu_res2 is not permitted
	[ERROR (VERI-1100)] bind_wrapper_alu2.sv(60): procedural assignment to a non-register alu_res2 is not permitted
	[ERROR (VERI-1100)] bind_wrapper_alu2.sv(64): procedural assignment to a non-register alu_res2 is not permitted
	[ERROR (VERI-1100)] bind_wrapper_alu2.sv(68): procedural assignment to a non-register alu_res2 is not permitted
	[ERROR (VERI-1128)] bind_wrapper_alu2.sv(77): alu1_op is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu2.sv(78): alu1_op is not declared
	[ERROR (VERI-1072)] bind_wrapper_alu2.sv(80): module alu2_props ignored due to previous errors
	[ERROR (VERI-1072)] bind_wrapper_alu2.sv(100): module Wrapper ignored due to previous errors
ERROR at line 9 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 10 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu2.v alu2_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu2.v
[WARN (VERI-1206)] alu2.v(54): overwriting previous definition of module alu2
[INFO (VERI-2142)] alu2.v(54): previous definition of module alu2 is here
[-- (VERI-1482)] Analyzing Verilog file alu2_top.v
[WARN (VERI-1206)] alu2_top.v(57): overwriting previous definition of module alu2_top
[INFO (VERI-2142)] alu2_top.v(57): previous definition of module alu2_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(95): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(95): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu2.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu2.sv
[ERROR (VERI-1128)] bind_wrapper_alu2.sv(77): alu1_op is not declared
[ERROR (VERI-1128)] bind_wrapper_alu2.sv(78): alu1_op is not declared
[ERROR (VERI-1072)] bind_wrapper_alu2.sv(80): module alu2_props ignored due to previous errors
[ERROR (VERI-1072)] bind_wrapper_alu2.sv(100): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] bind_wrapper_alu2.sv(77): alu1_op is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu2.sv(78): alu1_op is not declared
	[ERROR (VERI-1072)] bind_wrapper_alu2.sv(80): module alu2_props ignored due to previous errors
	[ERROR (VERI-1072)] bind_wrapper_alu2.sv(100): module Wrapper ignored due to previous errors
ERROR at line 9 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu2.v alu2_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu2.v
[WARN (VERI-1206)] alu2.v(54): overwriting previous definition of module alu2
[INFO (VERI-2142)] alu2.v(54): previous definition of module alu2 is here
[-- (VERI-1482)] Analyzing Verilog file alu2_top.v
[WARN (VERI-1206)] alu2_top.v(57): overwriting previous definition of module alu2_top
[INFO (VERI-2142)] alu2_top.v(57): previous definition of module alu2_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(95): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(95): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu2.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu2.sv
[WARN (VERI-1206)] bind_wrapper_alu2.sv(100): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(715): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu2_top};
INFO (ISW003): Top module name is "alu2_top".
[ERROR (VERI-1010)] alu2_top.v(33): cannot find port EIP_next on this module
[INFO (VERI-1310)] alu1.v(1): alu1 is declared here
[ERROR (VERI-1010)] alu2_top.v(36): cannot find port esp on this module
[INFO (VERI-1310)] alu1.v(1): alu1 is declared here
[ERROR (VERI-1010)] alu2_top.v(39): cannot find port mem_wr_size on this module
[INFO (VERI-1310)] alu1.v(1): alu1 is declared here
[ERROR (VERI-1010)] alu2_top.v(40): cannot find port alu2_op on this module
[INFO (VERI-1310)] alu1.v(1): alu1 is declared here
[ERROR (VERI-1010)] alu2_top.v(41): cannot find port alu_res2 on this module
[INFO (VERI-1310)] alu1.v(1): alu1 is declared here
[WARN (VERI-1927)] alu2_top.v(43): port mem_out remains unconnected for this instance
[ERROR] Module alu2_top could not be elaborated
Summary of errors detected:
	[ERROR (VERI-1010)] alu2_top.v(33): cannot find port EIP_next on this module
	[ERROR (VERI-1010)] alu2_top.v(36): cannot find port esp on this module
	[ERROR (VERI-1010)] alu2_top.v(39): cannot find port mem_wr_size on this module
	[ERROR (VERI-1010)] alu2_top.v(40): cannot find port alu2_op on this module
	[ERROR (VERI-1010)] alu2_top.v(41): cannot find port alu_res2 on this module
	[ERROR] Module alu2_top could not be elaborated
ERROR at line 12 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 6 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu2.v alu2_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu2.v
[WARN (VERI-1206)] alu2.v(54): overwriting previous definition of module alu2
[INFO (VERI-2142)] alu2.v(54): previous definition of module alu2 is here
[-- (VERI-1482)] Analyzing Verilog file alu2_top.v
[ERROR (VERI-1137)] alu2_top.v(33): syntax error near EIP_next
[ERROR (VERI-1137)] alu2_top.v(34): syntax error near .
[ERROR (VERI-1072)] alu2_top.v(57): module alu2_top ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] alu2_top.v(33): syntax error near EIP_next
	[ERROR (VERI-1137)] alu2_top.v(34): syntax error near .
	[ERROR (VERI-1072)] alu2_top.v(57): module alu2_top ignored due to previous errors
ERROR at line 5 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu2.v alu2_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu2.v
[WARN (VERI-1206)] alu2.v(54): overwriting previous definition of module alu2
[INFO (VERI-2142)] alu2.v(54): previous definition of module alu2 is here
[-- (VERI-1482)] Analyzing Verilog file alu2_top.v
[WARN (VERI-1206)] alu2_top.v(57): overwriting previous definition of module alu2_top
[INFO (VERI-2142)] alu2_top.v(57): previous definition of module alu2_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(95): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(95): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu2.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu2.sv
[WARN (VERI-1206)] bind_wrapper_alu2.sv(80): overwriting previous definition of module alu2_props
[INFO (VERI-2142)] bind_wrapper_alu2.sv(80): previous definition of module alu2_props is here
[WARN (VERI-1206)] bind_wrapper_alu2.sv(100): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu2.sv(100): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu2_top};
INFO (ISW003): Top module name is "alu2_top".
[INFO (VERI-1018)] alu2_top.v(1): compiling module alu2_top
[INFO (VERI-1018)] alu2.v(1): compiling module alu2
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(1): compiling module wallace_abc_adder
[WARN (VERI-1330)] alu2_top.v(33): actual bit length 1 differs from formal bit length 32 for port EIP_next
[INFO (VERI-1018)] bind_wrapper_alu2.sv(1): compiling module alu2_props
[WARN (VERI-1330)] bind_wrapper_alu2.sv(88): actual bit length 1 differs from formal bit length 32 for port EIP_next
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu2_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 64 of 64 design flops, 0 of 0 design latches, 4 of 4 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.01 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.02 s]
0.Hp: Proof Simplification Iteration 11	[0.02 s]
0.Hp: Proof Simplification Iteration 12	[0.02 s]
0.Hp: Proof Simplification Iteration 13	[0.02 s]
0.Hp: Proof Simplification Iteration 14	[0.03 s]
0.Hp: Proof Simplification Iteration 15	[0.03 s]
0.Hp: Proof Simplification Iteration 16	[0.03 s]
0.Hp: Proof Simplification Iteration 17	[0.03 s]
0.Hp: Proof Simplification Iteration 18	[0.03 s]
0.Hp: Proof Simplification Iteration 19	[0.03 s]
0.Hp: Proof Simplification Iteration 20	[0.04 s]
0.Hp: Proof Simplification Iteration 21	[0.04 s]
0.Hp: Proof Simplification Iteration 22	[0.04 s]
0.Hp: Proof Simplification Iteration 23	[0.04 s]
0.Hp: Proof Simplification Iteration 24	[0.04 s]
0.Hp: Proof Simplification Iteration 25	[0.04 s]
0.Hp: Proof Simplification Iteration 26	[0.05 s]
0.Hp: Proof Simplification Iteration 27	[0.05 s]
0.Hp: Proof Simplification Iteration 28	[0.05 s]
0.Hp: Proof Simplification Iteration 29	[0.05 s]
0.Hp: Proof Simplification Iteration 30	[0.05 s]
0.Hp: Proof Simplification Iteration 31	[0.06 s]
0.Hp: Proof Simplification Iteration 32	[0.06 s]
0.Hp: Proof Simplification Iteration 33	[0.06 s]
Proof Simplification completed in 0.07 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Hp: Proofgrid shell started at 44978@luigi(local) jg_13014_luigi_24
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Starting proof for property "alu2_top.u_alu2_props.assert_alu_res2_chk"	[0.00 s].
0.Ht: Proofgrid shell started at 44979@luigi(local) jg_13014_luigi_24
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Starting proof for property "alu2_top.u_alu2_props.assert_alu_res2_chk"	[0.00 s].
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Proofgrid shell started at 44982@luigi(local) jg_13014_luigi_24
0.N: Cluster is entering permanent allocation mode.
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu2_top.u_alu2_props.assert_alu_res2_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu2_top.u_alu2_props.assert_alu_res2_chk" in 0.01 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.Ht: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.02 s)
0.Hp: Interrupted (multi)
0.N: All properties determined. [0.00 s]
0.Ht: Exited with Success (@ 0.02 s)
0.Hp: All properties determined. [0.02 s]
0.N: Exited with Success (@ 0.02 s)
0.Hp: Exited with Success (@ 0.02 s)
0.B: Proofgrid shell started at 44995@luigi(local) jg_13014_luigi_24
0.B: Stopping job (no undetermined properties)
0.B: Interrupted. [0.00 s]
0.B: Exited with Success (@ 0.03 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 9 -window {}; visualize -violation -property <embedded>::alu2_top.u_alu2_props.assert_alu_res2_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu2_top.u_alu2_props.assert_alu_res2_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.002s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.01 s]
0.Hp: Proof Simplification Iteration 9	[0.01 s]
0.Hp: Proof Simplification Iteration 10	[0.01 s]
0.Hp: Proof Simplification Iteration 11	[0.02 s]
0.Hp: Proof Simplification Iteration 12	[0.02 s]
0.Hp: Proof Simplification Iteration 13	[0.02 s]
0.Hp: Proof Simplification Iteration 14	[0.02 s]
0.Hp: Proof Simplification Iteration 15	[0.02 s]
0.Hp: Proof Simplification Iteration 16	[0.03 s]
0.Hp: Proof Simplification Iteration 17	[0.03 s]
0.Hp: Proof Simplification Iteration 18	[0.03 s]
0.Hp: Proof Simplification Iteration 19	[0.03 s]
0.Hp: Proof Simplification Iteration 20	[0.03 s]
0.Hp: Proof Simplification Iteration 21	[0.03 s]
0.Hp: Proof Simplification Iteration 22	[0.04 s]
0.Hp: Proof Simplification Iteration 23	[0.04 s]
0.Hp: Proof Simplification Iteration 24	[0.04 s]
0.Hp: Proof Simplification Iteration 25	[0.04 s]
0.Hp: Proof Simplification Iteration 26	[0.04 s]
0.Hp: Proof Simplification Iteration 27	[0.04 s]
0.Hp: Proof Simplification Iteration 28	[0.05 s]
0.Hp: Proof Simplification Iteration 29	[0.05 s]
0.Hp: Proof Simplification Iteration 30	[0.05 s]
0.Hp: Proof Simplification Iteration 31	[0.05 s]
0.Hp: Proof Simplification Iteration 32	[0.05 s]
0.Hp: Proof Simplification Iteration 33	[0.06 s]
0.Hp: Proof Simplification Iteration 34	[0.06 s]
Proof Simplification completed in 0.06 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Hp: Proofgrid shell started at 45048@luigi(local) jg_13014_luigi_25
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Proofgrid shell started at 45049@luigi(local) jg_13014_luigi_25
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Proofgrid shell started at 45053@luigi(local) jg_13014_luigi_25
0.N: Cluster is entering permanent allocation mode.
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.B: Proofgrid shell started at 45067@luigi(local) jg_13014_luigi_25
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  5	[0.01 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  5	[0.02 s]
0.B: Trace Attempt  2	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  5	[0.03 s]
0.Hp: Trace Attempt  2	[0.06 s]
0.Hp: Trace Attempt  3	[0.06 s]
0.Hp: Trace Attempt  4	[0.06 s]
0.Hp: Trace Attempt  5	[0.06 s]
0.B: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  9	[0.05 s]
0.N: A trace with 9 cycles was found. [0.05 s]
0.N: All properties determined. [0.05 s]
Initiating shutdown of proof (@ 0.07 s)
0.Ht: Interrupted (multi)
0.N: Exited with Success (@ 0.07 s)
0.Ht: Trace Attempt  9	[0.01 s]
0.Ht: All properties determined. [0.07 s]
0.Ht: Exited with Success (@ 0.07 s)
0.Hp: Interrupted (multi)
0.Hp: Trace Attempt  9	[0.07 s]
0.Hp: All properties determined. [0.08 s]
0.Hp: Exited with Success (@ 0.08 s)
0.B: All properties determined. [0.05 s]
0.B: Exited with Success (@ 0.08 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu2.v alu2_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu2.v
[WARN (VERI-1206)] alu2.v(54): overwriting previous definition of module alu2
[INFO (VERI-2142)] alu2.v(54): previous definition of module alu2 is here
[-- (VERI-1482)] Analyzing Verilog file alu2_top.v
[WARN (VERI-1206)] alu2_top.v(57): overwriting previous definition of module alu2_top
[INFO (VERI-2142)] alu2_top.v(57): previous definition of module alu2_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(95): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(95): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu2.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu2.sv
[WARN (VERI-1206)] bind_wrapper_alu2.sv(80): overwriting previous definition of module alu2_props
[INFO (VERI-2142)] bind_wrapper_alu2.sv(80): previous definition of module alu2_props is here
[WARN (VERI-1206)] bind_wrapper_alu2.sv(100): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu2.sv(100): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu2_top};
INFO (ISW003): Top module name is "alu2_top".
[INFO (VERI-1018)] alu2_top.v(1): compiling module alu2_top
[INFO (VERI-1018)] alu2.v(1): compiling module alu2
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(1): compiling module wallace_abc_adder
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(1): replacing existing cell wallace_abc_adder
[INFO (VERI-1108)] alu2.v(1): replacing existing cell alu2
[WARN (VERI-1330)] alu2_top.v(33): actual bit length 1 differs from formal bit length 32 for port EIP_next
[INFO (VERI-1018)] bind_wrapper_alu2.sv(1): compiling module alu2_props
[INFO (VERI-1108)] bind_wrapper_alu2.sv(1): replacing existing cell alu2_props
[WARN (VERI-1330)] bind_wrapper_alu2.sv(88): actual bit length 1 differs from formal bit length 32 for port EIP_next
[INFO (VERI-1108)] alu2_top.v(1): replacing existing cell alu2_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu2_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 64 of 64 design flops, 0 of 0 design latches, 4 of 4 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.01 s]
0.Hp: Proof Simplification Iteration 9	[0.01 s]
0.Hp: Proof Simplification Iteration 10	[0.02 s]
0.Hp: Proof Simplification Iteration 11	[0.02 s]
0.Hp: Proof Simplification Iteration 12	[0.02 s]
0.Hp: Proof Simplification Iteration 13	[0.02 s]
0.Hp: Proof Simplification Iteration 14	[0.02 s]
0.Hp: Proof Simplification Iteration 15	[0.03 s]
0.Hp: Proof Simplification Iteration 16	[0.03 s]
0.Hp: Proof Simplification Iteration 17	[0.03 s]
0.Hp: Proof Simplification Iteration 18	[0.03 s]
0.Hp: Proof Simplification Iteration 19	[0.03 s]
0.Hp: Proof Simplification Iteration 20	[0.03 s]
0.Hp: Proof Simplification Iteration 21	[0.04 s]
0.Hp: Proof Simplification Iteration 22	[0.04 s]
0.Hp: Proof Simplification Iteration 23	[0.04 s]
0.Hp: Proof Simplification Iteration 24	[0.04 s]
0.Hp: Proof Simplification Iteration 25	[0.04 s]
0.Hp: Proof Simplification Iteration 26	[0.04 s]
0.Hp: Proof Simplification Iteration 27	[0.05 s]
0.Hp: Proof Simplification Iteration 28	[0.05 s]
0.Hp: Proof Simplification Iteration 29	[0.05 s]
0.Hp: Proof Simplification Iteration 30	[0.05 s]
0.Hp: Proof Simplification Iteration 31	[0.05 s]
0.Hp: Proof Simplification Iteration 32	[0.06 s]
0.Hp: Proof Simplification Iteration 33	[0.06 s]
Proof Simplification completed in 0.06 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Hp: Proofgrid shell started at 49131@luigi(local) jg_13014_luigi_26
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Starting proof for property "alu2_top.u_alu2_props.assert_alu_res2_chk"	[0.00 s].
0.Ht: Proofgrid shell started at 49132@luigi(local) jg_13014_luigi_26
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Starting proof for property "alu2_top.u_alu2_props.assert_alu_res2_chk"	[0.00 s].
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu2_top.u_alu2_props.assert_alu_res2_chk" in 0.01 s.
0.Ht: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.Ht: Exited with Success (@ 0.01 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.01 s]
0.Hp: Exited with Success (@ 0.01 s)
0.N: Proofgrid shell started at 49137@luigi(local) jg_13014_luigi_26
0.N: Stopping job (no undetermined properties)
0.N: Interrupted. [0.00 s]
0.N: Exited with Success (@ 0.01 s)
0.B: Proofgrid shell started at 49151@luigi(local) jg_13014_luigi_26
0.B: Stopping job (no undetermined properties)
0.B: Interrupted. [0.00 s]
0.B: Exited with Success (@ 0.02 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 6 -window {}; visualize -violation -property <embedded>::alu2_top.u_alu2_props.assert_alu_res2_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu2_top.u_alu2_props.assert_alu_res2_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.002s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.01 s]
0.Hp: Proof Simplification Iteration 9	[0.01 s]
0.Hp: Proof Simplification Iteration 10	[0.02 s]
0.Hp: Proof Simplification Iteration 11	[0.02 s]
0.Hp: Proof Simplification Iteration 12	[0.02 s]
0.Hp: Proof Simplification Iteration 13	[0.02 s]
0.Hp: Proof Simplification Iteration 14	[0.02 s]
0.Hp: Proof Simplification Iteration 15	[0.03 s]
0.Hp: Proof Simplification Iteration 16	[0.03 s]
0.Hp: Proof Simplification Iteration 17	[0.03 s]
0.Hp: Proof Simplification Iteration 18	[0.03 s]
0.Hp: Proof Simplification Iteration 19	[0.03 s]
0.Hp: Proof Simplification Iteration 20	[0.03 s]
0.Hp: Proof Simplification Iteration 21	[0.04 s]
0.Hp: Proof Simplification Iteration 22	[0.04 s]
0.Hp: Proof Simplification Iteration 23	[0.04 s]
0.Hp: Proof Simplification Iteration 24	[0.04 s]
0.Hp: Proof Simplification Iteration 25	[0.04 s]
0.Hp: Proof Simplification Iteration 26	[0.04 s]
0.Hp: Proof Simplification Iteration 27	[0.05 s]
0.Hp: Proof Simplification Iteration 28	[0.05 s]
0.Hp: Proof Simplification Iteration 29	[0.05 s]
0.Hp: Proof Simplification Iteration 30	[0.05 s]
0.Hp: Proof Simplification Iteration 31	[0.05 s]
0.Hp: Proof Simplification Iteration 32	[0.06 s]
0.Hp: Proof Simplification Iteration 33	[0.06 s]
0.Hp: Proof Simplification Iteration 34	[0.06 s]
Proof Simplification completed in 0.07 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Hp: Proofgrid shell started at 50438@luigi(local) jg_13014_luigi_27
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Proofgrid shell started at 50439@luigi(local) jg_13014_luigi_27
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Proofgrid shell started at 50444@luigi(local) jg_13014_luigi_27
0.N: Cluster is entering permanent allocation mode.
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  6	[0.01 s]
0.Ht: A trace with 6 cycles was found. [0.03 s]
0.Ht: All properties determined. [0.03 s]
Initiating shutdown of proof (@ 0.03 s)
0.Ht: Exited with Success (@ 0.03 s)
0.N: Trace Attempt  3	[0.01 s]
0.Hp: Interrupted (multi)
0.N: All properties determined. [0.01 s]
0.Hp: All properties determined. [0.03 s]
0.N: Exited with Success (@ 0.03 s)
0.Hp: Exited with Success (@ 0.03 s)
0.B: Proofgrid shell started at 50455@luigi(local) jg_13014_luigi_27
0.B: Stopping job (no undetermined properties)
0.B: Interrupted. [0.00 s]
0.B: Exited with Success (@ 0.03 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu2.v alu2_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu2.v
[WARN (VERI-1206)] alu2.v(54): overwriting previous definition of module alu2
[INFO (VERI-2142)] alu2.v(54): previous definition of module alu2 is here
[-- (VERI-1482)] Analyzing Verilog file alu2_top.v
[WARN (VERI-1206)] alu2_top.v(57): overwriting previous definition of module alu2_top
[INFO (VERI-2142)] alu2_top.v(57): previous definition of module alu2_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(95): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(95): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu2.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu2.sv
[WARN (VERI-1206)] bind_wrapper_alu2.sv(80): overwriting previous definition of module alu2_props
[INFO (VERI-2142)] bind_wrapper_alu2.sv(80): previous definition of module alu2_props is here
[WARN (VERI-1206)] bind_wrapper_alu2.sv(100): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu2.sv(100): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu2_top};
INFO (ISW003): Top module name is "alu2_top".
[INFO (VERI-1018)] alu2_top.v(1): compiling module alu2_top
[INFO (VERI-1018)] alu2.v(1): compiling module alu2
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(1): compiling module wallace_abc_adder
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(1): replacing existing cell wallace_abc_adder
[INFO (VERI-1108)] alu2.v(1): replacing existing cell alu2
[WARN (VERI-1330)] alu2_top.v(33): actual bit length 1 differs from formal bit length 32 for port EIP_next
[INFO (VERI-1018)] bind_wrapper_alu2.sv(1): compiling module alu2_props
[INFO (VERI-1108)] bind_wrapper_alu2.sv(1): replacing existing cell alu2_props
[WARN (VERI-1330)] bind_wrapper_alu2.sv(88): actual bit length 1 differs from formal bit length 32 for port EIP_next
[INFO (VERI-1108)] alu2_top.v(1): replacing existing cell alu2_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu2_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 64 of 64 design flops, 0 of 0 design latches, 4 of 4 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.01 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.02 s]
0.Hp: Proof Simplification Iteration 11	[0.02 s]
0.Hp: Proof Simplification Iteration 12	[0.02 s]
0.Hp: Proof Simplification Iteration 13	[0.02 s]
0.Hp: Proof Simplification Iteration 14	[0.03 s]
0.Hp: Proof Simplification Iteration 15	[0.03 s]
0.Hp: Proof Simplification Iteration 16	[0.03 s]
0.Hp: Proof Simplification Iteration 17	[0.03 s]
0.Hp: Proof Simplification Iteration 18	[0.03 s]
0.Hp: Proof Simplification Iteration 19	[0.03 s]
0.Hp: Proof Simplification Iteration 20	[0.04 s]
0.Hp: Proof Simplification Iteration 21	[0.04 s]
0.Hp: Proof Simplification Iteration 22	[0.04 s]
0.Hp: Proof Simplification Iteration 23	[0.04 s]
0.Hp: Proof Simplification Iteration 24	[0.04 s]
0.Hp: Proof Simplification Iteration 25	[0.04 s]
0.Hp: Proof Simplification Iteration 26	[0.05 s]
0.Hp: Proof Simplification Iteration 27	[0.05 s]
0.Hp: Proof Simplification Iteration 28	[0.05 s]
0.Hp: Proof Simplification Iteration 29	[0.05 s]
0.Hp: Proof Simplification Iteration 30	[0.05 s]
0.Hp: Proof Simplification Iteration 31	[0.06 s]
0.Hp: Proof Simplification Iteration 32	[0.06 s]
0.Hp: Proof Simplification Iteration 33	[0.06 s]
Proof Simplification completed in 0.07 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 56771@luigi(local) jg_13014_luigi_28
0.Hp: Proofgrid shell started at 56770@luigi(local) jg_13014_luigi_28
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Starting proof for property "alu2_top.u_alu2_props.assert_alu_res2_chk"	[0.00 s].
0.Hp: Starting proof for property "alu2_top.u_alu2_props.assert_alu_res2_chk"	[0.00 s].
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu2_top.u_alu2_props.assert_alu_res2_chk" in 0.01 s.
0.Ht: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.Ht: Exited with Success (@ 0.01 s)
0.N: Proofgrid shell started at 56774@luigi(local) jg_13014_luigi_28
0.N: Stopping job (no undetermined properties)
0.N: Interrupted. [0.00 s]
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.01 s]
0.N: Exited with Success (@ 0.01 s)
0.Hp: Exited with Success (@ 0.01 s)
0.B: Proofgrid shell started at 56789@luigi(local) jg_13014_luigi_28
0.B: Stopping job (no undetermined properties)
0.B: Interrupted. [0.00 s]
0.B: Exited with Success (@ 0.02 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 5 -window {}; visualize -violation -property <embedded>::alu2_top.u_alu2_props.assert_alu_res2_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu2_top.u_alu2_props.assert_alu_res2_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.002s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.01 s]
0.Hp: Proof Simplification Iteration 9	[0.01 s]
0.Hp: Proof Simplification Iteration 10	[0.02 s]
0.Hp: Proof Simplification Iteration 11	[0.02 s]
0.Hp: Proof Simplification Iteration 12	[0.02 s]
0.Hp: Proof Simplification Iteration 13	[0.02 s]
0.Hp: Proof Simplification Iteration 14	[0.02 s]
0.Hp: Proof Simplification Iteration 15	[0.03 s]
0.Hp: Proof Simplification Iteration 16	[0.03 s]
0.Hp: Proof Simplification Iteration 17	[0.03 s]
0.Hp: Proof Simplification Iteration 18	[0.03 s]
0.Hp: Proof Simplification Iteration 19	[0.03 s]
0.Hp: Proof Simplification Iteration 20	[0.03 s]
0.Hp: Proof Simplification Iteration 21	[0.04 s]
0.Hp: Proof Simplification Iteration 22	[0.04 s]
0.Hp: Proof Simplification Iteration 23	[0.04 s]
0.Hp: Proof Simplification Iteration 24	[0.04 s]
0.Hp: Proof Simplification Iteration 25	[0.04 s]
0.Hp: Proof Simplification Iteration 26	[0.04 s]
0.Hp: Proof Simplification Iteration 27	[0.05 s]
0.Hp: Proof Simplification Iteration 28	[0.05 s]
0.Hp: Proof Simplification Iteration 29	[0.05 s]
0.Hp: Proof Simplification Iteration 30	[0.05 s]
0.Hp: Proof Simplification Iteration 31	[0.05 s]
0.Hp: Proof Simplification Iteration 32	[0.05 s]
0.Hp: Proof Simplification Iteration 33	[0.06 s]
0.Hp: Proof Simplification Iteration 34	[0.06 s]
Proof Simplification completed in 0.07 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Hp: Proofgrid shell started at 58567@luigi(local) jg_13014_luigi_29
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Proofgrid shell started at 58568@luigi(local) jg_13014_luigi_29
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Proofgrid shell started at 58571@luigi(local) jg_13014_luigi_29
0.N: Cluster is entering permanent allocation mode.
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.Hp: Trace Attempt  1	[0.03 s]
0.Hp: Trace Attempt  2	[0.03 s]
0.B: Proofgrid shell started at 58584@luigi(local) jg_13014_luigi_29
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Trace Attempt  3	[0.03 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.Hp: Trace Attempt  4	[0.04 s]
0.N: Trace Attempt  5	[0.01 s]
0.Hp: Trace Attempt  5	[0.04 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: A trace with 5 cycles was found. [0.02 s]
0.N: All properties determined. [0.02 s]
Initiating shutdown of proof (@ 0.04 s)
0.N: Exited with Success (@ 0.04 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.04 s]
0.Ht: Exited with Success (@ 0.04 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.04 s]
0.Hp: Exited with Success (@ 0.05 s)
0.B: All properties determined. [0.02 s]
0.B: Exited with Success (@ 0.05 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu2.v alu2_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu2.v
[WARN (VERI-1206)] alu2.v(54): overwriting previous definition of module alu2
[INFO (VERI-2142)] alu2.v(54): previous definition of module alu2 is here
[-- (VERI-1482)] Analyzing Verilog file alu2_top.v
[WARN (VERI-1206)] alu2_top.v(57): overwriting previous definition of module alu2_top
[INFO (VERI-2142)] alu2_top.v(57): previous definition of module alu2_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(51): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(94): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(51): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(95): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(95): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_2x1.v(14): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1212)] ../../../reuse/sub_designs/mux_nbit_4x1.v(16): block identifier is required on this block
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu2.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu2.sv
[WARN (VERI-1206)] bind_wrapper_alu2.sv(80): overwriting previous definition of module alu2_props
[INFO (VERI-2142)] bind_wrapper_alu2.sv(80): previous definition of module alu2_props is here
[WARN (VERI-1206)] bind_wrapper_alu2.sv(100): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu2.sv(100): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu2_top};
INFO (ISW003): Top module name is "alu2_top".
[INFO (VERI-1018)] alu2_top.v(1): compiling module alu2_top
[INFO (VERI-1018)] alu2.v(1): compiling module alu2
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(1): compiling module wallace_abc_adder
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(1): replacing existing cell wallace_abc_adder
[INFO (VERI-1108)] alu2.v(1): replacing existing cell alu2
[WARN (VERI-1330)] alu2_top.v(33): actual bit length 1 differs from formal bit length 32 for port EIP_next
[INFO (VERI-1018)] bind_wrapper_alu2.sv(1): compiling module alu2_props
[INFO (VERI-1108)] bind_wrapper_alu2.sv(1): replacing existing cell alu2_props
[WARN (VERI-1330)] bind_wrapper_alu2.sv(88): actual bit length 1 differs from formal bit length 32 for port EIP_next
[INFO (VERI-1108)] alu2_top.v(1): replacing existing cell alu2_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu2_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 64 of 64 design flops, 0 of 0 design latches, 4 of 4 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.004s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.01 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.02 s]
0.Hp: Proof Simplification Iteration 11	[0.02 s]
0.Hp: Proof Simplification Iteration 12	[0.02 s]
0.Hp: Proof Simplification Iteration 13	[0.02 s]
0.Hp: Proof Simplification Iteration 14	[0.03 s]
0.Hp: Proof Simplification Iteration 15	[0.03 s]
0.Hp: Proof Simplification Iteration 16	[0.03 s]
0.Hp: Proof Simplification Iteration 17	[0.03 s]
0.Hp: Proof Simplification Iteration 18	[0.03 s]
0.Hp: Proof Simplification Iteration 19	[0.04 s]
0.Hp: Proof Simplification Iteration 20	[0.04 s]
0.Hp: Proof Simplification Iteration 21	[0.04 s]
0.Hp: Proof Simplification Iteration 22	[0.04 s]
0.Hp: Proof Simplification Iteration 23	[0.04 s]
0.Hp: Proof Simplification Iteration 24	[0.05 s]
0.Hp: Proof Simplification Iteration 25	[0.05 s]
0.Hp: Proof Simplification Iteration 26	[0.05 s]
0.Hp: Proof Simplification Iteration 27	[0.05 s]
0.Hp: Proof Simplification Iteration 28	[0.05 s]
0.Hp: Proof Simplification Iteration 29	[0.06 s]
0.Hp: Proof Simplification Iteration 30	[0.06 s]
0.Hp: Proof Simplification Iteration 31	[0.06 s]
0.Hp: Proof Simplification Iteration 32	[0.06 s]
0.Hp: Proof Simplification Iteration 33	[0.06 s]
Proof Simplification completed in 0.07 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 72137@luigi(local) jg_13014_luigi_30
0.Hp: Proofgrid shell started at 72136@luigi(local) jg_13014_luigi_30
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Starting proof for property "alu2_top.u_alu2_props.assert_alu_res2_chk"	[0.00 s].
0.Hp: Starting proof for property "alu2_top.u_alu2_props.assert_alu_res2_chk"	[0.00 s].
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Proofgrid shell started at 72138@luigi(local) jg_13014_luigi_30
0.N: Cluster is entering permanent allocation mode.
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu2_top.u_alu2_props.assert_alu_res2_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Proofgrid shell started at 72147@luigi(local) jg_13014_luigi_30
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu2_top.u_alu2_props.assert_alu_res2_chk"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.02 s]
0.Ht: Trace Attempt  3	[0.17 s]
0.B: Trace Attempt  3	[0.16 s]
0.Hp: A proof was found: No trace exists. [0.19 s]
INFO (IPF057): 0.Hp: The property "alu2_top.u_alu2_props.assert_alu_res2_chk" was proven in 0.19 s.
0.Hp: All properties determined. [0.19 s]
Initiating shutdown of proof (@ 0.19 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.19 s]
0.Ht: Exited with Success (@ 0.19 s)
0.Hp: Exited with Success (@ 0.19 s)
0.N: All properties determined. [0.18 s]
0.N: Exited with Success (@ 0.19 s)
0.B: All properties determined. [0.18 s]
0.B: Exited with Success (@ 0.20 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu3.v alu3_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu3.v
[-- (VERI-1482)] Analyzing Verilog file alu3_top.v
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(51): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(94): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(51): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(95): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu3.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu3.sv
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(21): syntax error near reg
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(98): syntax error near [
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(99): syntax error near [
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(100): syntax error near [
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(101): syntax error near [
[WARN (VERI-1208)] bind_wrapper_alu3.sv(122): literal value truncated to fit in 4 bits
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(9): alu_res3 is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(37): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(38): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(39): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(40): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(41): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(53): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(65): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(77): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(120): alu_res3 is not declared
[ERROR (VERI-1072)] bind_wrapper_alu3.sv(124): module alu3_props ignored due to previous errors
[ERROR (VERI-1072)] bind_wrapper_alu3.sv(141): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(21): syntax error near reg
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(98): syntax error near [
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(99): syntax error near [
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(100): syntax error near [
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(101): syntax error near [
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(9): alu_res3 is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(37): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(38): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(39): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(40): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(41): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(53): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(65): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(77): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(120): alu_res3 is not declared
	[ERROR (VERI-1072)] bind_wrapper_alu3.sv(124): module alu3_props ignored due to previous errors
	[ERROR (VERI-1072)] bind_wrapper_alu3.sv(141): module Wrapper ignored due to previous errors
ERROR at line 9 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 17 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu3.v alu3_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu3.v
[WARN (VERI-1206)] alu3.v(82): overwriting previous definition of module alu3
[INFO (VERI-2142)] alu3.v(82): previous definition of module alu3 is here
[-- (VERI-1482)] Analyzing Verilog file alu3_top.v
[WARN (VERI-1206)] alu3_top.v(47): overwriting previous definition of module alu3_top
[INFO (VERI-2142)] alu3_top.v(47): previous definition of module alu3_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu3.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu3.sv
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(98): syntax error near [
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(99): syntax error near [
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(100): syntax error near [
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(101): syntax error near [
[WARN (VERI-1208)] bind_wrapper_alu3.sv(122): literal value truncated to fit in 4 bits
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(37): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(38): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(39): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(40): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(41): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(53): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(65): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(77): r_alu_res3_tmp is not declared
[ERROR (VERI-1072)] bind_wrapper_alu3.sv(124): module alu3_props ignored due to previous errors
[ERROR (VERI-1072)] bind_wrapper_alu3.sv(141): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(98): syntax error near [
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(99): syntax error near [
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(100): syntax error near [
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(101): syntax error near [
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(37): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(38): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(39): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(40): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(41): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(53): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(65): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(77): r_alu_res3_tmp is not declared
	[ERROR (VERI-1072)] bind_wrapper_alu3.sv(124): module alu3_props ignored due to previous errors
	[ERROR (VERI-1072)] bind_wrapper_alu3.sv(141): module Wrapper ignored due to previous errors
ERROR at line 9 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 14 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu3.v alu3_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu3.v
[WARN (VERI-1206)] alu3.v(82): overwriting previous definition of module alu3
[INFO (VERI-2142)] alu3.v(82): previous definition of module alu3 is here
[-- (VERI-1482)] Analyzing Verilog file alu3_top.v
[WARN (VERI-1206)] alu3_top.v(47): overwriting previous definition of module alu3_top
[INFO (VERI-2142)] alu3_top.v(47): previous definition of module alu3_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu3.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu3.sv
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(98): syntax error near [
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(99): syntax error near [
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(100): syntax error near [
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(101): syntax error near [
[WARN (VERI-1208)] bind_wrapper_alu3.sv(122): literal value truncated to fit in 4 bits
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(37): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(38): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(39): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(40): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(41): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(53): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(65): r_alu_res3_tmp is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(77): r_alu_res3_tmp is not declared
[ERROR (VERI-1072)] bind_wrapper_alu3.sv(124): module alu3_props ignored due to previous errors
[ERROR (VERI-1072)] bind_wrapper_alu3.sv(141): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(98): syntax error near [
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(99): syntax error near [
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(100): syntax error near [
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(101): syntax error near [
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(37): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(38): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(39): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(40): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(41): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(53): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(65): r_alu_res3_tmp is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(77): r_alu_res3_tmp is not declared
	[ERROR (VERI-1072)] bind_wrapper_alu3.sv(124): module alu3_props ignored due to previous errors
	[ERROR (VERI-1072)] bind_wrapper_alu3.sv(141): module Wrapper ignored due to previous errors
ERROR at line 9 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 14 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu3.v alu3_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu3.v
[WARN (VERI-1206)] alu3.v(82): overwriting previous definition of module alu3
[INFO (VERI-2142)] alu3.v(82): previous definition of module alu3 is here
[-- (VERI-1482)] Analyzing Verilog file alu3_top.v
[WARN (VERI-1206)] alu3_top.v(47): overwriting previous definition of module alu3_top
[INFO (VERI-2142)] alu3_top.v(47): previous definition of module alu3_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu3.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu3.sv
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(99): syntax error near [
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(100): syntax error near [
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(101): syntax error near [
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(102): syntax error near [
[WARN (VERI-1208)] bind_wrapper_alu3.sv(123): literal value truncated to fit in 4 bits
[ERROR (VERI-1072)] bind_wrapper_alu3.sv(125): module alu3_props ignored due to previous errors
[ERROR (VERI-1072)] bind_wrapper_alu3.sv(142): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(99): syntax error near [
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(100): syntax error near [
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(101): syntax error near [
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(102): syntax error near [
	[ERROR (VERI-1072)] bind_wrapper_alu3.sv(125): module alu3_props ignored due to previous errors
	[ERROR (VERI-1072)] bind_wrapper_alu3.sv(142): module Wrapper ignored due to previous errors
ERROR at line 9 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 6 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu3.v alu3_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu3.v
[WARN (VERI-1206)] alu3.v(82): overwriting previous definition of module alu3
[INFO (VERI-2142)] alu3.v(82): previous definition of module alu3 is here
[-- (VERI-1482)] Analyzing Verilog file alu3_top.v
[WARN (VERI-1206)] alu3_top.v(47): overwriting previous definition of module alu3_top
[INFO (VERI-2142)] alu3_top.v(47): previous definition of module alu3_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu3.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu3.sv
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(99): syntax error near [
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(100): syntax error near [
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(101): syntax error near [
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(102): syntax error near [
[WARN (VERI-1208)] bind_wrapper_alu3.sv(123): literal value truncated to fit in 4 bits
[ERROR (VERI-1072)] bind_wrapper_alu3.sv(125): module alu3_props ignored due to previous errors
[ERROR (VERI-1072)] bind_wrapper_alu3.sv(142): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(99): syntax error near [
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(100): syntax error near [
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(101): syntax error near [
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(102): syntax error near [
	[ERROR (VERI-1072)] bind_wrapper_alu3.sv(125): module alu3_props ignored due to previous errors
	[ERROR (VERI-1072)] bind_wrapper_alu3.sv(142): module Wrapper ignored due to previous errors
ERROR at line 9 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 6 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu3.v alu3_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu3.v
[WARN (VERI-1206)] alu3.v(82): overwriting previous definition of module alu3
[INFO (VERI-2142)] alu3.v(82): previous definition of module alu3 is here
[-- (VERI-1482)] Analyzing Verilog file alu3_top.v
[WARN (VERI-1206)] alu3_top.v(47): overwriting previous definition of module alu3_top
[INFO (VERI-2142)] alu3_top.v(47): previous definition of module alu3_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu3.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu3.sv
[WARN (VERI-1208)] bind_wrapper_alu3.sv(123): literal value truncated to fit in 4 bits
[WARN (VERI-1206)] bind_wrapper_alu3.sv(142): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu2.sv(100): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu3_top};
INFO (ISW003): Top module name is "alu3_top".
[INFO (VERI-1018)] alu3_top.v(1): compiling module alu3_top
[INFO (VERI-1018)] alu3.v(1): compiling module alu3
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=64)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=64)
[WARN (VDB-1000)] alu3.v(22): net w_paddw_res[63] is constantly driven from multiple places
[WARN (VDB-1001)] alu3.v(27): another driver from here
[WARN (VERI-1330)] alu3_top.v(31): actual bit length 32 differs from formal bit length 64 for port alu_res3
[INFO (VERI-1018)] bind_wrapper_alu3.sv(1): compiling module alu3_props
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu3_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 128 of 192 design flops, 0 of 0 design latches, 2 of 2 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.005s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.02 s]
0.Hp: Proof Simplification Iteration 11	[0.02 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.03 s]
0.Hp: Proof Simplification Iteration 14	[0.03 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.04 s]
0.Hp: Proof Simplification Iteration 18	[0.04 s]
0.Hp: Proof Simplification Iteration 19	[0.04 s]
0.Hp: Proof Simplification Iteration 20	[0.05 s]
0.Hp: Proof Simplification Iteration 21	[0.05 s]
0.Hp: Proof Simplification Iteration 22	[0.05 s]
0.Hp: Proof Simplification Iteration 23	[0.06 s]
0.Hp: Proof Simplification Iteration 24	[0.06 s]
0.Hp: Proof Simplification Iteration 25	[0.06 s]
0.Hp: Proof Simplification Iteration 26	[0.06 s]
0.Hp: Proof Simplification Iteration 27	[0.07 s]
0.Hp: Proof Simplification Iteration 28	[0.07 s]
0.Hp: Proof Simplification Iteration 29	[0.07 s]
0.Hp: Proof Simplification Iteration 30	[0.07 s]
0.Hp: Proof Simplification Iteration 31	[0.07 s]
0.Hp: Proof Simplification Iteration 32	[0.08 s]
0.Hp: Proof Simplification Iteration 33	[0.08 s]
Proof Simplification completed in 0.09 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 24330@luigi(local) jg_13014_luigi_31
0.N: Proofgrid shell started at 24342@luigi(local) jg_13014_luigi_31
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 24314@luigi(local) jg_13014_luigi_31
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 24355@luigi(local) jg_13014_luigi_31
0.B: Cluster is entering permanent allocation mode.
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Hp: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.N: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu3_top.u_alu3_props.assert_alu_res3_chk" in 0.01 s.
0.Ht: Interrupted (multi)
0.N: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.Ht: All properties determined. [0.01 s]
0.N: Exited with Success (@ 0.01 s)
0.Ht: Exited with Success (@ 0.01 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.01 s]
0.Hp: Exited with Success (@ 0.01 s)
0.B: All properties determined. [0.02 s]
0.B: Exited with Success (@ 0.02 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu3.v alu3_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu3.v
[WARN (VERI-1206)] alu3.v(82): overwriting previous definition of module alu3
[INFO (VERI-2142)] alu3.v(82): previous definition of module alu3 is here
[-- (VERI-1482)] Analyzing Verilog file alu3_top.v
[WARN (VERI-1206)] alu3_top.v(47): overwriting previous definition of module alu3_top
[INFO (VERI-2142)] alu3_top.v(47): previous definition of module alu3_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu3.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu3.sv
[WARN (VERI-1208)] bind_wrapper_alu3.sv(124): literal value truncated to fit in 4 bits
[WARN (VERI-1206)] bind_wrapper_alu3.sv(126): overwriting previous definition of module alu3_props
[INFO (VERI-2142)] bind_wrapper_alu3.sv(125): previous definition of module alu3_props is here
[WARN (VERI-1206)] bind_wrapper_alu3.sv(143): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu3.sv(142): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu3_top};
INFO (ISW003): Top module name is "alu3_top".
[INFO (VERI-1018)] alu3_top.v(1): compiling module alu3_top
[INFO (VERI-1018)] alu3.v(1): compiling module alu3
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=16)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=64)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=64)
[WARN (VDB-1000)] alu3.v(22): net w_paddw_res[63] is constantly driven from multiple places
[WARN (VDB-1001)] alu3.v(27): another driver from here
[INFO (VERI-1108)] alu3.v(1): replacing existing cell alu3
[WARN (VERI-1330)] alu3_top.v(31): actual bit length 32 differs from formal bit length 64 for port alu_res3
[INFO (VERI-1018)] bind_wrapper_alu3.sv(1): compiling module alu3_props
[INFO (VERI-1108)] bind_wrapper_alu3.sv(1): replacing existing cell alu3_props
[INFO (VERI-1108)] alu3_top.v(1): replacing existing cell alu3_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu3_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 128 of 192 design flops, 0 of 0 design latches, 2 of 2 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.005s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.02 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.03 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.04 s]
0.Hp: Proof Simplification Iteration 18	[0.04 s]
0.Hp: Proof Simplification Iteration 19	[0.05 s]
0.Hp: Proof Simplification Iteration 20	[0.05 s]
0.Hp: Proof Simplification Iteration 21	[0.05 s]
0.Hp: Proof Simplification Iteration 22	[0.06 s]
0.Hp: Proof Simplification Iteration 23	[0.06 s]
0.Hp: Proof Simplification Iteration 24	[0.06 s]
0.Hp: Proof Simplification Iteration 25	[0.06 s]
0.Hp: Proof Simplification Iteration 26	[0.07 s]
0.Hp: Proof Simplification Iteration 27	[0.07 s]
0.Hp: Proof Simplification Iteration 28	[0.07 s]
0.Hp: Proof Simplification Iteration 29	[0.07 s]
0.Hp: Proof Simplification Iteration 30	[0.08 s]
0.Hp: Proof Simplification Iteration 31	[0.08 s]
0.Hp: Proof Simplification Iteration 32	[0.08 s]
0.Hp: Proof Simplification Iteration 33	[0.09 s]
Proof Simplification completed in 0.10 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 29773@luigi(local) jg_13014_luigi_32
0.N: Proofgrid shell started at 29782@luigi(local) jg_13014_luigi_32
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 29762@luigi(local) jg_13014_luigi_32
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 29791@luigi(local) jg_13014_luigi_32
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Ht: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Hp: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu3_top.u_alu3_props.assert_alu_res3_chk" in 0.01 s.
0.Ht: Interrupted (multi)
0.N: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.Ht: All properties determined. [0.01 s]
0.N: Exited with Success (@ 0.01 s)
0.Hp: Interrupted (multi)
0.Ht: Exited with Success (@ 0.01 s)
0.Hp: All properties determined. [0.01 s]
0.Hp: Exited with Success (@ 0.01 s)
0.B: All properties determined. [0.02 s]
0.B: Exited with Success (@ 0.02 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu3.v alu3_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu3.v
[WARN (VERI-1206)] alu3.v(82): overwriting previous definition of module alu3
[INFO (VERI-2142)] alu3.v(82): previous definition of module alu3 is here
[-- (VERI-1482)] Analyzing Verilog file alu3_top.v
[WARN (VERI-1206)] alu3_top.v(47): overwriting previous definition of module alu3_top
[INFO (VERI-2142)] alu3_top.v(47): previous definition of module alu3_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu3.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu3.sv
[WARN (VERI-1208)] bind_wrapper_alu3.sv(131): literal value truncated to fit in 4 bits
[WARN (VERI-1206)] bind_wrapper_alu3.sv(133): overwriting previous definition of module alu3_props
[INFO (VERI-2142)] bind_wrapper_alu3.sv(126): previous definition of module alu3_props is here
[WARN (VERI-1206)] bind_wrapper_alu3.sv(150): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu3.sv(143): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu3_top};
INFO (ISW003): Top module name is "alu3_top".
[INFO (VERI-1018)] alu3_top.v(1): compiling module alu3_top
[INFO (VERI-1018)] alu3.v(1): compiling module alu3
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=16)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=64)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=64)
[WARN (VDB-1000)] alu3.v(22): net w_paddw_res[63] is constantly driven from multiple places
[WARN (VDB-1001)] alu3.v(27): another driver from here
[INFO (VERI-1108)] alu3.v(1): replacing existing cell alu3
[WARN (VERI-1330)] alu3_top.v(31): actual bit length 32 differs from formal bit length 64 for port alu_res3
[INFO (VERI-1018)] bind_wrapper_alu3.sv(1): compiling module alu3_props
[WARN (VERI-1209)] bind_wrapper_alu3.sv(103): expression size 64 truncated to fit in target size 16
[WARN (VERI-1209)] bind_wrapper_alu3.sv(105): expression size 64 truncated to fit in target size 16
[WARN (VERI-1209)] bind_wrapper_alu3.sv(107): expression size 64 truncated to fit in target size 16
[WARN (VERI-1209)] bind_wrapper_alu3.sv(109): expression size 64 truncated to fit in target size 16
[INFO (VERI-1108)] bind_wrapper_alu3.sv(1): replacing existing cell alu3_props
[INFO (VERI-1108)] alu3_top.v(1): replacing existing cell alu3_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu3_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 128 of 256 design flops, 0 of 0 design latches, 2 of 2 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.005s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.02 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.03 s]
0.Hp: Proof Simplification Iteration 14	[0.03 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.04 s]
0.Hp: Proof Simplification Iteration 18	[0.04 s]
0.Hp: Proof Simplification Iteration 19	[0.05 s]
0.Hp: Proof Simplification Iteration 20	[0.05 s]
0.Hp: Proof Simplification Iteration 21	[0.05 s]
0.Hp: Proof Simplification Iteration 22	[0.05 s]
0.Hp: Proof Simplification Iteration 23	[0.06 s]
0.Hp: Proof Simplification Iteration 24	[0.06 s]
0.Hp: Proof Simplification Iteration 25	[0.06 s]
0.Hp: Proof Simplification Iteration 26	[0.07 s]
0.Hp: Proof Simplification Iteration 27	[0.07 s]
0.Hp: Proof Simplification Iteration 28	[0.07 s]
0.Hp: Proof Simplification Iteration 29	[0.07 s]
0.Hp: Proof Simplification Iteration 30	[0.08 s]
0.Hp: Proof Simplification Iteration 31	[0.08 s]
0.Hp: Proof Simplification Iteration 32	[0.08 s]
0.Hp: Proof Simplification Iteration 33	[0.08 s]
Proof Simplification completed in 0.09 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 44772@luigi(local) jg_13014_luigi_33
0.N: Proofgrid shell started at 44782@luigi(local) jg_13014_luigi_33
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 44762@luigi(local) jg_13014_luigi_33
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 44791@luigi(local) jg_13014_luigi_33
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Hp: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Ht: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu3_top.u_alu3_props.assert_alu_res3_chk" in 0.02 s.
0.Ht: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.N: All properties determined. [0.01 s]
0.Ht: Exited with Success (@ 0.01 s)
0.N: Exited with Success (@ 0.01 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.02 s]
0.Hp: Exited with Success (@ 0.02 s)
0.B: All properties determined. [0.02 s]
0.B: Exited with Success (@ 0.03 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 5 -window {}; visualize -violation -property <embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.02 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.03 s]
0.Hp: Proof Simplification Iteration 14	[0.03 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.04 s]
0.Hp: Proof Simplification Iteration 18	[0.04 s]
0.Hp: Proof Simplification Iteration 19	[0.04 s]
0.Hp: Proof Simplification Iteration 20	[0.05 s]
0.Hp: Proof Simplification Iteration 21	[0.05 s]
0.Hp: Proof Simplification Iteration 22	[0.05 s]
0.Hp: Proof Simplification Iteration 23	[0.06 s]
0.Hp: Proof Simplification Iteration 24	[0.06 s]
0.Hp: Proof Simplification Iteration 25	[0.06 s]
0.Hp: Proof Simplification Iteration 26	[0.06 s]
0.Hp: Proof Simplification Iteration 27	[0.07 s]
0.Hp: Proof Simplification Iteration 28	[0.07 s]
0.Hp: Proof Simplification Iteration 29	[0.07 s]
0.Hp: Proof Simplification Iteration 30	[0.07 s]
0.Hp: Proof Simplification Iteration 31	[0.07 s]
0.Hp: Proof Simplification Iteration 32	[0.08 s]
0.Hp: Proof Simplification Iteration 33	[0.08 s]
Proof Simplification completed in 0.09 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 53100@luigi(local) jg_13014_luigi_34
0.N: Proofgrid shell started at 53124@luigi(local) jg_13014_luigi_34
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 53082@luigi(local) jg_13014_luigi_34
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 53135@luigi(local) jg_13014_luigi_34
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  5	[0.02 s]
0.B: Trace Attempt  2	[0.02 s]
0.N: A trace with 5 cycles was found. [0.03 s]
0.N: All properties determined. [0.03 s]
Initiating shutdown of proof (@ 0.03 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.03 s]
0.N: Exited with Success (@ 0.03 s)
0.Ht: Exited with Success (@ 0.03 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.04 s]
0.Hp: Exited with Success (@ 0.04 s)
0.B: All properties determined. [0.04 s]
0.B: Exited with Success (@ 0.05 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu3.v alu3_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu3.v
[WARN (VERI-1206)] alu3.v(82): overwriting previous definition of module alu3
[INFO (VERI-2142)] alu3.v(82): previous definition of module alu3 is here
[-- (VERI-1482)] Analyzing Verilog file alu3_top.v
[WARN (VERI-1206)] alu3_top.v(47): overwriting previous definition of module alu3_top
[INFO (VERI-2142)] alu3_top.v(47): previous definition of module alu3_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu3.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu3.sv
[WARN (VERI-1208)] bind_wrapper_alu3.sv(131): literal value truncated to fit in 4 bits
[WARN (VERI-1206)] bind_wrapper_alu3.sv(133): overwriting previous definition of module alu3_props
[INFO (VERI-2142)] bind_wrapper_alu3.sv(133): previous definition of module alu3_props is here
[WARN (VERI-1206)] bind_wrapper_alu3.sv(150): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu3.sv(150): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu3_top};
INFO (ISW003): Top module name is "alu3_top".
[INFO (VERI-1018)] alu3_top.v(1): compiling module alu3_top
[INFO (VERI-1018)] alu3.v(1): compiling module alu3
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=16)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=64)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=64)
[WARN (VDB-1000)] alu3.v(22): net w_paddw_res[63] is constantly driven from multiple places
[WARN (VDB-1001)] alu3.v(27): another driver from here
[INFO (VERI-1108)] alu3.v(1): replacing existing cell alu3
[WARN (VERI-1330)] alu3_top.v(31): actual bit length 32 differs from formal bit length 64 for port alu_res3
[INFO (VERI-1018)] bind_wrapper_alu3.sv(1): compiling module alu3_props
[WARN (VERI-1209)] bind_wrapper_alu3.sv(103): expression size 64 truncated to fit in target size 16
[WARN (VERI-1209)] bind_wrapper_alu3.sv(105): expression size 64 truncated to fit in target size 16
[WARN (VERI-1209)] bind_wrapper_alu3.sv(107): expression size 64 truncated to fit in target size 16
[WARN (VERI-1209)] bind_wrapper_alu3.sv(109): expression size 64 truncated to fit in target size 16
[INFO (VERI-1108)] bind_wrapper_alu3.sv(1): replacing existing cell alu3_props
[INFO (VERI-1108)] alu3_top.v(1): replacing existing cell alu3_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu3_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 128 of 256 design flops, 0 of 0 design latches, 2 of 2 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.005s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.02 s]
0.Hp: Proof Simplification Iteration 11	[0.02 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.03 s]
0.Hp: Proof Simplification Iteration 14	[0.03 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.04 s]
0.Hp: Proof Simplification Iteration 18	[0.04 s]
0.Hp: Proof Simplification Iteration 19	[0.04 s]
0.Hp: Proof Simplification Iteration 20	[0.05 s]
0.Hp: Proof Simplification Iteration 21	[0.05 s]
0.Hp: Proof Simplification Iteration 22	[0.05 s]
0.Hp: Proof Simplification Iteration 23	[0.06 s]
0.Hp: Proof Simplification Iteration 24	[0.06 s]
0.Hp: Proof Simplification Iteration 25	[0.06 s]
0.Hp: Proof Simplification Iteration 26	[0.06 s]
0.Hp: Proof Simplification Iteration 27	[0.07 s]
0.Hp: Proof Simplification Iteration 28	[0.07 s]
0.Hp: Proof Simplification Iteration 29	[0.07 s]
0.Hp: Proof Simplification Iteration 30	[0.07 s]
0.Hp: Proof Simplification Iteration 31	[0.07 s]
0.Hp: Proof Simplification Iteration 32	[0.08 s]
0.Hp: Proof Simplification Iteration 33	[0.08 s]
Proof Simplification completed in 0.09 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 56475@luigi(local) jg_13014_luigi_35
0.N: Proofgrid shell started at 56484@luigi(local) jg_13014_luigi_35
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 56464@luigi(local) jg_13014_luigi_35
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 56493@luigi(local) jg_13014_luigi_35
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Ht: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Hp: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu3_top.u_alu3_props.assert_alu_res3_chk" in 0.01 s.
0.N: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.Ht: Interrupted (multi)
0.N: Exited with Success (@ 0.01 s)
0.Ht: All properties determined. [0.01 s]
0.Ht: Exited with Success (@ 0.01 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.01 s]
0.Hp: Exited with Success (@ 0.01 s)
0.B: All properties determined. [0.02 s]
0.B: Exited with Success (@ 0.03 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 6 -window {}; visualize -violation -property <embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.004s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.02 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.03 s]
0.Hp: Proof Simplification Iteration 14	[0.03 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.04 s]
0.Hp: Proof Simplification Iteration 18	[0.04 s]
0.Hp: Proof Simplification Iteration 19	[0.05 s]
0.Hp: Proof Simplification Iteration 20	[0.05 s]
0.Hp: Proof Simplification Iteration 21	[0.05 s]
0.Hp: Proof Simplification Iteration 22	[0.05 s]
0.Hp: Proof Simplification Iteration 23	[0.06 s]
0.Hp: Proof Simplification Iteration 24	[0.06 s]
0.Hp: Proof Simplification Iteration 25	[0.06 s]
0.Hp: Proof Simplification Iteration 26	[0.06 s]
0.Hp: Proof Simplification Iteration 27	[0.07 s]
0.Hp: Proof Simplification Iteration 28	[0.07 s]
0.Hp: Proof Simplification Iteration 29	[0.07 s]
0.Hp: Proof Simplification Iteration 30	[0.07 s]
0.Hp: Proof Simplification Iteration 31	[0.07 s]
0.Hp: Proof Simplification Iteration 32	[0.08 s]
0.Hp: Proof Simplification Iteration 33	[0.08 s]
Proof Simplification completed in 0.09 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 56850@luigi(local) jg_13014_luigi_36
0.N: Proofgrid shell started at 56860@luigi(local) jg_13014_luigi_36
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 56841@luigi(local) jg_13014_luigi_36
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 56869@luigi(local) jg_13014_luigi_36
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  2	[0.03 s]
0.N: Trace Attempt  6	[0.03 s]
0.N: A trace with 6 cycles was found. [0.04 s]
0.N: All properties determined. [0.04 s]
Initiating shutdown of proof (@ 0.05 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt  6	[0.02 s]
0.Ht: All properties determined. [0.05 s]
0.N: Exited with Success (@ 0.05 s)
0.Ht: Exited with Success (@ 0.05 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.05 s]
0.B: All properties determined. [0.05 s]
0.Hp: Exited with Success (@ 0.05 s)
0.B: Exited with Success (@ 0.05 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu3.v alu3_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu3.v
[WARN (VERI-1206)] alu3.v(82): overwriting previous definition of module alu3
[INFO (VERI-2142)] alu3.v(82): previous definition of module alu3 is here
[-- (VERI-1482)] Analyzing Verilog file alu3_top.v
[WARN (VERI-1206)] alu3_top.v(47): overwriting previous definition of module alu3_top
[INFO (VERI-2142)] alu3_top.v(47): previous definition of module alu3_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu3.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu3.sv
[WARN (VERI-1206)] bind_wrapper_alu3.sv(133): overwriting previous definition of module alu3_props
[INFO (VERI-2142)] bind_wrapper_alu3.sv(133): previous definition of module alu3_props is here
[WARN (VERI-1206)] bind_wrapper_alu3.sv(150): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu3.sv(150): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu3_top};
INFO (ISW003): Top module name is "alu3_top".
[INFO (VERI-1018)] alu3_top.v(1): compiling module alu3_top
[INFO (VERI-1018)] alu3.v(1): compiling module alu3
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=16)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=64)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=64)
[WARN (VDB-1000)] alu3.v(22): net w_paddw_res[63] is constantly driven from multiple places
[WARN (VDB-1001)] alu3.v(27): another driver from here
[INFO (VERI-1108)] alu3.v(1): replacing existing cell alu3
[WARN (VERI-1330)] alu3_top.v(31): actual bit length 32 differs from formal bit length 64 for port alu_res3
[INFO (VERI-1018)] bind_wrapper_alu3.sv(1): compiling module alu3_props
[WARN (VERI-1209)] bind_wrapper_alu3.sv(103): expression size 64 truncated to fit in target size 16
[WARN (VERI-1209)] bind_wrapper_alu3.sv(105): expression size 64 truncated to fit in target size 16
[WARN (VERI-1209)] bind_wrapper_alu3.sv(107): expression size 64 truncated to fit in target size 16
[WARN (VERI-1209)] bind_wrapper_alu3.sv(109): expression size 64 truncated to fit in target size 16
[INFO (VERI-1108)] bind_wrapper_alu3.sv(1): replacing existing cell alu3_props
[INFO (VERI-1108)] alu3_top.v(1): replacing existing cell alu3_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu3_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 128 of 256 design flops, 0 of 0 design latches, 2 of 2 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.006s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.02 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.03 s]
0.Hp: Proof Simplification Iteration 14	[0.03 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.04 s]
0.Hp: Proof Simplification Iteration 18	[0.04 s]
0.Hp: Proof Simplification Iteration 19	[0.04 s]
0.Hp: Proof Simplification Iteration 20	[0.05 s]
0.Hp: Proof Simplification Iteration 21	[0.05 s]
0.Hp: Proof Simplification Iteration 22	[0.05 s]
0.Hp: Proof Simplification Iteration 23	[0.06 s]
0.Hp: Proof Simplification Iteration 24	[0.06 s]
0.Hp: Proof Simplification Iteration 25	[0.06 s]
0.Hp: Proof Simplification Iteration 26	[0.06 s]
0.Hp: Proof Simplification Iteration 27	[0.07 s]
0.Hp: Proof Simplification Iteration 28	[0.07 s]
0.Hp: Proof Simplification Iteration 29	[0.07 s]
0.Hp: Proof Simplification Iteration 30	[0.07 s]
0.Hp: Proof Simplification Iteration 31	[0.07 s]
0.Hp: Proof Simplification Iteration 32	[0.08 s]
0.Hp: Proof Simplification Iteration 33	[0.08 s]
Proof Simplification completed in 0.09 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 63064@luigi(local) jg_13014_luigi_37
0.N: Proofgrid shell started at 63076@luigi(local) jg_13014_luigi_37
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 63051@luigi(local) jg_13014_luigi_37
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 63088@luigi(local) jg_13014_luigi_37
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Ht: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Hp: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu3_top.u_alu3_props.assert_alu_res3_chk" in 0.01 s.
0.N: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.Ht: Interrupted (multi)
0.N: Exited with Success (@ 0.01 s)
0.Ht: All properties determined. [0.01 s]
0.Ht: Exited with Success (@ 0.01 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.01 s]
0.Hp: Exited with Success (@ 0.01 s)
0.B: All properties determined. [0.02 s]
0.B: Exited with Success (@ 0.02 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 5 -window {}; visualize -violation -property <embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.02 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.03 s]
0.Hp: Proof Simplification Iteration 14	[0.03 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.04 s]
0.Hp: Proof Simplification Iteration 18	[0.04 s]
0.Hp: Proof Simplification Iteration 19	[0.04 s]
0.Hp: Proof Simplification Iteration 20	[0.05 s]
0.Hp: Proof Simplification Iteration 21	[0.05 s]
0.Hp: Proof Simplification Iteration 22	[0.05 s]
0.Hp: Proof Simplification Iteration 23	[0.06 s]
0.Hp: Proof Simplification Iteration 24	[0.06 s]
0.Hp: Proof Simplification Iteration 25	[0.06 s]
0.Hp: Proof Simplification Iteration 26	[0.06 s]
0.Hp: Proof Simplification Iteration 27	[0.07 s]
0.Hp: Proof Simplification Iteration 28	[0.07 s]
0.Hp: Proof Simplification Iteration 29	[0.07 s]
0.Hp: Proof Simplification Iteration 30	[0.07 s]
0.Hp: Proof Simplification Iteration 31	[0.07 s]
0.Hp: Proof Simplification Iteration 32	[0.08 s]
0.Hp: Proof Simplification Iteration 33	[0.08 s]
Proof Simplification completed in 0.09 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 65262@luigi(local) jg_13014_luigi_38
0.N: Proofgrid shell started at 65271@luigi(local) jg_13014_luigi_38
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 65253@luigi(local) jg_13014_luigi_38
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Proofgrid shell started at 65280@luigi(local) jg_13014_luigi_38
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  5	[0.02 s]
0.B: Trace Attempt  2	[0.03 s]
0.N: A trace with 5 cycles was found. [0.04 s]
0.N: All properties determined. [0.04 s]
Initiating shutdown of proof (@ 0.04 s)
0.Hp: Interrupted (multi)
0.Ht: Interrupted (multi)
0.Hp: All properties determined. [0.04 s]
0.Ht: All properties determined. [0.04 s]
0.N: Exited with Success (@ 0.04 s)
0.Hp: Exited with Success (@ 0.04 s)
0.Ht: Exited with Success (@ 0.04 s)
0.B: All properties determined. [0.05 s]
0.B: Exited with Success (@ 0.05 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu3.v alu3_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu3.v
[WARN (VERI-1206)] alu3.v(82): overwriting previous definition of module alu3
[INFO (VERI-2142)] alu3.v(82): previous definition of module alu3 is here
[-- (VERI-1482)] Analyzing Verilog file alu3_top.v
[WARN (VERI-1206)] alu3_top.v(47): overwriting previous definition of module alu3_top
[INFO (VERI-2142)] alu3_top.v(47): previous definition of module alu3_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu3.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu3.sv
[WARN (VERI-1206)] bind_wrapper_alu3.sv(133): overwriting previous definition of module alu3_props
[INFO (VERI-2142)] bind_wrapper_alu3.sv(133): previous definition of module alu3_props is here
[WARN (VERI-1206)] bind_wrapper_alu3.sv(150): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu3.sv(150): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu3_top};
INFO (ISW003): Top module name is "alu3_top".
[INFO (VERI-1018)] alu3_top.v(1): compiling module alu3_top
[INFO (VERI-1018)] alu3.v(1): compiling module alu3
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=16)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=64)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] alu3.v(1): replacing existing cell alu3
[WARN (VERI-1330)] alu3_top.v(31): actual bit length 32 differs from formal bit length 64 for port alu_res3
[INFO (VERI-1018)] bind_wrapper_alu3.sv(1): compiling module alu3_props
[WARN (VERI-1209)] bind_wrapper_alu3.sv(103): expression size 64 truncated to fit in target size 16
[WARN (VERI-1209)] bind_wrapper_alu3.sv(105): expression size 64 truncated to fit in target size 16
[WARN (VERI-1209)] bind_wrapper_alu3.sv(107): expression size 64 truncated to fit in target size 16
[WARN (VERI-1209)] bind_wrapper_alu3.sv(109): expression size 64 truncated to fit in target size 16
[INFO (VERI-1108)] bind_wrapper_alu3.sv(1): replacing existing cell alu3_props
[INFO (VERI-1108)] alu3_top.v(1): replacing existing cell alu3_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu3_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 128 of 256 design flops, 0 of 0 design latches, 2 of 2 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.005s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.02 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.03 s]
0.Hp: Proof Simplification Iteration 14	[0.03 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.04 s]
0.Hp: Proof Simplification Iteration 18	[0.04 s]
0.Hp: Proof Simplification Iteration 19	[0.04 s]
0.Hp: Proof Simplification Iteration 20	[0.05 s]
0.Hp: Proof Simplification Iteration 21	[0.05 s]
0.Hp: Proof Simplification Iteration 22	[0.05 s]
0.Hp: Proof Simplification Iteration 23	[0.06 s]
0.Hp: Proof Simplification Iteration 24	[0.06 s]
0.Hp: Proof Simplification Iteration 25	[0.06 s]
0.Hp: Proof Simplification Iteration 26	[0.06 s]
0.Hp: Proof Simplification Iteration 27	[0.07 s]
0.Hp: Proof Simplification Iteration 28	[0.07 s]
0.Hp: Proof Simplification Iteration 29	[0.07 s]
0.Hp: Proof Simplification Iteration 30	[0.07 s]
0.Hp: Proof Simplification Iteration 31	[0.08 s]
0.Hp: Proof Simplification Iteration 32	[0.08 s]
0.Hp: Proof Simplification Iteration 33	[0.08 s]
Proof Simplification completed in 0.09 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 33122@luigi(local) jg_13014_luigi_39
0.N: Proofgrid shell started at 33131@luigi(local) jg_13014_luigi_39
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 33113@luigi(local) jg_13014_luigi_39
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 33140@luigi(local) jg_13014_luigi_39
0.B: Cluster is entering permanent allocation mode.
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Ht: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu3_top.u_alu3_props.assert_alu_res3_chk" in 0.01 s.
0.N: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.N: Exited with Success (@ 0.01 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.01 s]
0.Ht: Exited with Success (@ 0.01 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.01 s]
0.Hp: Exited with Success (@ 0.01 s)
0.B: Trace Attempt  1	[0.01 s]
0.B: All properties determined. [0.03 s]
0.B: Exited with Success (@ 0.03 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 5 -window {}; visualize -violation -property <embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.02 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.03 s]
0.Hp: Proof Simplification Iteration 14	[0.03 s]
0.Hp: Proof Simplification Iteration 15	[0.03 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.04 s]
0.Hp: Proof Simplification Iteration 18	[0.04 s]
0.Hp: Proof Simplification Iteration 19	[0.04 s]
0.Hp: Proof Simplification Iteration 20	[0.05 s]
0.Hp: Proof Simplification Iteration 21	[0.05 s]
0.Hp: Proof Simplification Iteration 22	[0.05 s]
0.Hp: Proof Simplification Iteration 23	[0.05 s]
0.Hp: Proof Simplification Iteration 24	[0.06 s]
0.Hp: Proof Simplification Iteration 25	[0.06 s]
0.Hp: Proof Simplification Iteration 26	[0.06 s]
0.Hp: Proof Simplification Iteration 27	[0.06 s]
0.Hp: Proof Simplification Iteration 28	[0.07 s]
0.Hp: Proof Simplification Iteration 29	[0.07 s]
0.Hp: Proof Simplification Iteration 30	[0.07 s]
0.Hp: Proof Simplification Iteration 31	[0.07 s]
0.Hp: Proof Simplification Iteration 32	[0.07 s]
0.Hp: Proof Simplification Iteration 33	[0.08 s]
Proof Simplification completed in 0.09 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 33178@luigi(local) jg_13014_luigi_40
0.N: Proofgrid shell started at 33187@luigi(local) jg_13014_luigi_40
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 33169@luigi(local) jg_13014_luigi_40
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Proofgrid shell started at 33196@luigi(local) jg_13014_luigi_40
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  5	[0.02 s]
0.B: Trace Attempt  2	[0.02 s]
0.Ht: A trace with 5 cycles was found. [0.03 s]
0.Ht: All properties determined. [0.03 s]
Initiating shutdown of proof (@ 0.03 s)
0.Hp: Interrupted (multi)
0.Ht: Exited with Success (@ 0.03 s)
0.N: All properties determined. [0.03 s]
0.Hp: All properties determined. [0.03 s]
0.N: Exited with Success (@ 0.03 s)
0.Hp: Exited with Success (@ 0.03 s)
0.B: All properties determined. [0.04 s]
0.B: Exited with Success (@ 0.04 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu3.v alu3_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu3.v
[WARN (VERI-1206)] alu3.v(82): overwriting previous definition of module alu3
[INFO (VERI-2142)] alu3.v(82): previous definition of module alu3 is here
[-- (VERI-1482)] Analyzing Verilog file alu3_top.v
[WARN (VERI-1206)] alu3_top.v(47): overwriting previous definition of module alu3_top
[INFO (VERI-2142)] alu3_top.v(47): previous definition of module alu3_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu3.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu3.sv
[WARN (VERI-1206)] bind_wrapper_alu3.sv(133): overwriting previous definition of module alu3_props
[INFO (VERI-2142)] bind_wrapper_alu3.sv(133): previous definition of module alu3_props is here
[WARN (VERI-1206)] bind_wrapper_alu3.sv(150): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu3.sv(150): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu3_top};
INFO (ISW003): Top module name is "alu3_top".
[INFO (VERI-1018)] alu3_top.v(1): compiling module alu3_top
[INFO (VERI-1018)] alu3.v(1): compiling module alu3
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=16)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=64)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] alu3.v(1): replacing existing cell alu3
[WARN (VERI-1330)] alu3_top.v(31): actual bit length 32 differs from formal bit length 64 for port alu_res3
[INFO (VERI-1018)] bind_wrapper_alu3.sv(1): compiling module alu3_props
[WARN (VERI-1209)] bind_wrapper_alu3.sv(103): expression size 64 truncated to fit in target size 16
[WARN (VERI-1209)] bind_wrapper_alu3.sv(105): expression size 64 truncated to fit in target size 16
[WARN (VERI-1209)] bind_wrapper_alu3.sv(107): expression size 64 truncated to fit in target size 16
[WARN (VERI-1209)] bind_wrapper_alu3.sv(109): expression size 64 truncated to fit in target size 16
[INFO (VERI-1108)] bind_wrapper_alu3.sv(1): replacing existing cell alu3_props
[INFO (VERI-1108)] alu3_top.v(1): replacing existing cell alu3_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu3_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% 
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 128 of 256 design flops, 0 of 0 design latches, 2 of 2 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.005s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.02 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.03 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.04 s]
0.Hp: Proof Simplification Iteration 18	[0.04 s]
0.Hp: Proof Simplification Iteration 19	[0.05 s]
0.Hp: Proof Simplification Iteration 20	[0.05 s]
0.Hp: Proof Simplification Iteration 21	[0.05 s]
0.Hp: Proof Simplification Iteration 22	[0.06 s]
0.Hp: Proof Simplification Iteration 23	[0.06 s]
0.Hp: Proof Simplification Iteration 24	[0.06 s]
0.Hp: Proof Simplification Iteration 25	[0.06 s]
0.Hp: Proof Simplification Iteration 26	[0.07 s]
0.Hp: Proof Simplification Iteration 27	[0.07 s]
0.Hp: Proof Simplification Iteration 28	[0.07 s]
0.Hp: Proof Simplification Iteration 29	[0.07 s]
0.Hp: Proof Simplification Iteration 30	[0.08 s]
0.Hp: Proof Simplification Iteration 31	[0.08 s]
0.Hp: Proof Simplification Iteration 32	[0.08 s]
0.Hp: Proof Simplification Iteration 33	[0.08 s]
Proof Simplification completed in 0.09 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 59897@luigi(local) jg_13014_luigi_41
0.N: Proofgrid shell started at 59907@luigi(local) jg_13014_luigi_41
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 59888@luigi(local) jg_13014_luigi_41
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 59921@luigi(local) jg_13014_luigi_41
0.B: Cluster is entering permanent allocation mode.
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Ht: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.N: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu3_top.u_alu3_props.assert_alu_res3_chk" in 0.01 s.
0.N: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.N: Exited with Success (@ 0.01 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.01 s]
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.01 s]
0.Hp: Exited with Success (@ 0.01 s)
0.Ht: Exited with Success (@ 0.01 s)
0.B: All properties determined. [0.02 s]
0.B: Exited with Success (@ 0.03 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 6 -window {}; visualize -violation -property <embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.02 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.03 s]
0.Hp: Proof Simplification Iteration 14	[0.03 s]
0.Hp: Proof Simplification Iteration 15	[0.03 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.04 s]
0.Hp: Proof Simplification Iteration 18	[0.04 s]
0.Hp: Proof Simplification Iteration 19	[0.04 s]
0.Hp: Proof Simplification Iteration 20	[0.05 s]
0.Hp: Proof Simplification Iteration 21	[0.05 s]
0.Hp: Proof Simplification Iteration 22	[0.05 s]
0.Hp: Proof Simplification Iteration 23	[0.05 s]
0.Hp: Proof Simplification Iteration 24	[0.06 s]
0.Hp: Proof Simplification Iteration 25	[0.06 s]
0.Hp: Proof Simplification Iteration 26	[0.06 s]
0.Hp: Proof Simplification Iteration 27	[0.06 s]
0.Hp: Proof Simplification Iteration 28	[0.07 s]
0.Hp: Proof Simplification Iteration 29	[0.07 s]
0.Hp: Proof Simplification Iteration 30	[0.07 s]
0.Hp: Proof Simplification Iteration 31	[0.07 s]
0.Hp: Proof Simplification Iteration 32	[0.07 s]
0.Hp: Proof Simplification Iteration 33	[0.08 s]
Proof Simplification completed in 0.09 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 60575@luigi(local) jg_13014_luigi_42
0.N: Proofgrid shell started at 60584@luigi(local) jg_13014_luigi_42
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 60566@luigi(local) jg_13014_luigi_42
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 60593@luigi(local) jg_13014_luigi_42
0.B: Cluster is entering permanent allocation mode.
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  1	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  2	[0.02 s]
0.N: Trace Attempt  6	[0.03 s]
0.N: A trace with 6 cycles was found. [0.04 s]
0.N: All properties determined. [0.04 s]
Initiating shutdown of proof (@ 0.04 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.04 s]
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt  6	[0.02 s]
0.Ht: All properties determined. [0.04 s]
0.N: Exited with Success (@ 0.04 s)
0.Hp: Exited with Success (@ 0.04 s)
0.Ht: Exited with Success (@ 0.04 s)
0.B: All properties determined. [0.05 s]
0.B: Exited with Success (@ 0.05 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu3.v alu3_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu3.v
[WARN (VERI-1206)] alu3.v(82): overwriting previous definition of module alu3
[INFO (VERI-2142)] alu3.v(82): previous definition of module alu3 is here
[-- (VERI-1482)] Analyzing Verilog file alu3_top.v
[WARN (VERI-1206)] alu3_top.v(47): overwriting previous definition of module alu3_top
[INFO (VERI-2142)] alu3_top.v(47): previous definition of module alu3_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu3.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu3.sv
[WARN (VERI-1206)] bind_wrapper_alu3.sv(133): overwriting previous definition of module alu3_props
[INFO (VERI-2142)] bind_wrapper_alu3.sv(133): previous definition of module alu3_props is here
[WARN (VERI-1206)] bind_wrapper_alu3.sv(150): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu3.sv(150): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu3_top};
INFO (ISW003): Top module name is "alu3_top".
[INFO (VERI-1018)] alu3_top.v(1): compiling module alu3_top
[INFO (VERI-1018)] alu3.v(1): compiling module alu3
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=16)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=64)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] alu3.v(1): replacing existing cell alu3
[INFO (VERI-1018)] bind_wrapper_alu3.sv(1): compiling module alu3_props
[WARN (VERI-1209)] bind_wrapper_alu3.sv(103): expression size 64 truncated to fit in target size 16
[WARN (VERI-1209)] bind_wrapper_alu3.sv(105): expression size 64 truncated to fit in target size 16
[WARN (VERI-1209)] bind_wrapper_alu3.sv(107): expression size 64 truncated to fit in target size 16
[WARN (VERI-1209)] bind_wrapper_alu3.sv(109): expression size 64 truncated to fit in target size 16
[INFO (VERI-1108)] bind_wrapper_alu3.sv(1): replacing existing cell alu3_props
[INFO (VERI-1108)] alu3_top.v(1): replacing existing cell alu3_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu3_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 128 of 256 design flops, 0 of 0 design latches, 2 of 2 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.007s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.03 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.04 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.05 s]
0.Hp: Proof Simplification Iteration 16	[0.05 s]
0.Hp: Proof Simplification Iteration 17	[0.05 s]
0.Hp: Proof Simplification Iteration 18	[0.06 s]
0.Hp: Proof Simplification Iteration 19	[0.06 s]
0.Hp: Proof Simplification Iteration 20	[0.06 s]
0.Hp: Proof Simplification Iteration 21	[0.07 s]
0.Hp: Proof Simplification Iteration 22	[0.07 s]
0.Hp: Proof Simplification Iteration 23	[0.07 s]
0.Hp: Proof Simplification Iteration 24	[0.07 s]
0.Hp: Proof Simplification Iteration 25	[0.08 s]
0.Hp: Proof Simplification Iteration 26	[0.08 s]
0.Hp: Proof Simplification Iteration 27	[0.08 s]
0.Hp: Proof Simplification Iteration 28	[0.09 s]
0.Hp: Proof Simplification Iteration 29	[0.09 s]
0.Hp: Proof Simplification Iteration 30	[0.09 s]
0.Hp: Proof Simplification Iteration 31	[0.10 s]
0.Hp: Proof Simplification Iteration 32	[0.10 s]
0.Hp: Proof Simplification Iteration 33	[0.10 s]
0.Hp: Proof Simplification Iteration 34	[0.10 s]
0.Hp: Proof Simplification Iteration 35	[0.11 s]
0.Hp: Proof Simplification Iteration 36	[0.11 s]
0.Hp: Proof Simplification Iteration 37	[0.12 s]
0.Hp: Proof Simplification Iteration 38	[0.12 s]
0.Hp: Proof Simplification Iteration 39	[0.12 s]
0.Hp: Proof Simplification Iteration 40	[0.12 s]
0.Hp: Proof Simplification Iteration 41	[0.13 s]
0.Hp: Proof Simplification Iteration 42	[0.13 s]
0.Hp: Proof Simplification Iteration 43	[0.14 s]
0.Hp: Proof Simplification Iteration 44	[0.14 s]
0.Hp: Proof Simplification Iteration 45	[0.14 s]
0.Hp: Proof Simplification Iteration 46	[0.14 s]
0.Hp: Proof Simplification Iteration 47	[0.15 s]
0.Hp: Proof Simplification Iteration 48	[0.15 s]
0.Hp: Proof Simplification Iteration 49	[0.15 s]
0.Hp: Proof Simplification Iteration 50	[0.16 s]
0.Hp: Proof Simplification Iteration 51	[0.16 s]
0.Hp: Proof Simplification Iteration 52	[0.16 s]
0.Hp: Proof Simplification Iteration 53	[0.17 s]
0.Hp: Proof Simplification Iteration 54	[0.17 s]
0.Hp: Proof Simplification Iteration 55	[0.17 s]
0.Hp: Proof Simplification Iteration 56	[0.18 s]
0.Hp: Proof Simplification Iteration 57	[0.18 s]
0.Hp: Proof Simplification Iteration 58	[0.18 s]
0.Hp: Proof Simplification Iteration 59	[0.18 s]
0.Hp: Proof Simplification Iteration 60	[0.19 s]
0.Hp: Proof Simplification Iteration 61	[0.19 s]
0.Hp: Proof Simplification Iteration 62	[0.19 s]
0.Hp: Proof Simplification Iteration 63	[0.20 s]
0.Hp: Proof Simplification Iteration 64	[0.20 s]
0.Hp: Proof Simplification Iteration 65	[0.20 s]
Proof Simplification completed in 0.21 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 65474@luigi(local) jg_13014_luigi_43
0.N: Proofgrid shell started at 65483@luigi(local) jg_13014_luigi_43
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 65465@luigi(local) jg_13014_luigi_43
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 65492@luigi(local) jg_13014_luigi_43
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Ht: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu3_top.u_alu3_props.assert_alu_res3_chk" in 0.02 s.
0.Ht: All properties determined. [0.02 s]
Initiating shutdown of proof (@ 0.02 s)
0.Ht: Exited with Success (@ 0.02 s)
0.N: All properties determined. [0.02 s]
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.02 s]
0.N: Exited with Success (@ 0.02 s)
0.Hp: Exited with Success (@ 0.02 s)
0.B: All properties determined. [0.03 s]
0.B: Exited with Success (@ 0.03 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 5 -window {}; visualize -violation -property <embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.004s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.05 s]
0.Hp: Proof Simplification Iteration 18	[0.05 s]
0.Hp: Proof Simplification Iteration 19	[0.06 s]
0.Hp: Proof Simplification Iteration 20	[0.06 s]
0.Hp: Proof Simplification Iteration 21	[0.06 s]
0.Hp: Proof Simplification Iteration 22	[0.06 s]
0.Hp: Proof Simplification Iteration 23	[0.07 s]
0.Hp: Proof Simplification Iteration 24	[0.07 s]
0.Hp: Proof Simplification Iteration 25	[0.07 s]
0.Hp: Proof Simplification Iteration 26	[0.08 s]
0.Hp: Proof Simplification Iteration 27	[0.08 s]
0.Hp: Proof Simplification Iteration 28	[0.08 s]
0.Hp: Proof Simplification Iteration 29	[0.08 s]
0.Hp: Proof Simplification Iteration 30	[0.09 s]
0.Hp: Proof Simplification Iteration 31	[0.09 s]
0.Hp: Proof Simplification Iteration 32	[0.09 s]
0.Hp: Proof Simplification Iteration 33	[0.10 s]
0.Hp: Proof Simplification Iteration 34	[0.10 s]
0.Hp: Proof Simplification Iteration 35	[0.10 s]
0.Hp: Proof Simplification Iteration 36	[0.10 s]
0.Hp: Proof Simplification Iteration 37	[0.11 s]
0.Hp: Proof Simplification Iteration 38	[0.11 s]
0.Hp: Proof Simplification Iteration 39	[0.12 s]
0.Hp: Proof Simplification Iteration 40	[0.12 s]
0.Hp: Proof Simplification Iteration 41	[0.12 s]
0.Hp: Proof Simplification Iteration 42	[0.12 s]
0.Hp: Proof Simplification Iteration 43	[0.13 s]
0.Hp: Proof Simplification Iteration 44	[0.13 s]
0.Hp: Proof Simplification Iteration 45	[0.13 s]
0.Hp: Proof Simplification Iteration 46	[0.14 s]
0.Hp: Proof Simplification Iteration 47	[0.14 s]
0.Hp: Proof Simplification Iteration 48	[0.14 s]
0.Hp: Proof Simplification Iteration 49	[0.14 s]
0.Hp: Proof Simplification Iteration 50	[0.15 s]
0.Hp: Proof Simplification Iteration 51	[0.15 s]
0.Hp: Proof Simplification Iteration 52	[0.15 s]
0.Hp: Proof Simplification Iteration 53	[0.16 s]
0.Hp: Proof Simplification Iteration 54	[0.16 s]
0.Hp: Proof Simplification Iteration 55	[0.16 s]
0.Hp: Proof Simplification Iteration 56	[0.17 s]
0.Hp: Proof Simplification Iteration 57	[0.17 s]
0.Hp: Proof Simplification Iteration 58	[0.17 s]
0.Hp: Proof Simplification Iteration 59	[0.17 s]
0.Hp: Proof Simplification Iteration 60	[0.18 s]
0.Hp: Proof Simplification Iteration 61	[0.18 s]
0.Hp: Proof Simplification Iteration 62	[0.18 s]
0.Hp: Proof Simplification Iteration 63	[0.19 s]
0.Hp: Proof Simplification Iteration 64	[0.19 s]
0.Hp: Proof Simplification Iteration 65	[0.19 s]
0.Hp: Proof Simplification Iteration 66	[0.20 s]
Proof Simplification completed in 0.21 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 65988@luigi(local) jg_13014_luigi_44
0.N: Proofgrid shell started at 65997@luigi(local) jg_13014_luigi_44
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 65978@luigi(local) jg_13014_luigi_44
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 66006@luigi(local) jg_13014_luigi_44
0.B: Cluster is entering permanent allocation mode.
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.02 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.Ht: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  5	[0.03 s]
0.B: Trace Attempt  2	[0.03 s]
0.N: A trace with 5 cycles was found. [0.06 s]
0.N: All properties determined. [0.06 s]
Initiating shutdown of proof (@ 0.06 s)
0.N: Exited with Success (@ 0.06 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.06 s]
0.B: Trace Attempt  3	[0.06 s]
0.Ht: Exited with Success (@ 0.06 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.07 s]
0.Hp: Exited with Success (@ 0.07 s)
0.B: All properties determined. [0.09 s]
0.B: Exited with Success (@ 0.09 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu3.v alu3_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu3.v
[WARN (VERI-1206)] alu3.v(82): overwriting previous definition of module alu3
[INFO (VERI-2142)] alu3.v(82): previous definition of module alu3 is here
[-- (VERI-1482)] Analyzing Verilog file alu3_top.v
[WARN (VERI-1206)] alu3_top.v(47): overwriting previous definition of module alu3_top
[INFO (VERI-2142)] alu3_top.v(47): previous definition of module alu3_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu3.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu3.sv
[WARN (VERI-1206)] bind_wrapper_alu3.sv(137): overwriting previous definition of module alu3_props
[INFO (VERI-2142)] bind_wrapper_alu3.sv(133): previous definition of module alu3_props is here
[WARN (VERI-1206)] bind_wrapper_alu3.sv(154): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu3.sv(150): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu3_top};
INFO (ISW003): Top module name is "alu3_top".
[INFO (VERI-1018)] alu3_top.v(1): compiling module alu3_top
[INFO (VERI-1018)] alu3.v(1): compiling module alu3
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=16)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=64)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] alu3.v(1): replacing existing cell alu3
[INFO (VERI-1018)] bind_wrapper_alu3.sv(1): compiling module alu3_props
[WARN (VERI-1209)] bind_wrapper_alu3.sv(107): expression size 64 truncated to fit in target size 16
[WARN (VERI-1209)] bind_wrapper_alu3.sv(109): expression size 64 truncated to fit in target size 16
[WARN (VERI-1209)] bind_wrapper_alu3.sv(111): expression size 64 truncated to fit in target size 16
[WARN (VERI-1209)] bind_wrapper_alu3.sv(113): expression size 64 truncated to fit in target size 16
[INFO (VERI-1108)] bind_wrapper_alu3.sv(1): replacing existing cell alu3_props
[INFO (VERI-1108)] alu3_top.v(1): replacing existing cell alu3_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu3_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 128 of 256 design flops, 0 of 0 design latches, 2 of 2 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.005s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.05 s]
0.Hp: Proof Simplification Iteration 18	[0.05 s]
0.Hp: Proof Simplification Iteration 19	[0.06 s]
0.Hp: Proof Simplification Iteration 20	[0.06 s]
0.Hp: Proof Simplification Iteration 21	[0.06 s]
0.Hp: Proof Simplification Iteration 22	[0.06 s]
0.Hp: Proof Simplification Iteration 23	[0.07 s]
0.Hp: Proof Simplification Iteration 24	[0.07 s]
0.Hp: Proof Simplification Iteration 25	[0.07 s]
0.Hp: Proof Simplification Iteration 26	[0.08 s]
0.Hp: Proof Simplification Iteration 27	[0.08 s]
0.Hp: Proof Simplification Iteration 28	[0.08 s]
0.Hp: Proof Simplification Iteration 29	[0.09 s]
0.Hp: Proof Simplification Iteration 30	[0.09 s]
0.Hp: Proof Simplification Iteration 31	[0.09 s]
0.Hp: Proof Simplification Iteration 32	[0.09 s]
0.Hp: Proof Simplification Iteration 33	[0.10 s]
0.Hp: Proof Simplification Iteration 34	[0.10 s]
0.Hp: Proof Simplification Iteration 35	[0.10 s]
0.Hp: Proof Simplification Iteration 36	[0.11 s]
0.Hp: Proof Simplification Iteration 37	[0.11 s]
0.Hp: Proof Simplification Iteration 38	[0.11 s]
0.Hp: Proof Simplification Iteration 39	[0.12 s]
0.Hp: Proof Simplification Iteration 40	[0.12 s]
0.Hp: Proof Simplification Iteration 41	[0.12 s]
0.Hp: Proof Simplification Iteration 42	[0.12 s]
0.Hp: Proof Simplification Iteration 43	[0.13 s]
0.Hp: Proof Simplification Iteration 44	[0.13 s]
0.Hp: Proof Simplification Iteration 45	[0.13 s]
0.Hp: Proof Simplification Iteration 46	[0.14 s]
0.Hp: Proof Simplification Iteration 47	[0.14 s]
0.Hp: Proof Simplification Iteration 48	[0.14 s]
0.Hp: Proof Simplification Iteration 49	[0.15 s]
0.Hp: Proof Simplification Iteration 50	[0.15 s]
0.Hp: Proof Simplification Iteration 51	[0.15 s]
0.Hp: Proof Simplification Iteration 52	[0.15 s]
0.Hp: Proof Simplification Iteration 53	[0.16 s]
0.Hp: Proof Simplification Iteration 54	[0.16 s]
0.Hp: Proof Simplification Iteration 55	[0.16 s]
0.Hp: Proof Simplification Iteration 56	[0.17 s]
0.Hp: Proof Simplification Iteration 57	[0.17 s]
0.Hp: Proof Simplification Iteration 58	[0.17 s]
0.Hp: Proof Simplification Iteration 59	[0.17 s]
0.Hp: Proof Simplification Iteration 60	[0.18 s]
0.Hp: Proof Simplification Iteration 61	[0.18 s]
0.Hp: Proof Simplification Iteration 62	[0.18 s]
0.Hp: Proof Simplification Iteration 63	[0.19 s]
0.Hp: Proof Simplification Iteration 64	[0.19 s]
0.Hp: Proof Simplification Iteration 65	[0.19 s]
Proof Simplification completed in 0.20 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 81123@luigi(local) jg_13014_luigi_45
0.N: Proofgrid shell started at 81132@luigi(local) jg_13014_luigi_45
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 81114@luigi(local) jg_13014_luigi_45
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 81141@luigi(local) jg_13014_luigi_45
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Hp: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Ht: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  2	[0.03 s]
0.N: A trace with 2 cycles was found. [0.06 s]
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu3_top.u_alu3_props.assert_alu_res3_chk" in 0.06 s.
0.B: All properties determined. [0.06 s]
Initiating shutdown of proof (@ 0.06 s)
0.Hp: Interrupted (multi)
0.Ht: Interrupted (multi)
0.N: All properties determined. [0.06 s]
0.Hp: All properties determined. [0.06 s]
0.Ht: All properties determined. [0.06 s]
0.N: Exited with Success (@ 0.06 s)
0.B: Exited with Success (@ 0.06 s)
0.Ht: Exited with Success (@ 0.06 s)
0.Hp: Exited with Success (@ 0.06 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 5 -window {}; visualize -violation -property <embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.004s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.03 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.04 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.05 s]
0.Hp: Proof Simplification Iteration 17	[0.05 s]
0.Hp: Proof Simplification Iteration 18	[0.05 s]
0.Hp: Proof Simplification Iteration 19	[0.06 s]
0.Hp: Proof Simplification Iteration 20	[0.06 s]
0.Hp: Proof Simplification Iteration 21	[0.06 s]
0.Hp: Proof Simplification Iteration 22	[0.07 s]
0.Hp: Proof Simplification Iteration 23	[0.07 s]
0.Hp: Proof Simplification Iteration 24	[0.07 s]
0.Hp: Proof Simplification Iteration 25	[0.08 s]
0.Hp: Proof Simplification Iteration 26	[0.08 s]
0.Hp: Proof Simplification Iteration 27	[0.08 s]
0.Hp: Proof Simplification Iteration 28	[0.09 s]
0.Hp: Proof Simplification Iteration 29	[0.09 s]
0.Hp: Proof Simplification Iteration 30	[0.09 s]
0.Hp: Proof Simplification Iteration 31	[0.10 s]
0.Hp: Proof Simplification Iteration 32	[0.10 s]
0.Hp: Proof Simplification Iteration 33	[0.10 s]
0.Hp: Proof Simplification Iteration 34	[0.10 s]
0.Hp: Proof Simplification Iteration 35	[0.11 s]
0.Hp: Proof Simplification Iteration 36	[0.11 s]
0.Hp: Proof Simplification Iteration 37	[0.11 s]
0.Hp: Proof Simplification Iteration 38	[0.12 s]
0.Hp: Proof Simplification Iteration 39	[0.12 s]
0.Hp: Proof Simplification Iteration 40	[0.12 s]
0.Hp: Proof Simplification Iteration 41	[0.13 s]
0.Hp: Proof Simplification Iteration 42	[0.13 s]
0.Hp: Proof Simplification Iteration 43	[0.13 s]
0.Hp: Proof Simplification Iteration 44	[0.14 s]
0.Hp: Proof Simplification Iteration 45	[0.14 s]
0.Hp: Proof Simplification Iteration 46	[0.14 s]
0.Hp: Proof Simplification Iteration 47	[0.15 s]
0.Hp: Proof Simplification Iteration 48	[0.15 s]
0.Hp: Proof Simplification Iteration 49	[0.15 s]
0.Hp: Proof Simplification Iteration 50	[0.15 s]
0.Hp: Proof Simplification Iteration 51	[0.16 s]
0.Hp: Proof Simplification Iteration 52	[0.16 s]
0.Hp: Proof Simplification Iteration 53	[0.17 s]
0.Hp: Proof Simplification Iteration 54	[0.17 s]
0.Hp: Proof Simplification Iteration 55	[0.17 s]
0.Hp: Proof Simplification Iteration 56	[0.17 s]
0.Hp: Proof Simplification Iteration 57	[0.18 s]
0.Hp: Proof Simplification Iteration 58	[0.18 s]
0.Hp: Proof Simplification Iteration 59	[0.18 s]
0.Hp: Proof Simplification Iteration 60	[0.19 s]
0.Hp: Proof Simplification Iteration 61	[0.19 s]
0.Hp: Proof Simplification Iteration 62	[0.19 s]
0.Hp: Proof Simplification Iteration 63	[0.20 s]
0.Hp: Proof Simplification Iteration 64	[0.20 s]
0.Hp: Proof Simplification Iteration 65	[0.20 s]
0.Hp: Proof Simplification Iteration 66	[0.20 s]
Proof Simplification completed in 0.21 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 81834@luigi(local) jg_13014_luigi_46
0.N: Proofgrid shell started at 81843@luigi(local) jg_13014_luigi_46
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 81825@luigi(local) jg_13014_luigi_46
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 81852@luigi(local) jg_13014_luigi_46
0.B: Cluster is entering permanent allocation mode.
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.Ht: Trace Attempt  4	[0.02 s]
0.Ht: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  5	[0.03 s]
0.B: Trace Attempt  2	[0.03 s]
0.Ht: A trace with 5 cycles was found. [0.05 s]
0.Ht: All properties determined. [0.05 s]
Initiating shutdown of proof (@ 0.05 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.05 s]
0.Ht: Exited with Success (@ 0.05 s)
0.Hp: Exited with Success (@ 0.06 s)
0.N: All properties determined. [0.06 s]
0.N: Exited with Success (@ 0.06 s)
0.B: All properties determined. [0.06 s]
0.B: Exited with Success (@ 0.06 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu3.v alu3_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu3.v
[WARN (VERI-1206)] alu3.v(82): overwriting previous definition of module alu3
[INFO (VERI-2142)] alu3.v(82): previous definition of module alu3 is here
[-- (VERI-1482)] Analyzing Verilog file alu3_top.v
[WARN (VERI-1206)] alu3_top.v(47): overwriting previous definition of module alu3_top
[INFO (VERI-2142)] alu3_top.v(47): previous definition of module alu3_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu3.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu3.sv
[WARN (VERI-1206)] bind_wrapper_alu3.sv(137): overwriting previous definition of module alu3_props
[INFO (VERI-2142)] bind_wrapper_alu3.sv(137): previous definition of module alu3_props is here
[WARN (VERI-1206)] bind_wrapper_alu3.sv(154): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu3.sv(154): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu3_top};
INFO (ISW003): Top module name is "alu3_top".
[INFO (VERI-1018)] alu3_top.v(1): compiling module alu3_top
[INFO (VERI-1018)] alu3.v(1): compiling module alu3
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=16)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=64)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] alu3.v(1): replacing existing cell alu3
[INFO (VERI-1018)] bind_wrapper_alu3.sv(1): compiling module alu3_props
[WARN (VERI-1959)] bind_wrapper_alu3.sv(107): left shift count >= width of value
[WARN (VERI-1209)] bind_wrapper_alu3.sv(107): expression size 64 truncated to fit in target size 16
[WARN (VERI-1959)] bind_wrapper_alu3.sv(109): left shift count >= width of value
[WARN (VERI-1209)] bind_wrapper_alu3.sv(109): expression size 64 truncated to fit in target size 16
[WARN (VERI-1959)] bind_wrapper_alu3.sv(111): left shift count >= width of value
[WARN (VERI-1209)] bind_wrapper_alu3.sv(111): expression size 64 truncated to fit in target size 16
[WARN (VERI-1959)] bind_wrapper_alu3.sv(113): left shift count >= width of value
[WARN (VERI-1209)] bind_wrapper_alu3.sv(113): expression size 64 truncated to fit in target size 16
[INFO (VERI-1108)] bind_wrapper_alu3.sv(1): replacing existing cell alu3_props
[INFO (VERI-1108)] alu3_top.v(1): replacing existing cell alu3_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu3_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 128 of 256 design flops, 0 of 0 design latches, 2 of 2 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.006s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.03 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.05 s]
0.Hp: Proof Simplification Iteration 18	[0.05 s]
0.Hp: Proof Simplification Iteration 19	[0.05 s]
0.Hp: Proof Simplification Iteration 20	[0.06 s]
0.Hp: Proof Simplification Iteration 21	[0.06 s]
0.Hp: Proof Simplification Iteration 22	[0.06 s]
0.Hp: Proof Simplification Iteration 23	[0.07 s]
0.Hp: Proof Simplification Iteration 24	[0.07 s]
0.Hp: Proof Simplification Iteration 25	[0.07 s]
0.Hp: Proof Simplification Iteration 26	[0.07 s]
0.Hp: Proof Simplification Iteration 27	[0.08 s]
0.Hp: Proof Simplification Iteration 28	[0.08 s]
0.Hp: Proof Simplification Iteration 29	[0.09 s]
0.Hp: Proof Simplification Iteration 30	[0.09 s]
0.Hp: Proof Simplification Iteration 31	[0.09 s]
0.Hp: Proof Simplification Iteration 32	[0.10 s]
0.Hp: Proof Simplification Iteration 33	[0.10 s]
0.Hp: Proof Simplification Iteration 34	[0.11 s]
0.Hp: Proof Simplification Iteration 35	[0.11 s]
0.Hp: Proof Simplification Iteration 36	[0.12 s]
0.Hp: Proof Simplification Iteration 37	[0.12 s]
0.Hp: Proof Simplification Iteration 38	[0.12 s]
0.Hp: Proof Simplification Iteration 39	[0.13 s]
0.Hp: Proof Simplification Iteration 40	[0.13 s]
0.Hp: Proof Simplification Iteration 41	[0.14 s]
0.Hp: Proof Simplification Iteration 42	[0.14 s]
0.Hp: Proof Simplification Iteration 43	[0.15 s]
0.Hp: Proof Simplification Iteration 44	[0.15 s]
0.Hp: Proof Simplification Iteration 45	[0.15 s]
0.Hp: Proof Simplification Iteration 46	[0.16 s]
0.Hp: Proof Simplification Iteration 47	[0.16 s]
0.Hp: Proof Simplification Iteration 48	[0.17 s]
0.Hp: Proof Simplification Iteration 49	[0.17 s]
0.Hp: Proof Simplification Iteration 50	[0.17 s]
0.Hp: Proof Simplification Iteration 51	[0.18 s]
0.Hp: Proof Simplification Iteration 52	[0.18 s]
0.Hp: Proof Simplification Iteration 53	[0.18 s]
0.Hp: Proof Simplification Iteration 54	[0.19 s]
0.Hp: Proof Simplification Iteration 55	[0.19 s]
0.Hp: Proof Simplification Iteration 56	[0.19 s]
0.Hp: Proof Simplification Iteration 57	[0.20 s]
0.Hp: Proof Simplification Iteration 58	[0.20 s]
0.Hp: Proof Simplification Iteration 59	[0.20 s]
0.Hp: Proof Simplification Iteration 60	[0.20 s]
0.Hp: Proof Simplification Iteration 61	[0.21 s]
0.Hp: Proof Simplification Iteration 62	[0.21 s]
0.Hp: Proof Simplification Iteration 63	[0.21 s]
0.Hp: Proof Simplification Iteration 64	[0.22 s]
0.Hp: Proof Simplification Iteration 65	[0.22 s]
Proof Simplification completed in 0.23 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 25605@luigi(local) jg_13014_luigi_47
0.N: Proofgrid shell started at 25614@luigi(local) jg_13014_luigi_47
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 25596@luigi(local) jg_13014_luigi_47
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 25623@luigi(local) jg_13014_luigi_47
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Hp: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Ht: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu3_top.u_alu3_props.assert_alu_res3_chk" in 0.02 s.
0.Ht: All properties determined. [0.02 s]
Initiating shutdown of proof (@ 0.02 s)
0.Ht: Exited with Success (@ 0.02 s)
0.N: All properties determined. [0.02 s]
0.N: Exited with Success (@ 0.02 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.03 s]
0.Hp: Exited with Success (@ 0.03 s)
0.B: All properties determined. [0.03 s]
0.B: Exited with Success (@ 0.03 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 6 -window {}; visualize -violation -property <embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.05 s]
0.Hp: Proof Simplification Iteration 18	[0.05 s]
0.Hp: Proof Simplification Iteration 19	[0.05 s]
0.Hp: Proof Simplification Iteration 20	[0.06 s]
0.Hp: Proof Simplification Iteration 21	[0.06 s]
0.Hp: Proof Simplification Iteration 22	[0.06 s]
0.Hp: Proof Simplification Iteration 23	[0.07 s]
0.Hp: Proof Simplification Iteration 24	[0.07 s]
0.Hp: Proof Simplification Iteration 25	[0.07 s]
0.Hp: Proof Simplification Iteration 26	[0.07 s]
0.Hp: Proof Simplification Iteration 27	[0.08 s]
0.Hp: Proof Simplification Iteration 28	[0.08 s]
0.Hp: Proof Simplification Iteration 29	[0.08 s]
0.Hp: Proof Simplification Iteration 30	[0.09 s]
0.Hp: Proof Simplification Iteration 31	[0.09 s]
0.Hp: Proof Simplification Iteration 32	[0.09 s]
0.Hp: Proof Simplification Iteration 33	[0.09 s]
0.Hp: Proof Simplification Iteration 34	[0.10 s]
0.Hp: Proof Simplification Iteration 35	[0.10 s]
0.Hp: Proof Simplification Iteration 36	[0.10 s]
0.Hp: Proof Simplification Iteration 37	[0.10 s]
0.Hp: Proof Simplification Iteration 38	[0.11 s]
0.Hp: Proof Simplification Iteration 39	[0.11 s]
0.Hp: Proof Simplification Iteration 40	[0.11 s]
0.Hp: Proof Simplification Iteration 41	[0.12 s]
0.Hp: Proof Simplification Iteration 42	[0.12 s]
0.Hp: Proof Simplification Iteration 43	[0.12 s]
0.Hp: Proof Simplification Iteration 44	[0.12 s]
0.Hp: Proof Simplification Iteration 45	[0.13 s]
0.Hp: Proof Simplification Iteration 46	[0.13 s]
0.Hp: Proof Simplification Iteration 47	[0.13 s]
0.Hp: Proof Simplification Iteration 48	[0.14 s]
0.Hp: Proof Simplification Iteration 49	[0.14 s]
0.Hp: Proof Simplification Iteration 50	[0.14 s]
0.Hp: Proof Simplification Iteration 51	[0.14 s]
0.Hp: Proof Simplification Iteration 52	[0.15 s]
0.Hp: Proof Simplification Iteration 53	[0.15 s]
0.Hp: Proof Simplification Iteration 54	[0.15 s]
0.Hp: Proof Simplification Iteration 55	[0.15 s]
0.Hp: Proof Simplification Iteration 56	[0.16 s]
0.Hp: Proof Simplification Iteration 57	[0.16 s]
0.Hp: Proof Simplification Iteration 58	[0.16 s]
0.Hp: Proof Simplification Iteration 59	[0.17 s]
0.Hp: Proof Simplification Iteration 60	[0.17 s]
0.Hp: Proof Simplification Iteration 61	[0.17 s]
0.Hp: Proof Simplification Iteration 62	[0.17 s]
0.Hp: Proof Simplification Iteration 63	[0.18 s]
0.Hp: Proof Simplification Iteration 64	[0.18 s]
0.Hp: Proof Simplification Iteration 65	[0.18 s]
0.Hp: Proof Simplification Iteration 66	[0.19 s]
Proof Simplification completed in 0.20 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 25666@luigi(local) jg_13014_luigi_48
0.N: Proofgrid shell started at 25675@luigi(local) jg_13014_luigi_48
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 25657@luigi(local) jg_13014_luigi_48
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 25684@luigi(local) jg_13014_luigi_48
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  2	[0.03 s]
0.B: Trace Attempt  3	[0.05 s]
0.Ht: Trace Attempt  6	[0.02 s]
0.Ht: A trace with 6 cycles was found. [0.06 s]
0.Ht: All properties determined. [0.06 s]
Initiating shutdown of proof (@ 0.06 s)
0.Ht: Exited with Success (@ 0.06 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.06 s]
0.Hp: Exited with Success (@ 0.06 s)
0.N: Trace Attempt  6	[0.03 s]
0.N: All properties determined. [0.06 s]
0.N: Exited with Success (@ 0.06 s)
0.B: All properties determined. [0.07 s]
0.B: Exited with Success (@ 0.08 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu3.v alu3_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu3.v
[WARN (VERI-1206)] alu3.v(82): overwriting previous definition of module alu3
[INFO (VERI-2142)] alu3.v(82): previous definition of module alu3 is here
[-- (VERI-1482)] Analyzing Verilog file alu3_top.v
[WARN (VERI-1206)] alu3_top.v(47): overwriting previous definition of module alu3_top
[INFO (VERI-2142)] alu3_top.v(47): previous definition of module alu3_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu3.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu3.sv
[WARN (VERI-1206)] bind_wrapper_alu3.sv(137): overwriting previous definition of module alu3_props
[INFO (VERI-2142)] bind_wrapper_alu3.sv(137): previous definition of module alu3_props is here
[WARN (VERI-1206)] bind_wrapper_alu3.sv(154): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu3.sv(154): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu3_top};
INFO (ISW003): Top module name is "alu3_top".
[INFO (VERI-1018)] alu3_top.v(1): compiling module alu3_top
[INFO (VERI-1018)] alu3.v(1): compiling module alu3
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=16)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=64)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] alu3.v(1): replacing existing cell alu3
[INFO (VERI-1018)] bind_wrapper_alu3.sv(1): compiling module alu3_props
[WARN (VERI-1959)] bind_wrapper_alu3.sv(107): left shift count >= width of value
[WARN (VERI-1209)] bind_wrapper_alu3.sv(107): expression size 64 truncated to fit in target size 16
[WARN (VERI-1959)] bind_wrapper_alu3.sv(109): left shift count >= width of value
[WARN (VERI-1209)] bind_wrapper_alu3.sv(109): expression size 64 truncated to fit in target size 16
[WARN (VERI-1959)] bind_wrapper_alu3.sv(111): left shift count >= width of value
[WARN (VERI-1209)] bind_wrapper_alu3.sv(111): expression size 64 truncated to fit in target size 16
[WARN (VERI-1959)] bind_wrapper_alu3.sv(113): left shift count >= width of value
[WARN (VERI-1209)] bind_wrapper_alu3.sv(113): expression size 64 truncated to fit in target size 16
[INFO (VERI-1108)] bind_wrapper_alu3.sv(1): replacing existing cell alu3_props
[INFO (VERI-1108)] alu3_top.v(1): replacing existing cell alu3_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu3_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 128 of 256 design flops, 0 of 0 design latches, 2 of 2 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.005s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.05 s]
0.Hp: Proof Simplification Iteration 18	[0.05 s]
0.Hp: Proof Simplification Iteration 19	[0.05 s]
0.Hp: Proof Simplification Iteration 20	[0.06 s]
0.Hp: Proof Simplification Iteration 21	[0.06 s]
0.Hp: Proof Simplification Iteration 22	[0.06 s]
0.Hp: Proof Simplification Iteration 23	[0.07 s]
0.Hp: Proof Simplification Iteration 24	[0.07 s]
0.Hp: Proof Simplification Iteration 25	[0.07 s]
0.Hp: Proof Simplification Iteration 26	[0.07 s]
0.Hp: Proof Simplification Iteration 27	[0.08 s]
0.Hp: Proof Simplification Iteration 28	[0.08 s]
0.Hp: Proof Simplification Iteration 29	[0.08 s]
0.Hp: Proof Simplification Iteration 30	[0.09 s]
0.Hp: Proof Simplification Iteration 31	[0.09 s]
0.Hp: Proof Simplification Iteration 32	[0.09 s]
0.Hp: Proof Simplification Iteration 33	[0.10 s]
0.Hp: Proof Simplification Iteration 34	[0.10 s]
0.Hp: Proof Simplification Iteration 35	[0.10 s]
0.Hp: Proof Simplification Iteration 36	[0.10 s]
0.Hp: Proof Simplification Iteration 37	[0.11 s]
0.Hp: Proof Simplification Iteration 38	[0.11 s]
0.Hp: Proof Simplification Iteration 39	[0.11 s]
0.Hp: Proof Simplification Iteration 40	[0.12 s]
0.Hp: Proof Simplification Iteration 41	[0.12 s]
0.Hp: Proof Simplification Iteration 42	[0.12 s]
0.Hp: Proof Simplification Iteration 43	[0.12 s]
0.Hp: Proof Simplification Iteration 44	[0.13 s]
0.Hp: Proof Simplification Iteration 45	[0.13 s]
0.Hp: Proof Simplification Iteration 46	[0.13 s]
0.Hp: Proof Simplification Iteration 47	[0.14 s]
0.Hp: Proof Simplification Iteration 48	[0.14 s]
0.Hp: Proof Simplification Iteration 49	[0.14 s]
0.Hp: Proof Simplification Iteration 50	[0.14 s]
0.Hp: Proof Simplification Iteration 51	[0.15 s]
0.Hp: Proof Simplification Iteration 52	[0.15 s]
0.Hp: Proof Simplification Iteration 53	[0.15 s]
0.Hp: Proof Simplification Iteration 54	[0.15 s]
0.Hp: Proof Simplification Iteration 55	[0.16 s]
0.Hp: Proof Simplification Iteration 56	[0.16 s]
0.Hp: Proof Simplification Iteration 57	[0.16 s]
0.Hp: Proof Simplification Iteration 58	[0.17 s]
0.Hp: Proof Simplification Iteration 59	[0.17 s]
0.Hp: Proof Simplification Iteration 60	[0.17 s]
0.Hp: Proof Simplification Iteration 61	[0.17 s]
0.Hp: Proof Simplification Iteration 62	[0.18 s]
0.Hp: Proof Simplification Iteration 63	[0.18 s]
0.Hp: Proof Simplification Iteration 64	[0.18 s]
0.Hp: Proof Simplification Iteration 65	[0.19 s]
Proof Simplification completed in 0.20 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 31322@luigi(local) jg_13014_luigi_49
0.N: Proofgrid shell started at 31331@luigi(local) jg_13014_luigi_49
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 31313@luigi(local) jg_13014_luigi_49
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 31340@luigi(local) jg_13014_luigi_49
0.B: Cluster is entering permanent allocation mode.
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Ht: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu3_top.u_alu3_props.assert_alu_res3_chk" in 0.02 s.
0.Ht: All properties determined. [0.02 s]
Initiating shutdown of proof (@ 0.02 s)
0.Ht: Exited with Success (@ 0.02 s)
0.N: All properties determined. [0.02 s]
0.N: Exited with Success (@ 0.02 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.02 s]
0.Hp: Exited with Success (@ 0.03 s)
0.B: All properties determined. [0.03 s]
0.B: Exited with Success (@ 0.03 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 6 -window {}; visualize -violation -property <embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.004s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.05 s]
0.Hp: Proof Simplification Iteration 17	[0.05 s]
0.Hp: Proof Simplification Iteration 18	[0.05 s]
0.Hp: Proof Simplification Iteration 19	[0.06 s]
0.Hp: Proof Simplification Iteration 20	[0.06 s]
0.Hp: Proof Simplification Iteration 21	[0.06 s]
0.Hp: Proof Simplification Iteration 22	[0.06 s]
0.Hp: Proof Simplification Iteration 23	[0.07 s]
0.Hp: Proof Simplification Iteration 24	[0.07 s]
0.Hp: Proof Simplification Iteration 25	[0.07 s]
0.Hp: Proof Simplification Iteration 26	[0.08 s]
0.Hp: Proof Simplification Iteration 27	[0.08 s]
0.Hp: Proof Simplification Iteration 28	[0.08 s]
0.Hp: Proof Simplification Iteration 29	[0.09 s]
0.Hp: Proof Simplification Iteration 30	[0.09 s]
0.Hp: Proof Simplification Iteration 31	[0.09 s]
0.Hp: Proof Simplification Iteration 32	[0.09 s]
0.Hp: Proof Simplification Iteration 33	[0.10 s]
0.Hp: Proof Simplification Iteration 34	[0.10 s]
0.Hp: Proof Simplification Iteration 35	[0.10 s]
0.Hp: Proof Simplification Iteration 36	[0.11 s]
0.Hp: Proof Simplification Iteration 37	[0.11 s]
0.Hp: Proof Simplification Iteration 38	[0.11 s]
0.Hp: Proof Simplification Iteration 39	[0.12 s]
0.Hp: Proof Simplification Iteration 40	[0.12 s]
0.Hp: Proof Simplification Iteration 41	[0.12 s]
0.Hp: Proof Simplification Iteration 42	[0.12 s]
0.Hp: Proof Simplification Iteration 43	[0.13 s]
0.Hp: Proof Simplification Iteration 44	[0.13 s]
0.Hp: Proof Simplification Iteration 45	[0.13 s]
0.Hp: Proof Simplification Iteration 46	[0.14 s]
0.Hp: Proof Simplification Iteration 47	[0.14 s]
0.Hp: Proof Simplification Iteration 48	[0.14 s]
0.Hp: Proof Simplification Iteration 49	[0.14 s]
0.Hp: Proof Simplification Iteration 50	[0.15 s]
0.Hp: Proof Simplification Iteration 51	[0.15 s]
0.Hp: Proof Simplification Iteration 52	[0.15 s]
0.Hp: Proof Simplification Iteration 53	[0.16 s]
0.Hp: Proof Simplification Iteration 54	[0.16 s]
0.Hp: Proof Simplification Iteration 55	[0.16 s]
0.Hp: Proof Simplification Iteration 56	[0.17 s]
0.Hp: Proof Simplification Iteration 57	[0.17 s]
0.Hp: Proof Simplification Iteration 58	[0.17 s]
0.Hp: Proof Simplification Iteration 59	[0.17 s]
0.Hp: Proof Simplification Iteration 60	[0.18 s]
0.Hp: Proof Simplification Iteration 61	[0.18 s]
0.Hp: Proof Simplification Iteration 62	[0.18 s]
0.Hp: Proof Simplification Iteration 63	[0.19 s]
0.Hp: Proof Simplification Iteration 64	[0.19 s]
0.Hp: Proof Simplification Iteration 65	[0.19 s]
0.Hp: Proof Simplification Iteration 66	[0.20 s]
Proof Simplification completed in 0.21 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 31961@luigi(local) jg_13014_luigi_50
0.N: Proofgrid shell started at 31976@luigi(local) jg_13014_luigi_50
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 31945@luigi(local) jg_13014_luigi_50
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 31991@luigi(local) jg_13014_luigi_50
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  2	[0.03 s]
0.B: Trace Attempt  3	[0.05 s]
0.N: Trace Attempt  6	[0.04 s]
0.N: A trace with 6 cycles was found. [0.06 s]
0.N: All properties determined. [0.06 s]
Initiating shutdown of proof (@ 0.07 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt  6	[0.02 s]
0.Ht: All properties determined. [0.07 s]
0.Hp: Interrupted (multi)
0.N: Exited with Success (@ 0.07 s)
0.Hp: All properties determined. [0.07 s]
0.Ht: Exited with Success (@ 0.07 s)
0.Hp: Exited with Success (@ 0.07 s)
0.B: All properties determined. [0.08 s]
0.B: Exited with Success (@ 0.08 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu3.v alu3_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu3.v
[WARN (VERI-1206)] alu3.v(82): overwriting previous definition of module alu3
[INFO (VERI-2142)] alu3.v(82): previous definition of module alu3 is here
[-- (VERI-1482)] Analyzing Verilog file alu3_top.v
[WARN (VERI-1206)] alu3_top.v(47): overwriting previous definition of module alu3_top
[INFO (VERI-2142)] alu3_top.v(47): previous definition of module alu3_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu3.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu3.sv
[WARN (VERI-1206)] bind_wrapper_alu3.sv(137): overwriting previous definition of module alu3_props
[INFO (VERI-2142)] bind_wrapper_alu3.sv(137): previous definition of module alu3_props is here
[WARN (VERI-1206)] bind_wrapper_alu3.sv(154): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu3.sv(154): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu3_top};
INFO (ISW003): Top module name is "alu3_top".
[INFO (VERI-1018)] alu3_top.v(1): compiling module alu3_top
[INFO (VERI-1018)] alu3.v(1): compiling module alu3
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=16)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=64)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] alu3.v(1): replacing existing cell alu3
[INFO (VERI-1018)] bind_wrapper_alu3.sv(1): compiling module alu3_props
[WARN (VERI-1959)] bind_wrapper_alu3.sv(107): left shift count >= width of value
[WARN (VERI-1959)] bind_wrapper_alu3.sv(109): left shift count >= width of value
[WARN (VERI-1959)] bind_wrapper_alu3.sv(111): left shift count >= width of value
[WARN (VERI-1959)] bind_wrapper_alu3.sv(113): left shift count >= width of value
[INFO (VERI-1108)] bind_wrapper_alu3.sv(1): replacing existing cell alu3_props
[INFO (VERI-1108)] alu3_top.v(1): replacing existing cell alu3_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu3_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 128 of 448 design flops, 0 of 0 design latches, 2 of 2 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.006s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.05 s]
0.Hp: Proof Simplification Iteration 17	[0.05 s]
0.Hp: Proof Simplification Iteration 18	[0.05 s]
0.Hp: Proof Simplification Iteration 19	[0.05 s]
0.Hp: Proof Simplification Iteration 20	[0.06 s]
0.Hp: Proof Simplification Iteration 21	[0.06 s]
0.Hp: Proof Simplification Iteration 22	[0.06 s]
0.Hp: Proof Simplification Iteration 23	[0.07 s]
0.Hp: Proof Simplification Iteration 24	[0.07 s]
0.Hp: Proof Simplification Iteration 25	[0.07 s]
0.Hp: Proof Simplification Iteration 26	[0.07 s]
0.Hp: Proof Simplification Iteration 27	[0.08 s]
0.Hp: Proof Simplification Iteration 28	[0.08 s]
0.Hp: Proof Simplification Iteration 29	[0.08 s]
0.Hp: Proof Simplification Iteration 30	[0.09 s]
0.Hp: Proof Simplification Iteration 31	[0.09 s]
0.Hp: Proof Simplification Iteration 32	[0.09 s]
0.Hp: Proof Simplification Iteration 33	[0.10 s]
0.Hp: Proof Simplification Iteration 34	[0.10 s]
0.Hp: Proof Simplification Iteration 35	[0.10 s]
0.Hp: Proof Simplification Iteration 36	[0.10 s]
0.Hp: Proof Simplification Iteration 37	[0.11 s]
0.Hp: Proof Simplification Iteration 38	[0.11 s]
0.Hp: Proof Simplification Iteration 39	[0.11 s]
0.Hp: Proof Simplification Iteration 40	[0.12 s]
0.Hp: Proof Simplification Iteration 41	[0.12 s]
0.Hp: Proof Simplification Iteration 42	[0.12 s]
0.Hp: Proof Simplification Iteration 43	[0.12 s]
0.Hp: Proof Simplification Iteration 44	[0.13 s]
0.Hp: Proof Simplification Iteration 45	[0.13 s]
0.Hp: Proof Simplification Iteration 46	[0.13 s]
0.Hp: Proof Simplification Iteration 47	[0.14 s]
0.Hp: Proof Simplification Iteration 48	[0.14 s]
0.Hp: Proof Simplification Iteration 49	[0.14 s]
0.Hp: Proof Simplification Iteration 50	[0.14 s]
0.Hp: Proof Simplification Iteration 51	[0.15 s]
0.Hp: Proof Simplification Iteration 52	[0.15 s]
0.Hp: Proof Simplification Iteration 53	[0.15 s]
0.Hp: Proof Simplification Iteration 54	[0.15 s]
0.Hp: Proof Simplification Iteration 55	[0.16 s]
0.Hp: Proof Simplification Iteration 56	[0.16 s]
0.Hp: Proof Simplification Iteration 57	[0.16 s]
0.Hp: Proof Simplification Iteration 58	[0.17 s]
0.Hp: Proof Simplification Iteration 59	[0.17 s]
0.Hp: Proof Simplification Iteration 60	[0.17 s]
0.Hp: Proof Simplification Iteration 61	[0.17 s]
0.Hp: Proof Simplification Iteration 62	[0.18 s]
0.Hp: Proof Simplification Iteration 63	[0.18 s]
0.Hp: Proof Simplification Iteration 64	[0.18 s]
0.Hp: Proof Simplification Iteration 65	[0.19 s]
Proof Simplification completed in 0.20 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 57340@luigi(local) jg_13014_luigi_51
0.N: Proofgrid shell started at 57354@luigi(local) jg_13014_luigi_51
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 57329@luigi(local) jg_13014_luigi_51
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 57365@luigi(local) jg_13014_luigi_51
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Hp: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Ht: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu3_top.u_alu3_props.assert_alu_res3_chk" in 0.02 s.
0.Ht: All properties determined. [0.02 s]
Initiating shutdown of proof (@ 0.02 s)
0.Ht: Exited with Success (@ 0.02 s)
0.N: All properties determined. [0.02 s]
0.N: Exited with Success (@ 0.02 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.03 s]
0.Hp: Exited with Success (@ 0.04 s)
0.B: All properties determined. [0.03 s]
0.B: Exited with Success (@ 0.04 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 5 -window {}; visualize -violation -property <embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.004s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.02 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.03 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.04 s]
0.Hp: Proof Simplification Iteration 17	[0.05 s]
0.Hp: Proof Simplification Iteration 18	[0.05 s]
0.Hp: Proof Simplification Iteration 19	[0.05 s]
0.Hp: Proof Simplification Iteration 20	[0.06 s]
0.Hp: Proof Simplification Iteration 21	[0.06 s]
0.Hp: Proof Simplification Iteration 22	[0.06 s]
0.Hp: Proof Simplification Iteration 23	[0.07 s]
0.Hp: Proof Simplification Iteration 24	[0.07 s]
0.Hp: Proof Simplification Iteration 25	[0.07 s]
0.Hp: Proof Simplification Iteration 26	[0.07 s]
0.Hp: Proof Simplification Iteration 27	[0.08 s]
0.Hp: Proof Simplification Iteration 28	[0.08 s]
0.Hp: Proof Simplification Iteration 29	[0.08 s]
0.Hp: Proof Simplification Iteration 30	[0.09 s]
0.Hp: Proof Simplification Iteration 31	[0.09 s]
0.Hp: Proof Simplification Iteration 32	[0.09 s]
0.Hp: Proof Simplification Iteration 33	[0.10 s]
0.Hp: Proof Simplification Iteration 34	[0.10 s]
0.Hp: Proof Simplification Iteration 35	[0.10 s]
0.Hp: Proof Simplification Iteration 36	[0.11 s]
0.Hp: Proof Simplification Iteration 37	[0.11 s]
0.Hp: Proof Simplification Iteration 38	[0.11 s]
0.Hp: Proof Simplification Iteration 39	[0.12 s]
0.Hp: Proof Simplification Iteration 40	[0.12 s]
0.Hp: Proof Simplification Iteration 41	[0.12 s]
0.Hp: Proof Simplification Iteration 42	[0.13 s]
0.Hp: Proof Simplification Iteration 43	[0.13 s]
0.Hp: Proof Simplification Iteration 44	[0.13 s]
0.Hp: Proof Simplification Iteration 45	[0.14 s]
0.Hp: Proof Simplification Iteration 46	[0.14 s]
0.Hp: Proof Simplification Iteration 47	[0.14 s]
0.Hp: Proof Simplification Iteration 48	[0.14 s]
0.Hp: Proof Simplification Iteration 49	[0.15 s]
0.Hp: Proof Simplification Iteration 50	[0.15 s]
0.Hp: Proof Simplification Iteration 51	[0.15 s]
0.Hp: Proof Simplification Iteration 52	[0.16 s]
0.Hp: Proof Simplification Iteration 53	[0.16 s]
0.Hp: Proof Simplification Iteration 54	[0.16 s]
0.Hp: Proof Simplification Iteration 55	[0.17 s]
0.Hp: Proof Simplification Iteration 56	[0.17 s]
0.Hp: Proof Simplification Iteration 57	[0.17 s]
0.Hp: Proof Simplification Iteration 58	[0.17 s]
0.Hp: Proof Simplification Iteration 59	[0.18 s]
0.Hp: Proof Simplification Iteration 60	[0.18 s]
0.Hp: Proof Simplification Iteration 61	[0.18 s]
0.Hp: Proof Simplification Iteration 62	[0.19 s]
0.Hp: Proof Simplification Iteration 63	[0.19 s]
0.Hp: Proof Simplification Iteration 64	[0.19 s]
0.Hp: Proof Simplification Iteration 65	[0.20 s]
0.Hp: Proof Simplification Iteration 66	[0.20 s]
Proof Simplification completed in 0.21 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 58843@luigi(local) jg_13014_luigi_52
0.N: Proofgrid shell started at 58852@luigi(local) jg_13014_luigi_52
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 58834@luigi(local) jg_13014_luigi_52
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 58861@luigi(local) jg_13014_luigi_52
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.Ht: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  5	[0.03 s]
0.B: Trace Attempt  2	[0.03 s]
0.B: Trace Attempt  3	[0.05 s]
0.B: Trace Attempt  4	[0.08 s]
0.Ht: A trace with 5 cycles was found. [0.09 s]
0.Ht: All properties determined. [0.09 s]
Initiating shutdown of proof (@ 0.09 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.09 s]
0.Ht: Exited with Success (@ 0.09 s)
0.Hp: Exited with Success (@ 0.09 s)
0.N: All properties determined. [0.09 s]
0.N: Exited with Success (@ 0.09 s)
0.B: All properties determined. [0.11 s]
0.B: Exited with Success (@ 0.11 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu3.v alu3_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu3.v
[WARN (VERI-1206)] alu3.v(82): overwriting previous definition of module alu3
[INFO (VERI-2142)] alu3.v(82): previous definition of module alu3 is here
[-- (VERI-1482)] Analyzing Verilog file alu3_top.v
[WARN (VERI-1206)] alu3_top.v(47): overwriting previous definition of module alu3_top
[INFO (VERI-2142)] alu3_top.v(47): previous definition of module alu3_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu3.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu3.sv
[ERROR (VERI-1137)] bind_wrapper_alu3.sv(29): syntax error near reg
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(113): shft2 is not declared
[ERROR (VERI-1128)] bind_wrapper_alu3.sv(119): shft2 is not declared
[ERROR (VERI-1072)] bind_wrapper_alu3.sv(145): module alu3_props ignored due to previous errors
[ERROR (VERI-1072)] bind_wrapper_alu3.sv(162): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] bind_wrapper_alu3.sv(29): syntax error near reg
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(113): shft2 is not declared
	[ERROR (VERI-1128)] bind_wrapper_alu3.sv(119): shft2 is not declared
	[ERROR (VERI-1072)] bind_wrapper_alu3.sv(145): module alu3_props ignored due to previous errors
	[ERROR (VERI-1072)] bind_wrapper_alu3.sv(162): module Wrapper ignored due to previous errors
ERROR at line 9 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 5 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu3.v alu3_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu3.v
[WARN (VERI-1206)] alu3.v(82): overwriting previous definition of module alu3
[INFO (VERI-2142)] alu3.v(82): previous definition of module alu3 is here
[-- (VERI-1482)] Analyzing Verilog file alu3_top.v
[WARN (VERI-1206)] alu3_top.v(47): overwriting previous definition of module alu3_top
[INFO (VERI-2142)] alu3_top.v(47): previous definition of module alu3_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu3.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu3.sv
[WARN (VERI-1206)] bind_wrapper_alu3.sv(145): overwriting previous definition of module alu3_props
[INFO (VERI-2142)] bind_wrapper_alu3.sv(137): previous definition of module alu3_props is here
[WARN (VERI-1206)] bind_wrapper_alu3.sv(162): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu3.sv(154): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu3_top};
INFO (ISW003): Top module name is "alu3_top".
[INFO (VERI-1018)] alu3_top.v(1): compiling module alu3_top
[INFO (VERI-1018)] alu3.v(1): compiling module alu3
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=16)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=64)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] alu3.v(1): replacing existing cell alu3
[INFO (VERI-1018)] bind_wrapper_alu3.sv(1): compiling module alu3_props
[INFO (VERI-1108)] bind_wrapper_alu3.sv(1): replacing existing cell alu3_props
[INFO (VERI-1108)] alu3_top.v(1): replacing existing cell alu3_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu3_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 128 of 472 design flops, 0 of 0 design latches, 2 of 2 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.005s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.03 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.04 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.05 s]
0.Hp: Proof Simplification Iteration 17	[0.05 s]
0.Hp: Proof Simplification Iteration 18	[0.05 s]
0.Hp: Proof Simplification Iteration 19	[0.06 s]
0.Hp: Proof Simplification Iteration 20	[0.06 s]
0.Hp: Proof Simplification Iteration 21	[0.06 s]
0.Hp: Proof Simplification Iteration 22	[0.07 s]
0.Hp: Proof Simplification Iteration 23	[0.07 s]
0.Hp: Proof Simplification Iteration 24	[0.07 s]
0.Hp: Proof Simplification Iteration 25	[0.08 s]
0.Hp: Proof Simplification Iteration 26	[0.08 s]
0.Hp: Proof Simplification Iteration 27	[0.08 s]
0.Hp: Proof Simplification Iteration 28	[0.09 s]
0.Hp: Proof Simplification Iteration 29	[0.09 s]
0.Hp: Proof Simplification Iteration 30	[0.09 s]
0.Hp: Proof Simplification Iteration 31	[0.10 s]
0.Hp: Proof Simplification Iteration 32	[0.10 s]
0.Hp: Proof Simplification Iteration 33	[0.10 s]
0.Hp: Proof Simplification Iteration 34	[0.10 s]
0.Hp: Proof Simplification Iteration 35	[0.11 s]
0.Hp: Proof Simplification Iteration 36	[0.11 s]
0.Hp: Proof Simplification Iteration 37	[0.12 s]
0.Hp: Proof Simplification Iteration 38	[0.12 s]
0.Hp: Proof Simplification Iteration 39	[0.12 s]
0.Hp: Proof Simplification Iteration 40	[0.12 s]
0.Hp: Proof Simplification Iteration 41	[0.13 s]
0.Hp: Proof Simplification Iteration 42	[0.13 s]
0.Hp: Proof Simplification Iteration 43	[0.13 s]
0.Hp: Proof Simplification Iteration 44	[0.14 s]
0.Hp: Proof Simplification Iteration 45	[0.14 s]
0.Hp: Proof Simplification Iteration 46	[0.14 s]
0.Hp: Proof Simplification Iteration 47	[0.14 s]
0.Hp: Proof Simplification Iteration 48	[0.15 s]
0.Hp: Proof Simplification Iteration 49	[0.15 s]
0.Hp: Proof Simplification Iteration 50	[0.15 s]
0.Hp: Proof Simplification Iteration 51	[0.16 s]
0.Hp: Proof Simplification Iteration 52	[0.16 s]
0.Hp: Proof Simplification Iteration 53	[0.16 s]
0.Hp: Proof Simplification Iteration 54	[0.17 s]
0.Hp: Proof Simplification Iteration 55	[0.17 s]
0.Hp: Proof Simplification Iteration 56	[0.17 s]
0.Hp: Proof Simplification Iteration 57	[0.18 s]
0.Hp: Proof Simplification Iteration 58	[0.18 s]
0.Hp: Proof Simplification Iteration 59	[0.18 s]
0.Hp: Proof Simplification Iteration 60	[0.19 s]
0.Hp: Proof Simplification Iteration 61	[0.19 s]
0.Hp: Proof Simplification Iteration 62	[0.19 s]
0.Hp: Proof Simplification Iteration 63	[0.20 s]
0.Hp: Proof Simplification Iteration 64	[0.20 s]
0.Hp: Proof Simplification Iteration 65	[0.20 s]
Proof Simplification completed in 0.21 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 71282@luigi(local) jg_13014_luigi_53
0.N: Proofgrid shell started at 71306@luigi(local) jg_13014_luigi_53
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 71250@luigi(local) jg_13014_luigi_53
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 71325@luigi(local) jg_13014_luigi_53
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Ht: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Hp: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  2	[0.03 s]
0.B: A trace with 2 cycles was found. [0.14 s]
INFO (IPF055): 0.B: A counterexample (cex) with 2 cycles was found for the property "alu3_top.u_alu3_props.assert_alu_res3_chk" in 0.15 s.
0.B: All properties determined. [0.15 s]
Initiating shutdown of proof (@ 0.15 s)
0.Hp: Interrupted (multi)
0.Ht: Interrupted (multi)
0.Hp: All properties determined. [0.15 s]
0.Ht: All properties determined. [0.15 s]
0.B: Exited with Success (@ 0.15 s)
0.Ht: Exited with Success (@ 0.15 s)
0.Hp: Exited with Success (@ 0.15 s)
0.N: All properties determined. [0.15 s]
0.N: Exited with Success (@ 0.15 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -new_window; visualize -min_length 5 -window {}; visualize -violation -property <embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk -bg
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu3_top.u_alu3_props.assert_alu_res3_chk".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.004s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.03 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.04 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.05 s]
0.Hp: Proof Simplification Iteration 16	[0.05 s]
0.Hp: Proof Simplification Iteration 17	[0.05 s]
0.Hp: Proof Simplification Iteration 18	[0.06 s]
0.Hp: Proof Simplification Iteration 19	[0.06 s]
0.Hp: Proof Simplification Iteration 20	[0.06 s]
0.Hp: Proof Simplification Iteration 21	[0.07 s]
0.Hp: Proof Simplification Iteration 22	[0.07 s]
0.Hp: Proof Simplification Iteration 23	[0.07 s]
0.Hp: Proof Simplification Iteration 24	[0.08 s]
0.Hp: Proof Simplification Iteration 25	[0.08 s]
0.Hp: Proof Simplification Iteration 26	[0.08 s]
0.Hp: Proof Simplification Iteration 27	[0.09 s]
0.Hp: Proof Simplification Iteration 28	[0.09 s]
0.Hp: Proof Simplification Iteration 29	[0.09 s]
0.Hp: Proof Simplification Iteration 30	[0.10 s]
0.Hp: Proof Simplification Iteration 31	[0.10 s]
0.Hp: Proof Simplification Iteration 32	[0.10 s]
0.Hp: Proof Simplification Iteration 33	[0.10 s]
0.Hp: Proof Simplification Iteration 34	[0.11 s]
0.Hp: Proof Simplification Iteration 35	[0.11 s]
0.Hp: Proof Simplification Iteration 36	[0.11 s]
0.Hp: Proof Simplification Iteration 37	[0.12 s]
0.Hp: Proof Simplification Iteration 38	[0.12 s]
0.Hp: Proof Simplification Iteration 39	[0.12 s]
0.Hp: Proof Simplification Iteration 40	[0.13 s]
0.Hp: Proof Simplification Iteration 41	[0.13 s]
0.Hp: Proof Simplification Iteration 42	[0.13 s]
0.Hp: Proof Simplification Iteration 43	[0.14 s]
0.Hp: Proof Simplification Iteration 44	[0.14 s]
0.Hp: Proof Simplification Iteration 45	[0.14 s]
0.Hp: Proof Simplification Iteration 46	[0.15 s]
0.Hp: Proof Simplification Iteration 47	[0.15 s]
0.Hp: Proof Simplification Iteration 48	[0.15 s]
0.Hp: Proof Simplification Iteration 49	[0.15 s]
0.Hp: Proof Simplification Iteration 50	[0.16 s]
0.Hp: Proof Simplification Iteration 51	[0.16 s]
0.Hp: Proof Simplification Iteration 52	[0.17 s]
0.Hp: Proof Simplification Iteration 53	[0.17 s]
0.Hp: Proof Simplification Iteration 54	[0.17 s]
0.Hp: Proof Simplification Iteration 55	[0.17 s]
0.Hp: Proof Simplification Iteration 56	[0.18 s]
0.Hp: Proof Simplification Iteration 57	[0.18 s]
0.Hp: Proof Simplification Iteration 58	[0.18 s]
0.Hp: Proof Simplification Iteration 59	[0.19 s]
0.Hp: Proof Simplification Iteration 60	[0.19 s]
0.Hp: Proof Simplification Iteration 61	[0.19 s]
0.Hp: Proof Simplification Iteration 62	[0.20 s]
0.Hp: Proof Simplification Iteration 63	[0.20 s]
0.Hp: Proof Simplification Iteration 64	[0.20 s]
0.Hp: Proof Simplification Iteration 65	[0.21 s]
0.Hp: Proof Simplification Iteration 66	[0.21 s]
Proof Simplification completed in 0.22 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 72021@luigi(local) jg_13014_luigi_54
0.N: Proofgrid shell started at 72031@luigi(local) jg_13014_luigi_54
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 72012@luigi(local) jg_13014_luigi_54
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 72040@luigi(local) jg_13014_luigi_54
0.B: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.02 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.Ht: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  5	[0.03 s]
0.B: Trace Attempt  2	[0.03 s]
0.B: Trace Attempt  3	[0.06 s]
0.Hp: Trace Attempt  1	[0.09 s]
0.Hp: Trace Attempt  2	[0.09 s]
0.B: Trace Attempt  4	[0.09 s]
0.Hp: Trace Attempt  3	[0.09 s]
0.Hp: Trace Attempt  4	[0.09 s]
0.Hp: Trace Attempt  5	[0.10 s]
0.B: Trace Attempt  5	[0.12 s]
0.Ht: A trace with 5 cycles was found. [0.23 s]
0.Ht: All properties determined. [0.23 s]
Initiating shutdown of proof (@ 0.23 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.23 s]
0.Ht: Exited with Success (@ 0.24 s)
0.N: All properties determined. [0.23 s]
0.Hp: Exited with Success (@ 0.24 s)
0.N: Exited with Success (@ 0.24 s)
0.B: All properties determined. [0.23 s]
0.B: Exited with Success (@ 0.24 s)
All pending notifications were processed.
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu3.v alu3_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu3.v
[WARN (VERI-1206)] alu3.v(82): overwriting previous definition of module alu3
[INFO (VERI-2142)] alu3.v(82): previous definition of module alu3 is here
[-- (VERI-1482)] Analyzing Verilog file alu3_top.v
[WARN (VERI-1206)] alu3_top.v(47): overwriting previous definition of module alu3_top
[INFO (VERI-2142)] alu3_top.v(47): previous definition of module alu3_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu3.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu3.sv
[WARN (VERI-1206)] bind_wrapper_alu3.sv(146): overwriting previous definition of module alu3_props
[INFO (VERI-2142)] bind_wrapper_alu3.sv(145): previous definition of module alu3_props is here
[WARN (VERI-1206)] bind_wrapper_alu3.sv(163): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu3.sv(162): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu3_top};
INFO (ISW003): Top module name is "alu3_top".
[INFO (VERI-1018)] alu3_top.v(1): compiling module alu3_top
[INFO (VERI-1018)] alu3.v(1): compiling module alu3
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=16)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=16)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1:(N=64)
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=64)
[INFO (VERI-1108)] alu3.v(1): replacing existing cell alu3
[INFO (VERI-1018)] bind_wrapper_alu3.sv(1): compiling module alu3_props
[INFO (VERI-1108)] bind_wrapper_alu3.sv(1): replacing existing cell alu3_props
[INFO (VERI-1108)] alu3_top.v(1): replacing existing cell alu3_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu3_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 128 of 472 design flops, 0 of 0 design latches, 2 of 2 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.006s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.03 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.04 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.04 s]
0.Hp: Proof Simplification Iteration 16	[0.05 s]
0.Hp: Proof Simplification Iteration 17	[0.05 s]
0.Hp: Proof Simplification Iteration 18	[0.05 s]
0.Hp: Proof Simplification Iteration 19	[0.06 s]
0.Hp: Proof Simplification Iteration 20	[0.06 s]
0.Hp: Proof Simplification Iteration 21	[0.06 s]
0.Hp: Proof Simplification Iteration 22	[0.07 s]
0.Hp: Proof Simplification Iteration 23	[0.07 s]
0.Hp: Proof Simplification Iteration 24	[0.07 s]
0.Hp: Proof Simplification Iteration 25	[0.08 s]
0.Hp: Proof Simplification Iteration 26	[0.08 s]
0.Hp: Proof Simplification Iteration 27	[0.08 s]
0.Hp: Proof Simplification Iteration 28	[0.09 s]
0.Hp: Proof Simplification Iteration 29	[0.09 s]
0.Hp: Proof Simplification Iteration 30	[0.09 s]
0.Hp: Proof Simplification Iteration 31	[0.10 s]
0.Hp: Proof Simplification Iteration 32	[0.10 s]
0.Hp: Proof Simplification Iteration 33	[0.10 s]
0.Hp: Proof Simplification Iteration 34	[0.10 s]
0.Hp: Proof Simplification Iteration 35	[0.11 s]
0.Hp: Proof Simplification Iteration 36	[0.11 s]
0.Hp: Proof Simplification Iteration 37	[0.11 s]
0.Hp: Proof Simplification Iteration 38	[0.12 s]
0.Hp: Proof Simplification Iteration 39	[0.12 s]
0.Hp: Proof Simplification Iteration 40	[0.12 s]
0.Hp: Proof Simplification Iteration 41	[0.13 s]
0.Hp: Proof Simplification Iteration 42	[0.13 s]
0.Hp: Proof Simplification Iteration 43	[0.13 s]
0.Hp: Proof Simplification Iteration 44	[0.14 s]
0.Hp: Proof Simplification Iteration 45	[0.14 s]
0.Hp: Proof Simplification Iteration 46	[0.14 s]
0.Hp: Proof Simplification Iteration 47	[0.15 s]
0.Hp: Proof Simplification Iteration 48	[0.15 s]
0.Hp: Proof Simplification Iteration 49	[0.15 s]
0.Hp: Proof Simplification Iteration 50	[0.15 s]
0.Hp: Proof Simplification Iteration 51	[0.16 s]
0.Hp: Proof Simplification Iteration 52	[0.16 s]
0.Hp: Proof Simplification Iteration 53	[0.16 s]
0.Hp: Proof Simplification Iteration 54	[0.17 s]
0.Hp: Proof Simplification Iteration 55	[0.17 s]
0.Hp: Proof Simplification Iteration 56	[0.17 s]
0.Hp: Proof Simplification Iteration 57	[0.18 s]
0.Hp: Proof Simplification Iteration 58	[0.18 s]
0.Hp: Proof Simplification Iteration 59	[0.18 s]
0.Hp: Proof Simplification Iteration 60	[0.19 s]
0.Hp: Proof Simplification Iteration 61	[0.19 s]
0.Hp: Proof Simplification Iteration 62	[0.19 s]
0.Hp: Proof Simplification Iteration 63	[0.20 s]
0.Hp: Proof Simplification Iteration 64	[0.20 s]
0.Hp: Proof Simplification Iteration 65	[0.20 s]
Proof Simplification completed in 0.21 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 76737@luigi(local) jg_13014_luigi_55
0.N: Proofgrid shell started at 76746@luigi(local) jg_13014_luigi_55
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 76728@luigi(local) jg_13014_luigi_55
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 76755@luigi(local) jg_13014_luigi_55
0.B: Cluster is entering permanent allocation mode.
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Ht: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.Hp: Starting proof for property "alu3_top.u_alu3_props.assert_alu_res3_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  2	[0.03 s]
0.B: Trace Attempt  3	[0.22 s]
0.Hp: A proof was found: No trace exists. [0.24 s]
INFO (IPF057): 0.Hp: The property "alu3_top.u_alu3_props.assert_alu_res3_chk" was proven in 0.24 s.
0.Hp: All properties determined. [0.24 s]
Initiating shutdown of proof (@ 0.24 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.24 s]
0.Hp: Exited with Success (@ 0.24 s)
0.Ht: Exited with Success (@ 0.24 s)
0.N: All properties determined. [0.24 s]
0.N: Exited with Success (@ 0.24 s)
0.B: All properties determined. [0.25 s]
0.B: Exited with Success (@ 0.26 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(216): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1_16.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1_16.sv
[WARN (VERI-1206)] bind_wrapper_alu1_16.sv(673): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(673): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1_16.sv(715): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu3.sv(163): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(55): compiling module sal_flags
[INFO (VERI-1108)] bit_shift_left_flgs.v(55): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] bit_shift_right_flgs.v(55): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(55): replacing existing cell sar_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[WARN (VDB-1000)] alu1.v(67): net ld_override is constantly driven from multiple places
[WARN (VDB-1001)] alu1.v(71): another driver from here
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1_16.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1_16.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 102 of 210 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.007s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.04 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.04 s]
0.Hp: Proof Simplification Iteration 12	[0.05 s]
0.Hp: Proof Simplification Iteration 13	[0.05 s]
0.Hp: Proof Simplification Iteration 14	[0.06 s]
0.Hp: Proof Simplification Iteration 15	[0.06 s]
0.Hp: Proof Simplification Iteration 16	[0.07 s]
0.Hp: Proof Simplification Iteration 17	[0.07 s]
0.Hp: Proof Simplification Iteration 18	[0.07 s]
0.Hp: Proof Simplification Iteration 19	[0.08 s]
0.Hp: Proof Simplification Iteration 20	[0.08 s]
0.Hp: Proof Simplification Iteration 21	[0.09 s]
0.Hp: Proof Simplification Iteration 22	[0.09 s]
0.Hp: Proof Simplification Iteration 23	[0.10 s]
0.Hp: Proof Simplification Iteration 24	[0.10 s]
0.Hp: Proof Simplification Iteration 25	[0.10 s]
0.Hp: Proof Simplification Iteration 26	[0.11 s]
0.Hp: Proof Simplification Iteration 27	[0.11 s]
0.Hp: Proof Simplification Iteration 28	[0.12 s]
0.Hp: Proof Simplification Iteration 29	[0.12 s]
0.Hp: Proof Simplification Iteration 30	[0.13 s]
0.Hp: Proof Simplification Iteration 31	[0.13 s]
0.Hp: Proof Simplification Iteration 32	[0.14 s]
0.Hp: Proof Simplification Iteration 33	[0.14 s]
Proof Simplification completed in 0.15 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 48051@luigi(local) jg_13014_luigi_56
0.N: Proofgrid shell started at 48060@luigi(local) jg_13014_luigi_56
0.Hp: Proofgrid shell started at 48038@luigi(local) jg_13014_luigi_56
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 48069@luigi(local) jg_13014_luigi_56
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.02 s]
0.Ht: Trace Attempt  2	[0.02 s]
0.B: Trace Attempt  2	[0.04 s]
0.B: Trace Attempt  3	[0.23 s]
0.Ht: A trace with 2 cycles was found. [0.38 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu1_flags_chk" in 0.38 s.
0.Ht: A trace with 2 cycles was found. [0.39 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_cmps_flags_chk" in 0.39 s.
0.Hp: A proof was found: No trace exists. [0.39 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu_res1_chk" was proven in 0.39 s.
0.Hp: A proof was found: No trace exists. [0.39 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 0.39 s.
0.Hp: A proof was found: No trace exists. [0.39 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" was proven in 0.39 s.
0.Hp: A proof was found: No trace exists. [0.39 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" was proven in 0.39 s.
0.Hp: A proof was found: No trace exists. [0.39 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" was proven in 0.39 s.
0.Hp: A proof was found: No trace exists. [0.39 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" was proven in 0.39 s.
0.Hp: A proof was found: No trace exists. [0.39 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" was proven in 0.39 s.
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.39 s]
Initiating shutdown of proof (@ 0.39 s)
0.Hp: All properties determined. [0.39 s]
0.Ht: Exited with Success (@ 0.39 s)
0.Hp: Exited with Success (@ 0.39 s)
0.B: All properties determined. [0.39 s]
0.N: All properties determined. [0.39 s]
0.N: Exited with Success (@ 0.40 s)
0.B: Exited with Success (@ 0.40 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 7 (77.7778%)
	       - marked_proven: 0 (0%)
	       - cex          : 2 (22.2222%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(244): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(216): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(311): syntax error near :
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(311): syntax error near :
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(311): syntax error near ;
[ERROR (VERI-1072)] bind_wrapper_alu1.sv(335): module alu1_props ignored due to previous errors
[ERROR (VERI-1072)] bind_wrapper_alu1.sv(377): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(311): syntax error near :
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(311): syntax error near :
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(311): syntax error near ;
	[ERROR (VERI-1072)] bind_wrapper_alu1.sv(335): module alu1_props ignored due to previous errors
	[ERROR (VERI-1072)] bind_wrapper_alu1.sv(377): module Wrapper ignored due to previous errors
ERROR at line 9 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 5 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(244): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(244): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(311): syntax error near :
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(311): syntax error near :
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(311): syntax error near ;
[ERROR (VERI-1072)] bind_wrapper_alu1.sv(335): module alu1_props ignored due to previous errors
[ERROR (VERI-1072)] bind_wrapper_alu1.sv(377): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(311): syntax error near :
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(311): syntax error near :
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(311): syntax error near ;
	[ERROR (VERI-1072)] bind_wrapper_alu1.sv(335): module alu1_props ignored due to previous errors
	[ERROR (VERI-1072)] bind_wrapper_alu1.sv(377): module Wrapper ignored due to previous errors
ERROR at line 9 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 5 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(244): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(244): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(311): syntax error near :
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(311): syntax error near :
[ERROR (VERI-1137)] bind_wrapper_alu1.sv(311): syntax error near ;
[ERROR (VERI-1072)] bind_wrapper_alu1.sv(335): module alu1_props ignored due to previous errors
[ERROR (VERI-1072)] bind_wrapper_alu1.sv(377): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(311): syntax error near :
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(311): syntax error near :
	[ERROR (VERI-1137)] bind_wrapper_alu1.sv(311): syntax error near ;
	[ERROR (VERI-1072)] bind_wrapper_alu1.sv(335): module alu1_props ignored due to previous errors
	[ERROR (VERI-1072)] bind_wrapper_alu1.sv(377): module Wrapper ignored due to previous errors
ERROR at line 9 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 5 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v};
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(244): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(244): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(334): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1_16.sv(673): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(376): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1_16.sv(715): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(55): compiling module sal_flags
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1108)] bit_shift_left_flgs.v(55): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=33)
[INFO (VERI-1018)] bit_shift_right_flgs.v(55): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(55): replacing existing cell sar_flags
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[WARN (VERI-1063)] alu1.v(140): instantiating unknown module greater_than_for_af
[WARN (VERI-1063)] alu1.v(141): instantiating unknown module greater_than_for_flags8
[WARN (VERI-1063)] alu1.v(142): instantiating unknown module greater_than_for_flags16
[WARN (VERI-1063)] alu1.v(143): instantiating unknown module greater_than_for_flags32
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
ERROR (ENL058): Unable to elaborate module/entity "greater_than_for_af" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m greater_than_for_af" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "greater_than_for_flags8" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m greater_than_for_flags8" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "greater_than_for_flags16" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m greater_than_for_flags16" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "greater_than_for_flags32" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m greater_than_for_flags32" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
WARNING (WNL009): Module "greater_than_for_af" is not defined and is not black boxed.
    Use "-bboxm greater_than_for_af" if you want to black box this module/entity.
WARNING (WNL009): Module "greater_than_for_flags8" is not defined and is not black boxed.
    Use "-bboxm greater_than_for_flags8" if you want to black box this module/entity.
WARNING (WNL009): Module "greater_than_for_flags16" is not defined and is not black boxed.
    Use "-bboxm greater_than_for_flags16" if you want to black box this module/entity.
WARNING (WNL009): Module "greater_than_for_flags32" is not defined and is not black boxed.
    Use "-bboxm greater_than_for_flags32" if you want to black box this module/entity.
Summary of errors detected:
	ERROR (ENL058): Unable to elaborate module/entity "greater_than_for_af" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m greater_than_for_af" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "greater_than_for_flags8" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m greater_than_for_flags8" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "greater_than_for_flags16" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m greater_than_for_flags16" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "greater_than_for_flags32" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m greater_than_for_flags32" if you want to black box this module/entity.
ERROR at line 12 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v ../../../reuse/sub_designs/greater_than_for_af ../../../reuse/sub_designs/greater_than_for_flags8 ../../../reuse/sub_designs/greater_than_for_flags16 ../../../reuse/sub_designs/greater_than_for_flags32 };
ERROR at line 5 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ESW046): The file "../../../reuse/sub_designs/greater_than_for_af" does not exist.

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v ../../../reuse/sub_designs/greater_than_for_af_netlist ../../../reuse/sub_designs/greater_than_for_flags_netlist8 ../../../reuse/sub_designs/greater_than_for_flags_netlist16 ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v };
ERROR at line 5 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ESW046): The file "../../../reuse/sub_designs/greater_than_for_af_netlist" does not exist.

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v ../../../reuse/sub_designs/greater_than_for_af_netlist.v ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v };
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(244): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(244): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_af_netlist.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(334): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(334): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(376): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(376): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(55): compiling module sal_flags
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1108)] bit_shift_left_flgs.v(55): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=33)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=33)
[INFO (VERI-1018)] bit_shift_right_flgs.v(55): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(55): replacing existing cell sar_flags
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(6): compiling module greater_than_for_af
[INFO (VERI-1109)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(6): replacing unknown cell greater_than_for_af with a valid definition
[INFO (VERI-1519)] alu1.v(140): first instantiation was done here
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(6): compiling module greater_than_for_flags8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1109)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(6): replacing unknown cell greater_than_for_flags8 with a valid definition
[INFO (VERI-1519)] alu1.v(141): first instantiation was done here
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(6): compiling module greater_than_for_flags16
[INFO (VERI-1109)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(6): replacing unknown cell greater_than_for_flags16 with a valid definition
[INFO (VERI-1519)] alu1.v(142): first instantiation was done here
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(6): compiling module greater_than_for_flags32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(106): compiling module and4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(117): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1109)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(6): replacing unknown cell greater_than_for_flags32 with a valid definition
[INFO (VERI-1519)] alu1.v(143): first instantiation was done here
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 102 of 172 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.009s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.04 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.05 s]
0.Hp: Proof Simplification Iteration 12	[0.05 s]
0.Hp: Proof Simplification Iteration 13	[0.05 s]
0.Hp: Proof Simplification Iteration 14	[0.06 s]
0.Hp: Proof Simplification Iteration 15	[0.06 s]
0.Hp: Proof Simplification Iteration 16	[0.07 s]
0.Hp: Proof Simplification Iteration 17	[0.07 s]
0.Hp: Proof Simplification Iteration 18	[0.08 s]
0.Hp: Proof Simplification Iteration 19	[0.08 s]
0.Hp: Proof Simplification Iteration 20	[0.09 s]
0.Hp: Proof Simplification Iteration 21	[0.09 s]
0.Hp: Proof Simplification Iteration 22	[0.09 s]
0.Hp: Proof Simplification Iteration 23	[0.10 s]
0.Hp: Proof Simplification Iteration 24	[0.10 s]
0.Hp: Proof Simplification Iteration 25	[0.11 s]
0.Hp: Proof Simplification Iteration 26	[0.11 s]
0.Hp: Proof Simplification Iteration 27	[0.12 s]
0.Hp: Proof Simplification Iteration 28	[0.12 s]
0.Hp: Proof Simplification Iteration 29	[0.12 s]
0.Hp: Proof Simplification Iteration 30	[0.13 s]
0.Hp: Proof Simplification Iteration 31	[0.13 s]
0.Hp: Proof Simplification Iteration 32	[0.14 s]
0.Hp: Proof Simplification Iteration 33	[0.14 s]
Proof Simplification completed in 0.16 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 46930@luigi(local) jg_13014_luigi_57
0.N: Proofgrid shell started at 46939@luigi(local) jg_13014_luigi_57
0.Hp: Proofgrid shell started at 46921@luigi(local) jg_13014_luigi_57
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 46948@luigi(local) jg_13014_luigi_57
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  2	[0.04 s]
0.B: A trace with 2 cycles was found. [0.06 s]
0.B: A trace with 2 cycles was found. [0.06 s]
INFO (IPF055): 0.B: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu_res1_chk" in 0.07 s.
INFO (IPF055): 0.B: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu1_flags_chk" in 0.07 s by the incidental trace "alu1_top.u_alu1_props.assert_alu_res1_chk".
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_cmps_flags_chk"	[0.00 s].
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_cmps_flags_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.N: The property "alu1_top.u_alu1_props.assert_cmps_flags_chk" was proven in 0.02 s.
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_df_val_ex_chk"	[0.00 s].
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_df_val_ex_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.B: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_df_val_ex_chk" in 0.00 s.
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" was proven in 0.00 s.
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk"	[0.00 s].
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" was proven in 0.00 s.
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_af_chk"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_af_chk"	[0.00 s].
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.B: Trace Attempt  8	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" was proven in 0.00 s.
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" was proven in 0.00 s.
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk"	[0.00 s].
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" was proven in 0.00 s.
0.N: All properties determined. [0.10 s]
Initiating shutdown of proof (@ 0.10 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.10 s]
0.B: Trace Attempt 23	[0.00 s]
0.B: All properties determined. [0.10 s]
0.N: Exited with Success (@ 0.10 s)
0.Ht: Exited with Success (@ 0.10 s)
0.B: Exited with Success (@ 0.10 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.10 s]
0.Hp: Exited with Success (@ 0.11 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 6 (66.6667%)
	       - marked_proven: 0 (0%)
	       - cex          : 3 (33.3333%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk".
cex
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v ../../../reuse/sub_designs/greater_than_for_af_netlist.v ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v };
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(244): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(244): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_af_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(28): overwriting previous definition of module greater_than_for_af
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(28): previous definition of module greater_than_for_af is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(59): overwriting previous definition of module greater_than_for_flags8
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(59): previous definition of module greater_than_for_flags8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(109): overwriting previous definition of module greater_than_for_flags16
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(109): previous definition of module greater_than_for_flags16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(338): overwriting previous definition of module greater_than_for_flags32
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(338): previous definition of module greater_than_for_flags32 is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(334): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(334): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(376): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(376): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(55): compiling module sal_flags
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1108)] bit_shift_left_flgs.v(55): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=33)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=33)
[INFO (VERI-1018)] bit_shift_right_flgs.v(55): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(55): replacing existing cell sar_flags
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(6): compiling module greater_than_for_af
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(6): replacing existing cell greater_than_for_af
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(6): compiling module greater_than_for_flags8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(6): replacing existing cell greater_than_for_flags8
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(6): compiling module greater_than_for_flags16
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(6): replacing existing cell greater_than_for_flags16
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(6): compiling module greater_than_for_flags32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(106): compiling module and4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(117): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(106): replacing existing cell and4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(187): replacing existing cell or3$
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(6): replacing existing cell greater_than_for_flags32
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 102 of 172 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.01s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.04 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.04 s]
0.Hp: Proof Simplification Iteration 12	[0.05 s]
0.Hp: Proof Simplification Iteration 13	[0.05 s]
0.Hp: Proof Simplification Iteration 14	[0.06 s]
0.Hp: Proof Simplification Iteration 15	[0.06 s]
0.Hp: Proof Simplification Iteration 16	[0.07 s]
0.Hp: Proof Simplification Iteration 17	[0.07 s]
0.Hp: Proof Simplification Iteration 18	[0.08 s]
0.Hp: Proof Simplification Iteration 19	[0.08 s]
0.Hp: Proof Simplification Iteration 20	[0.08 s]
0.Hp: Proof Simplification Iteration 21	[0.09 s]
0.Hp: Proof Simplification Iteration 22	[0.09 s]
0.Hp: Proof Simplification Iteration 23	[0.10 s]
0.Hp: Proof Simplification Iteration 24	[0.10 s]
0.Hp: Proof Simplification Iteration 25	[0.11 s]
0.Hp: Proof Simplification Iteration 26	[0.11 s]
0.Hp: Proof Simplification Iteration 27	[0.12 s]
0.Hp: Proof Simplification Iteration 28	[0.12 s]
0.Hp: Proof Simplification Iteration 29	[0.12 s]
0.Hp: Proof Simplification Iteration 30	[0.13 s]
0.Hp: Proof Simplification Iteration 31	[0.13 s]
0.Hp: Proof Simplification Iteration 32	[0.14 s]
0.Hp: Proof Simplification Iteration 33	[0.14 s]
Proof Simplification completed in 0.16 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 9
0.Ht: Proofgrid shell started at 8718@luigi(local) jg_13014_luigi_58
0.N: Proofgrid shell started at 8727@luigi(local) jg_13014_luigi_58
0.Hp: Proofgrid shell started at 8709@luigi(local) jg_13014_luigi_58
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 8736@luigi(local) jg_13014_luigi_58
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  2	[0.04 s]
0.B: Trace Attempt  3	[0.22 s]
0.B: Trace Attempt  4	[0.42 s]
0.N: Trace Attempt  1	[0.55 s]
0.N: Trace Attempt  2	[0.55 s]
0.B: Trace Attempt  5	[0.62 s]
0.Ht: A trace with 2 cycles was found. [0.86 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_df_val_ex_chk" in 0.86 s.
0.Ht: Trace Attempt  3	[0.86 s]
0.N: Per property time limit expired (1.00 s) [1.00 s]
ProofGrid usable level: 8
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  6	[0.85 s]
0.B: Per property time limit expired (1.00 s) [1.01 s]
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  2	[0.02 s]
0.Hp: A proof was found: No trace exists. [1.12 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu_res1_chk" was proven in 1.12 s.
0.Hp: A proof was found: No trace exists. [1.12 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu1_flags_chk" was proven in 1.12 s.
0.Hp: A proof was found: No trace exists. [1.12 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_cmps_flags_chk" was proven in 1.12 s.
0.Hp: A proof was found: No trace exists. [1.12 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" was proven in 1.12 s.
0.Hp: A proof was found: No trace exists. [1.12 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" was proven in 1.12 s.
0.Hp: A proof was found: No trace exists. [1.12 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" was proven in 1.12 s.
0.Hp: A proof was found: No trace exists. [1.12 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" was proven in 1.12 s.
0.Hp: A proof was found: No trace exists. [1.12 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" was proven in 1.12 s.
0.Ht: Interrupted (multi)
0.Hp: All properties determined. [1.12 s]
Initiating shutdown of proof (@ 1.12 s)
0.Ht: All properties determined. [1.12 s]
0.N: All properties determined. [1.12 s]
0.B: All properties determined. [1.12 s]
0.Ht: Exited with Success (@ 1.12 s)
0.Hp: Exited with Success (@ 1.12 s)
0.N: Exited with Success (@ 1.12 s)
0.B: Exited with Success (@ 1.12 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 8 (88.8889%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (11.1111%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_df_val_ex_chk -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_df_val_ex_chk".
cex
[<embedded>] % visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_df_val_ex_chk -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_df_val_ex_chk".
cex
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v ../../../reuse/sub_designs/greater_than_for_af_netlist.v ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v };
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(244): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(244): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_af_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(28): overwriting previous definition of module greater_than_for_af
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(28): previous definition of module greater_than_for_af is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(59): overwriting previous definition of module greater_than_for_flags8
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(59): previous definition of module greater_than_for_flags8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(109): overwriting previous definition of module greater_than_for_flags16
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(109): previous definition of module greater_than_for_flags16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(338): overwriting previous definition of module greater_than_for_flags32
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(338): previous definition of module greater_than_for_flags32 is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1.sv
[WARN (VERI-1206)] bind_wrapper_alu1.sv(334): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(334): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1.sv(376): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(376): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(55): compiling module sal_flags
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1108)] bit_shift_left_flgs.v(55): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=33)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=33)
[INFO (VERI-1018)] bit_shift_right_flgs.v(55): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(55): replacing existing cell sar_flags
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(6): compiling module greater_than_for_af
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(6): replacing existing cell greater_than_for_af
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(6): compiling module greater_than_for_flags8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(6): replacing existing cell greater_than_for_flags8
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(6): compiling module greater_than_for_flags16
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(6): replacing existing cell greater_than_for_flags16
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(6): compiling module greater_than_for_flags32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(106): compiling module and4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(117): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(106): replacing existing cell and4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(187): replacing existing cell or3$
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(6): replacing existing cell greater_than_for_flags32
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (IVS027): Removed Visualize window "visualize:1".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 102 of 172 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.009s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.02 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.03 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.04 s]
0.Hp: Proof Simplification Iteration 10	[0.04 s]
0.Hp: Proof Simplification Iteration 11	[0.04 s]
0.Hp: Proof Simplification Iteration 12	[0.05 s]
0.Hp: Proof Simplification Iteration 13	[0.06 s]
0.Hp: Proof Simplification Iteration 14	[0.06 s]
0.Hp: Proof Simplification Iteration 15	[0.06 s]
0.Hp: Proof Simplification Iteration 16	[0.07 s]
0.Hp: Proof Simplification Iteration 17	[0.07 s]
0.Hp: Proof Simplification Iteration 18	[0.08 s]
0.Hp: Proof Simplification Iteration 19	[0.08 s]
0.Hp: Proof Simplification Iteration 20	[0.09 s]
0.Hp: Proof Simplification Iteration 21	[0.09 s]
0.Hp: Proof Simplification Iteration 22	[0.09 s]
0.Hp: Proof Simplification Iteration 23	[0.10 s]
0.Hp: Proof Simplification Iteration 24	[0.10 s]
0.Hp: Proof Simplification Iteration 25	[0.11 s]
0.Hp: Proof Simplification Iteration 26	[0.11 s]
0.Hp: Proof Simplification Iteration 27	[0.12 s]
0.Hp: Proof Simplification Iteration 28	[0.12 s]
0.Hp: Proof Simplification Iteration 29	[0.12 s]
0.Hp: Proof Simplification Iteration 30	[0.13 s]
0.Hp: Proof Simplification Iteration 31	[0.13 s]
0.Hp: Proof Simplification Iteration 32	[0.14 s]
0.Hp: Proof Simplification Iteration 33	[0.14 s]
Proof Simplification completed in 0.16 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 0.00 s.
Found proofs for 1 properties in preprocessing
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 8
0.Ht: Proofgrid shell started at 19626@luigi(local) jg_13014_luigi_59
0.N: Proofgrid shell started at 19635@luigi(local) jg_13014_luigi_59
0.Hp: Proofgrid shell started at 19617@luigi(local) jg_13014_luigi_59
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 19644@luigi(local) jg_13014_luigi_59
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.02 s]
0.Ht: Trace Attempt  2	[0.02 s]
0.B: Trace Attempt  2	[0.04 s]
0.B: Trace Attempt  3	[0.23 s]
0.B: Trace Attempt  4	[0.44 s]
0.N: Trace Attempt  1	[0.57 s]
0.N: Trace Attempt  2	[0.57 s]
0.B: Trace Attempt  5	[0.65 s]
0.N: Per property time limit expired (1.00 s) [1.00 s]
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  6	[0.89 s]
0.B: Per property time limit expired (1.00 s) [1.01 s]
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  2	[0.03 s]
0.Ht: Trace Attempt  3	[1.04 s]
0.Hp: A proof was found: No trace exists. [1.34 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu_res1_chk" was proven in 1.33 s.
0.Hp: A proof was found: No trace exists. [1.34 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu1_flags_chk" was proven in 1.33 s.
0.Hp: A proof was found: No trace exists. [1.34 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_cmps_flags_chk" was proven in 1.33 s.
0.Hp: A proof was found: No trace exists. [1.34 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" was proven in 1.33 s.
0.Hp: A proof was found: No trace exists. [1.34 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" was proven in 1.33 s.
0.Hp: A proof was found: No trace exists. [1.34 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" was proven in 1.33 s.
0.Hp: A proof was found: No trace exists. [1.34 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" was proven in 1.33 s.
0.Hp: A proof was found: No trace exists. [1.34 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" was proven in 1.33 s.
0.Hp: All properties determined. [1.33 s]
Initiating shutdown of proof (@ 1.34 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [1.34 s]
0.N: All properties determined. [1.34 s]
0.B: All properties determined. [1.33 s]
0.Hp: Exited with Success (@ 1.34 s)
0.Ht: Exited with Success (@ 1.34 s)
0.N: Exited with Success (@ 1.34 s)
0.B: Exited with Success (@ 1.34 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 9 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v ../../../reuse/sub_designs/greater_than_for_af_netlist.v ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v };
ERROR at line 5 in file /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ESW046): The file "alu1_top.v" does not exist.

[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v ../../../reuse/sub_designs/greater_than_for_af_netlist.v ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v };
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(244): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(244): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_af_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(28): overwriting previous definition of module greater_than_for_af
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(28): previous definition of module greater_than_for_af is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(59): overwriting previous definition of module greater_than_for_flags8
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(59): previous definition of module greater_than_for_flags8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(109): overwriting previous definition of module greater_than_for_flags16
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(109): previous definition of module greater_than_for_flags16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(338): overwriting previous definition of module greater_than_for_flags32
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(338): previous definition of module greater_than_for_flags32 is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1_16.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1_16.sv
[WARN (VERI-1206)] bind_wrapper_alu1_16.sv(326): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1.sv(334): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1_16.sv(368): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1.sv(376): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(55): compiling module sal_flags
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1108)] bit_shift_left_flgs.v(55): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=33)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=33)
[INFO (VERI-1018)] bit_shift_right_flgs.v(55): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(55): replacing existing cell sar_flags
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(6): compiling module greater_than_for_af
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(6): replacing existing cell greater_than_for_af
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(6): compiling module greater_than_for_flags8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(6): replacing existing cell greater_than_for_flags8
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(6): compiling module greater_than_for_flags16
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(6): replacing existing cell greater_than_for_flags16
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(6): compiling module greater_than_for_flags32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(106): compiling module and4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(117): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(106): replacing existing cell and4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(187): replacing existing cell or3$
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(6): replacing existing cell greater_than_for_flags32
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1_16.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1_16.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 102 of 205 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.006s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.03 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.04 s]
0.Hp: Proof Simplification Iteration 12	[0.04 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.05 s]
0.Hp: Proof Simplification Iteration 15	[0.05 s]
0.Hp: Proof Simplification Iteration 16	[0.05 s]
0.Hp: Proof Simplification Iteration 17	[0.06 s]
0.Hp: Proof Simplification Iteration 18	[0.06 s]
0.Hp: Proof Simplification Iteration 19	[0.06 s]
0.Hp: Proof Simplification Iteration 20	[0.07 s]
0.Hp: Proof Simplification Iteration 21	[0.07 s]
0.Hp: Proof Simplification Iteration 22	[0.07 s]
0.Hp: Proof Simplification Iteration 23	[0.08 s]
0.Hp: Proof Simplification Iteration 24	[0.08 s]
0.Hp: Proof Simplification Iteration 25	[0.09 s]
0.Hp: Proof Simplification Iteration 26	[0.09 s]
0.Hp: Proof Simplification Iteration 27	[0.09 s]
0.Hp: Proof Simplification Iteration 28	[0.10 s]
0.Hp: Proof Simplification Iteration 29	[0.10 s]
0.Hp: Proof Simplification Iteration 30	[0.10 s]
0.Hp: Proof Simplification Iteration 31	[0.11 s]
0.Hp: Proof Simplification Iteration 32	[0.11 s]
0.Hp: Proof Simplification Iteration 33	[0.11 s]
Proof Simplification completed in 0.13 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 0.00 s.
Found proofs for 1 properties in preprocessing
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 8
0.Ht: Proofgrid shell started at 48220@luigi(local) jg_13014_luigi_60
0.N: Proofgrid shell started at 48229@luigi(local) jg_13014_luigi_60
0.Hp: Proofgrid shell started at 48211@luigi(local) jg_13014_luigi_60
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 48238@luigi(local) jg_13014_luigi_60
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  2	[0.03 s]
0.B: Trace Attempt  3	[0.18 s]
0.Ht: A trace with 2 cycles was found. [0.26 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu1_flags_chk" in 0.26 s.
0.Ht: Trace Attempt  3	[0.28 s]
0.Hp: A proof was found: No trace exists. [0.31 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu_res1_chk" was proven in 0.31 s.
0.Hp: A proof was found: No trace exists. [0.31 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_cmps_flags_chk" was proven in 0.31 s.
0.Hp: A proof was found: No trace exists. [0.31 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" was proven in 0.31 s.
0.Hp: A proof was found: No trace exists. [0.31 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" was proven in 0.31 s.
0.Hp: A proof was found: No trace exists. [0.31 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" was proven in 0.31 s.
0.Hp: A proof was found: No trace exists. [0.31 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" was proven in 0.31 s.
0.Hp: A proof was found: No trace exists. [0.31 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" was proven in 0.31 s.
0.Ht: Interrupted (multi)
0.Hp: All properties determined. [0.31 s]
Initiating shutdown of proof (@ 0.31 s)
0.Ht: All properties determined. [0.31 s]
0.Ht: Exited with Success (@ 0.31 s)
0.Hp: Exited with Success (@ 0.31 s)
0.B: All properties determined. [0.31 s]
0.N: All properties determined. [0.31 s]
0.N: Exited with Success (@ 0.32 s)
0.B: Exited with Success (@ 0.32 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 8 (88.8889%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (11.1111%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu1_flags_chk -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_alu1_flags_chk".
cex
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v ../../../reuse/sub_designs/greater_than_for_af_netlist.v ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v };
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(244): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(244): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_af_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(28): overwriting previous definition of module greater_than_for_af
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(28): previous definition of module greater_than_for_af is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(59): overwriting previous definition of module greater_than_for_flags8
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(59): previous definition of module greater_than_for_flags8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(109): overwriting previous definition of module greater_than_for_flags16
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(109): previous definition of module greater_than_for_flags16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(338): overwriting previous definition of module greater_than_for_flags32
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(338): previous definition of module greater_than_for_flags32 is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1_16.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1_16.sv
[WARN (VERI-1206)] bind_wrapper_alu1_16.sv(326): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1_16.sv(326): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1_16.sv(368): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1_16.sv(368): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(55): compiling module sal_flags
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1108)] bit_shift_left_flgs.v(55): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=33)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=33)
[INFO (VERI-1018)] bit_shift_right_flgs.v(55): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(55): replacing existing cell sar_flags
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(6): compiling module greater_than_for_af
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(6): replacing existing cell greater_than_for_af
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(6): compiling module greater_than_for_flags8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(6): replacing existing cell greater_than_for_flags8
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(6): compiling module greater_than_for_flags16
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(6): replacing existing cell greater_than_for_flags16
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(6): compiling module greater_than_for_flags32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(106): compiling module and4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(117): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(106): replacing existing cell and4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(187): replacing existing cell or3$
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(6): replacing existing cell greater_than_for_flags32
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1_16.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1_16.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 102 of 205 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.007s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.03 s]
0.Hp: Proof Simplification Iteration 9	[0.03 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.04 s]
0.Hp: Proof Simplification Iteration 12	[0.04 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.05 s]
0.Hp: Proof Simplification Iteration 15	[0.05 s]
0.Hp: Proof Simplification Iteration 16	[0.05 s]
0.Hp: Proof Simplification Iteration 17	[0.06 s]
0.Hp: Proof Simplification Iteration 18	[0.06 s]
0.Hp: Proof Simplification Iteration 19	[0.07 s]
0.Hp: Proof Simplification Iteration 20	[0.07 s]
0.Hp: Proof Simplification Iteration 21	[0.07 s]
0.Hp: Proof Simplification Iteration 22	[0.08 s]
0.Hp: Proof Simplification Iteration 23	[0.08 s]
0.Hp: Proof Simplification Iteration 24	[0.08 s]
0.Hp: Proof Simplification Iteration 25	[0.09 s]
0.Hp: Proof Simplification Iteration 26	[0.09 s]
0.Hp: Proof Simplification Iteration 27	[0.09 s]
0.Hp: Proof Simplification Iteration 28	[0.10 s]
0.Hp: Proof Simplification Iteration 29	[0.10 s]
0.Hp: Proof Simplification Iteration 30	[0.10 s]
0.Hp: Proof Simplification Iteration 31	[0.11 s]
0.Hp: Proof Simplification Iteration 32	[0.11 s]
0.Hp: Proof Simplification Iteration 33	[0.12 s]
Proof Simplification completed in 0.13 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 0.00 s.
Found proofs for 1 properties in preprocessing
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 8
0.Ht: Proofgrid shell started at 53810@luigi(local) jg_13014_luigi_61
0.N: Proofgrid shell started at 53819@luigi(local) jg_13014_luigi_61
0.Hp: Proofgrid shell started at 53801@luigi(local) jg_13014_luigi_61
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 53828@luigi(local) jg_13014_luigi_61
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  2	[0.03 s]
0.B: Trace Attempt  3	[0.18 s]
0.B: Trace Attempt  4	[0.34 s]
0.N: Trace Attempt  1	[0.40 s]
0.N: Trace Attempt  2	[0.40 s]
0.B: Trace Attempt  5	[0.52 s]
0.Ht: Trace Attempt  3	[0.86 s]
0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu_res1_chk" was proven in 0.87 s.
0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu1_flags_chk" was proven in 0.87 s.
0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_cmps_flags_chk" was proven in 0.87 s.
0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" was proven in 0.87 s.
0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" was proven in 0.87 s.
0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" was proven in 0.87 s.
0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" was proven in 0.87 s.
0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" was proven in 0.87 s.
0.Hp: All properties determined. [0.87 s]
Initiating shutdown of proof (@ 0.87 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.87 s]
0.Hp: Exited with Success (@ 0.87 s)
0.Ht: Exited with Success (@ 0.87 s)
0.N: All properties determined. [0.87 s]
0.N: Exited with Success (@ 0.88 s)
0.B: Trace Attempt  6	[0.69 s]
0.B: All properties determined. [0.88 s]
0.B: Exited with Success (@ 0.88 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 9 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v ../../../reuse/sub_designs/greater_than_for_af_netlist.v ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v };
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(244): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(244): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_af_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(28): overwriting previous definition of module greater_than_for_af
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(28): previous definition of module greater_than_for_af is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(59): overwriting previous definition of module greater_than_for_flags8
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(59): previous definition of module greater_than_for_flags8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(109): overwriting previous definition of module greater_than_for_flags16
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(109): previous definition of module greater_than_for_flags16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(338): overwriting previous definition of module greater_than_for_flags32
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(338): previous definition of module greater_than_for_flags32 is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1_8.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1_8.sv
[WARN (VERI-1206)] bind_wrapper_alu1_8.sv(326): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1_16.sv(326): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1_8.sv(368): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1_16.sv(368): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(55): compiling module sal_flags
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1108)] bit_shift_left_flgs.v(55): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=33)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=33)
[INFO (VERI-1018)] bit_shift_right_flgs.v(55): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(55): replacing existing cell sar_flags
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(6): compiling module greater_than_for_af
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(6): replacing existing cell greater_than_for_af
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(6): compiling module greater_than_for_flags8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(6): replacing existing cell greater_than_for_flags8
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(6): compiling module greater_than_for_flags16
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(6): replacing existing cell greater_than_for_flags16
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(6): compiling module greater_than_for_flags32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(106): compiling module and4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(117): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(106): replacing existing cell and4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(187): replacing existing cell or3$
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(6): replacing existing cell greater_than_for_flags32
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1_8.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1_8.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% 
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 102 of 205 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.005s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.03 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.04 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.05 s]
0.Hp: Proof Simplification Iteration 16	[0.05 s]
0.Hp: Proof Simplification Iteration 17	[0.05 s]
0.Hp: Proof Simplification Iteration 18	[0.06 s]
0.Hp: Proof Simplification Iteration 19	[0.06 s]
0.Hp: Proof Simplification Iteration 20	[0.06 s]
0.Hp: Proof Simplification Iteration 21	[0.07 s]
0.Hp: Proof Simplification Iteration 22	[0.07 s]
0.Hp: Proof Simplification Iteration 23	[0.07 s]
0.Hp: Proof Simplification Iteration 24	[0.07 s]
0.Hp: Proof Simplification Iteration 25	[0.08 s]
0.Hp: Proof Simplification Iteration 26	[0.08 s]
0.Hp: Proof Simplification Iteration 27	[0.08 s]
0.Hp: Proof Simplification Iteration 28	[0.09 s]
0.Hp: Proof Simplification Iteration 29	[0.09 s]
0.Hp: Proof Simplification Iteration 30	[0.09 s]
0.Hp: Proof Simplification Iteration 31	[0.10 s]
0.Hp: Proof Simplification Iteration 32	[0.10 s]
0.Hp: Proof Simplification Iteration 33	[0.10 s]
Proof Simplification completed in 0.11 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 0.00 s.
Found proofs for 1 properties in preprocessing
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 8
0.Ht: Proofgrid shell started at 68965@luigi(local) jg_13014_luigi_62
0.N: Proofgrid shell started at 68974@luigi(local) jg_13014_luigi_62
0.Hp: Proofgrid shell started at 68956@luigi(local) jg_13014_luigi_62
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 68983@luigi(local) jg_13014_luigi_62
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  2	[0.03 s]
0.B: A trace with 2 cycles was found. [0.07 s]
0.B: A trace with 2 cycles was found. [0.07 s]
INFO (IPF055): 0.B: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu_res1_chk" in 0.08 s.
INFO (IPF055): 0.B: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu1_flags_chk" in 0.08 s by the incidental trace "alu1_top.u_alu1_props.assert_alu_res1_chk".
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_cmps_flags_chk"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_cmps_flags_chk"	[0.00 s].
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.B: The property "alu1_top.u_alu1_props.assert_cmps_flags_chk" was proven in 0.01 s.
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk"	[0.00 s].
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" was proven in 0.00 s.
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.B: The property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" was proven in 0.00 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_af_chk"	[0.00 s].
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_ld_flag_af_chk"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" was proven in 0.09 s.
0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" was proven in 0.09 s.
0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" was proven in 0.09 s.
0.Ht: Interrupted (multi)
0.Hp: All properties determined. [0.09 s]
Initiating shutdown of proof (@ 0.09 s)
0.B: Trace Attempt  1	[0.00 s]
0.Ht: All properties determined. [0.09 s]
0.N: All properties determined. [0.09 s]
0.B: All properties determined. [0.09 s]
0.Ht: Exited with Success (@ 0.09 s)
0.N: Exited with Success (@ 0.09 s)
0.Hp: Exited with Success (@ 0.09 s)
0.B: Exited with Success (@ 0.09 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 7 (77.7778%)
	       - marked_proven: 0 (0%)
	       - cex          : 2 (22.2222%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk".
cex
[<embedded>] % visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk".
cex
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v ../../../reuse/sub_designs/greater_than_for_af_netlist.v ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v };
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(244): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(244): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_af_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(28): overwriting previous definition of module greater_than_for_af
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(28): previous definition of module greater_than_for_af is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(59): overwriting previous definition of module greater_than_for_flags8
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(59): previous definition of module greater_than_for_flags8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(109): overwriting previous definition of module greater_than_for_flags16
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(109): previous definition of module greater_than_for_flags16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(338): overwriting previous definition of module greater_than_for_flags32
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(338): previous definition of module greater_than_for_flags32 is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1_8.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1_8.sv
[WARN (VERI-1206)] bind_wrapper_alu1_8.sv(326): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1_8.sv(326): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1_8.sv(368): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1_8.sv(368): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(55): compiling module sal_flags
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1108)] bit_shift_left_flgs.v(55): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=33)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=33)
[INFO (VERI-1018)] bit_shift_right_flgs.v(55): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(55): replacing existing cell sar_flags
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(6): compiling module greater_than_for_af
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(6): replacing existing cell greater_than_for_af
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(6): compiling module greater_than_for_flags8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(6): replacing existing cell greater_than_for_flags8
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(6): compiling module greater_than_for_flags16
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(6): replacing existing cell greater_than_for_flags16
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(6): compiling module greater_than_for_flags32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(106): compiling module and4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(117): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(106): replacing existing cell and4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(187): replacing existing cell or3$
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(6): replacing existing cell greater_than_for_flags32
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1_8.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1_8.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (IVS027): Removed Visualize window "visualize:1".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 102 of 205 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.006s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.03 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.04 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.05 s]
0.Hp: Proof Simplification Iteration 16	[0.05 s]
0.Hp: Proof Simplification Iteration 17	[0.05 s]
0.Hp: Proof Simplification Iteration 18	[0.06 s]
0.Hp: Proof Simplification Iteration 19	[0.06 s]
0.Hp: Proof Simplification Iteration 20	[0.06 s]
0.Hp: Proof Simplification Iteration 21	[0.07 s]
0.Hp: Proof Simplification Iteration 22	[0.07 s]
0.Hp: Proof Simplification Iteration 23	[0.07 s]
0.Hp: Proof Simplification Iteration 24	[0.08 s]
0.Hp: Proof Simplification Iteration 25	[0.08 s]
0.Hp: Proof Simplification Iteration 26	[0.08 s]
0.Hp: Proof Simplification Iteration 27	[0.09 s]
0.Hp: Proof Simplification Iteration 28	[0.09 s]
0.Hp: Proof Simplification Iteration 29	[0.09 s]
0.Hp: Proof Simplification Iteration 30	[0.10 s]
0.Hp: Proof Simplification Iteration 31	[0.10 s]
0.Hp: Proof Simplification Iteration 32	[0.10 s]
0.Hp: Proof Simplification Iteration 33	[0.10 s]
Proof Simplification completed in 0.12 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 0.00 s.
Found proofs for 1 properties in preprocessing
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 8
0.Ht: Proofgrid shell started at 28492@luigi(local) jg_13014_luigi_63
0.N: Proofgrid shell started at 28501@luigi(local) jg_13014_luigi_63
0.Hp: Proofgrid shell started at 28483@luigi(local) jg_13014_luigi_63
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 28510@luigi(local) jg_13014_luigi_63
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  2	[0.03 s]
0.N: A trace with 2 cycles was found. [0.05 s]
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "alu1_top.u_alu1_props.assert_alu_res1_chk" in 0.05 s.
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu1_flags_chk"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.22 s]
0.B: Trace Attempt  4	[0.43 s]
0.Hp: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu1_flags_chk" was proven in 0.49 s.
0.Hp: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_cmps_flags_chk" was proven in 0.49 s.
0.Hp: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" was proven in 0.49 s.
0.Hp: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" was proven in 0.49 s.
0.Hp: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" was proven in 0.49 s.
0.Hp: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" was proven in 0.49 s.
0.Hp: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" was proven in 0.49 s.
0.Hp: All properties determined. [0.49 s]
Initiating shutdown of proof (@ 0.50 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.50 s]
0.N: All properties determined. [0.50 s]
0.Ht: Exited with Success (@ 0.50 s)
0.Hp: Exited with Success (@ 0.50 s)
0.N: Exited with Success (@ 0.50 s)
0.B: All properties determined. [0.50 s]
0.B: Exited with Success (@ 0.51 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 8 (88.8889%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (11.1111%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -violation -property <embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::alu1_top.u_alu1_props.assert_alu_res1_chk".
cex
[<embedded>] % include /home/ecelrc/students/gsivaraman/microarch/uarch_project/rtl/trunk/cpu/execute/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { alu1.v alu1_top.v or.v and.v not.v bit_shift_left_flgs.v bit_shift_right_flgs.v compare_netlist.v cond_sum32_c.v cond_sum16_c.v cond_sum8_c.v parity_netlist.v zero_sizes.v microarch.v ../../../reuse/sub_designs/mux3bit_2x1.v ../../../reuse/sub_designs/mux4bit_2x1.v ../../../reuse/sub_designs/mux4bit_3x1.v ../../../reuse/sub_designs/mux2bit_2x1.v ../../../reuse/sub_designs/eq_checker8_netlist.v ../../../reuse/adders/cond_sum/cond_sum32.v ../../../reuse/adders/cond_sum/cond_sum16.v ../../../reuse/adders/cond_sum/cond_sum8.v ../../../reuse/adders/cond_sum/cond_sum_abc.v ../../../reuse/adders/cond_sum/wallace_abc_adder.v ../../../reuse/sub_designs/demux_1x16.v ../../../reuse/sub_designs/eq_checker.v ../../../reuse/sub_designs/mux4_32.v  ../../../reuse/sub_designs/eq_checker16_netlist.v ../../../reuse/sub_designs/mux16bit_8x1.v         ../../../reuse/sub_designs/mux32bit_2x1.v ../../../reuse/sub_designs/eq_checker32_netlist.v  ../../../reuse/sub_designs/mux32bit_4x1.v      ../../../reuse/sub_designs/mux8bit_8x1.v      ../../../reuse/sub_designs/eq_checker3_netlist.v   ../../../reuse/sub_designs/mux32bit_16x1.v ../../../reuse/sub_designs/mux32bit_8x1.v   ../../../reuse/sub_designs/mux_nbit_2x1.v  ../../../reuse/sub_designs/mux_nbit_4x1.v /home/projects/courses/spring_18/ee382n-16120/lib/lib1 /home/projects/courses/spring_18/ee382n-16120/lib/lib2 /home/projects/courses/spring_18/ee382n-16120/lib/lib3 /home/projects/courses/spring_18/ee382n-16120/lib/lib4 /home/projects/courses/spring_18/ee382n-16120/lib/lib5 /home/projects/courses/spring_18/ee382n-16120/lib/lib6 ld_override_netlist.v ../../../reuse/sub_designs/greater_than_for_af_netlist.v ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v };
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file alu1.v
[WARN (VERI-1206)] alu1.v(244): overwriting previous definition of module alu1
[INFO (VERI-2142)] alu1.v(244): previous definition of module alu1 is here
[-- (VERI-1482)] Analyzing Verilog file alu1_top.v
[WARN (VERI-1206)] alu1_top.v(152): overwriting previous definition of module alu1_top
[INFO (VERI-2142)] alu1_top.v(152): previous definition of module alu1_top is here
[-- (VERI-1482)] Analyzing Verilog file or.v
[WARN (VERI-1206)] or.v(12): overwriting previous definition of module or32
[INFO (VERI-2142)] or.v(12): previous definition of module or32 is here
[WARN (VERI-1206)] or.v(54): overwriting previous definition of module or_flags
[INFO (VERI-2142)] or.v(54): previous definition of module or_flags is here
[-- (VERI-1482)] Analyzing Verilog file and.v
[WARN (VERI-1206)] and.v(12): overwriting previous definition of module and32
[INFO (VERI-2142)] and.v(12): previous definition of module and32 is here
[WARN (VERI-1206)] and.v(56): overwriting previous definition of module and_flags
[INFO (VERI-2142)] and.v(56): previous definition of module and_flags is here
[-- (VERI-1482)] Analyzing Verilog file not.v
[WARN (VERI-1206)] not.v(11): overwriting previous definition of module not32
[INFO (VERI-2142)] not.v(11): previous definition of module not32 is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_left_flgs.v
[WARN (VERI-1199)] bit_shift_left_flgs.v(10): parameter declaration becomes local in bit_shift_left_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_left_flgs.v(53): overwriting previous definition of module bit_shift_left_flgs
[INFO (VERI-2142)] bit_shift_left_flgs.v(53): previous definition of module bit_shift_left_flgs is here
[WARN (VERI-1206)] bit_shift_left_flgs.v(96): overwriting previous definition of module sal_flags
[INFO (VERI-2142)] bit_shift_left_flgs.v(96): previous definition of module sal_flags is here
[-- (VERI-1482)] Analyzing Verilog file bit_shift_right_flgs.v
[WARN (VERI-1199)] bit_shift_right_flgs.v(10): parameter declaration becomes local in bit_shift_right_flgs with formal parameter declaration list
[WARN (VERI-1206)] bit_shift_right_flgs.v(53): overwriting previous definition of module bit_shift_right_flgs
[INFO (VERI-2142)] bit_shift_right_flgs.v(53): previous definition of module bit_shift_right_flgs is here
[WARN (VERI-1206)] bit_shift_right_flgs.v(97): overwriting previous definition of module sar_flags
[INFO (VERI-2142)] bit_shift_right_flgs.v(97): previous definition of module sar_flags is here
[-- (VERI-1482)] Analyzing Verilog file compare_netlist.v
[WARN (VERI-1206)] compare_netlist.v(52): overwriting previous definition of module compare8
[INFO (VERI-2142)] compare_netlist.v(52): previous definition of module compare8 is here
[WARN (VERI-1206)] compare_netlist.v(75): overwriting previous definition of module compare4
[INFO (VERI-2142)] compare_netlist.v(75): previous definition of module compare4 is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum32_c.v
[WARN (VERI-1206)] cond_sum32_c.v(22): overwriting previous definition of module cond_sum32_c
[INFO (VERI-2142)] cond_sum32_c.v(22): previous definition of module cond_sum32_c is here
[WARN (VERI-1206)] cond_sum32_c.v(82): overwriting previous definition of module add_flags
[INFO (VERI-2142)] cond_sum32_c.v(82): previous definition of module add_flags is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum16_c.v
[WARN (VERI-1206)] cond_sum16_c.v(20): overwriting previous definition of module cond_sum16_c
[INFO (VERI-2142)] cond_sum16_c.v(20): previous definition of module cond_sum16_c is here
[-- (VERI-1482)] Analyzing Verilog file cond_sum8_c.v
[WARN (VERI-1206)] cond_sum8_c.v(14): overwriting previous definition of module cond_sum8_c
[INFO (VERI-2142)] cond_sum8_c.v(14): previous definition of module cond_sum8_c is here
[-- (VERI-1482)] Analyzing Verilog file parity_netlist.v
[WARN (VERI-1206)] parity_netlist.v(19): overwriting previous definition of module parity
[INFO (VERI-2142)] parity_netlist.v(19): previous definition of module parity is here
[-- (VERI-1482)] Analyzing Verilog file zero_sizes.v
[WARN (VERI-1206)] zero_sizes.v(33): overwriting previous definition of module zero32
[INFO (VERI-2142)] zero_sizes.v(33): previous definition of module zero32 is here
[WARN (VERI-1206)] zero_sizes.v(55): overwriting previous definition of module zero16
[INFO (VERI-2142)] zero_sizes.v(55): previous definition of module zero16 is here
[WARN (VERI-1206)] zero_sizes.v(71): overwriting previous definition of module zero8
[INFO (VERI-2142)] zero_sizes.v(71): previous definition of module zero8 is here
[WARN (VERI-1206)] zero_sizes.v(83): overwriting previous definition of module zero5
[INFO (VERI-2142)] zero_sizes.v(83): previous definition of module zero5 is here
[-- (VERI-1482)] Analyzing Verilog file microarch.v
[WARN (VERI-1206)] microarch.v(7): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] microarch.v(15): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] microarch.v(23): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] microarch.v(31): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] microarch.v(39): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] microarch.v(47): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] microarch.v(55): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] microarch.v(64): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] microarch.v(74): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] microarch.v(104): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] microarch.v(114): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] microarch.v(138): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux3bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): overwriting previous definition of module mux3bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux3bit_2x1.v(11): previous definition of module mux3bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): overwriting previous definition of module mux4bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_2x1.v(12): previous definition of module mux4bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4bit_3x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): overwriting previous definition of module mux4bit_3x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4bit_3x1.v(14): previous definition of module mux4bit_3x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux2bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): overwriting previous definition of module mux2bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux2bit_2x1.v(10): previous definition of module mux2bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker8_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): overwriting previous definition of module eq_checker8
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker8_netlist.v(26): previous definition of module eq_checker8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum32.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): overwriting previous definition of module cond_sum32
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum32.v(18): previous definition of module cond_sum32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum16.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): overwriting previous definition of module cond_sum16
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum16.v(18): previous definition of module cond_sum16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum8.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): overwriting previous definition of module cond_sum8
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(13): previous definition of module cond_sum8 is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): overwriting previous definition of module nibble_low
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(42): previous definition of module nibble_low is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): overwriting previous definition of module nibble_high
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(87): previous definition of module nibble_high is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): overwriting previous definition of module mha
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(102): previous definition of module mha is here
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): overwriting previous definition of module fa
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum8.v(122): previous definition of module fa is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/cond_sum_abc.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): overwriting previous definition of module cond_sum_abc
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/cond_sum_abc.v(17): previous definition of module cond_sum_abc is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/adders/cond_sum/wallace_abc_adder.v
[WARN (VERI-1206)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] ../../../reuse/adders/cond_sum/wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/demux_1x16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/demux_1x16.v(303): overwriting previous definition of module demux_1x16
[INFO (VERI-2142)] ../../../reuse/sub_designs/demux_1x16.v(303): previous definition of module demux_1x16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker.v(8): overwriting previous definition of module eq_checker
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker.v(8): previous definition of module eq_checker is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux4_32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux4_32.v(10): overwriting previous definition of module mux4_32
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux4_32.v(10): previous definition of module mux4_32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker16_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): overwriting previous definition of module eq_checker16
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker16_netlist.v(40): previous definition of module eq_checker16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux16bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): overwriting previous definition of module mux16bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux16bit_8x1.v(18): previous definition of module mux16bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): overwriting previous definition of module mux32bit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_2x1.v(17): previous definition of module mux32bit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker32_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): overwriting previous definition of module eq_checker32
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker32_netlist.v(70): previous definition of module eq_checker32 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): overwriting previous definition of module mux32bit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_4x1.v(21): previous definition of module mux32bit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux8bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): overwriting previous definition of module mux8bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux8bit_8x1.v(21): previous definition of module mux8bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/eq_checker3_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): overwriting previous definition of module eq_checker3
[INFO (VERI-2142)] ../../../reuse/sub_designs/eq_checker3_netlist.v(16): previous definition of module eq_checker3 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_16x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): overwriting previous definition of module mux32bit_16x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_16x1.v(34): previous definition of module mux32bit_16x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux32bit_8x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): overwriting previous definition of module mux32bit_8x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux32bit_8x1.v(20): previous definition of module mux32bit_8x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_2x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): overwriting previous definition of module mux_nbit_2x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_2x1.v(18): previous definition of module mux_nbit_2x1 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/mux_nbit_4x1.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): overwriting previous definition of module mux_nbit_4x1
[INFO (VERI-2142)] ../../../reuse/sub_designs/mux_nbit_4x1.v(20): previous definition of module mux_nbit_4x1 is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] microarch.v(7): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] microarch.v(47): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] microarch.v(15): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] microarch.v(23): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] microarch.v(31): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] microarch.v(55): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] microarch.v(64): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] microarch.v(74): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] microarch.v(39): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] microarch.v(114): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] microarch.v(138): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] microarch.v(104): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_18/ee382n-16120/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_18/ee382n-16120/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ld_override_netlist.v
[WARN (VERI-1206)] ld_override_netlist.v(31): overwriting previous definition of module ld_override
[INFO (VERI-2142)] ld_override_netlist.v(31): previous definition of module ld_override is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_af_netlist.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(28): overwriting previous definition of module greater_than_for_af
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(28): previous definition of module greater_than_for_af is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(59): overwriting previous definition of module greater_than_for_flags8
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(59): previous definition of module greater_than_for_flags8 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(109): overwriting previous definition of module greater_than_for_flags16
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(109): previous definition of module greater_than_for_flags16 is here
[-- (VERI-1482)] Analyzing Verilog file ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v
[WARN (VERI-1206)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(338): overwriting previous definition of module greater_than_for_flags32
[INFO (VERI-2142)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(338): previous definition of module greater_than_for_flags32 is here
%% 
%% 
%% 
%% analyze -sv  { bind_wrapper_alu1_8.sv };
[-- (VERI-1482)] Analyzing Verilog file bind_wrapper_alu1_8.sv
[WARN (VERI-1206)] bind_wrapper_alu1_8.sv(326): overwriting previous definition of module alu1_props
[INFO (VERI-2142)] bind_wrapper_alu1_8.sv(326): previous definition of module alu1_props is here
[WARN (VERI-1206)] bind_wrapper_alu1_8.sv(368): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] bind_wrapper_alu1_8.sv(368): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {alu1_top};
INFO (ISW003): Top module name is "alu1_top".
[INFO (VERI-1018)] alu1_top.v(1): compiling module alu1_top
[INFO (VERI-1018)] alu1.v(1): compiling module alu1
[INFO (VERI-1018)] or.v(1): compiling module or32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1108)] or.v(1): replacing existing cell or32
[INFO (VERI-1018)] or.v(14): compiling module or_flags
[INFO (VERI-1018)] zero_sizes.v(58): compiling module zero8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): compiling module nor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(134): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(125): replacing existing cell nor2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): compiling module nand2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(38): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(29): replacing existing cell nand2$
[INFO (VERI-1108)] zero_sizes.v(58): replacing existing cell zero8
[INFO (VERI-1018)] zero_sizes.v(35): compiling module zero16
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): compiling module nand4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(69): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(58): replacing existing cell nand4$
[INFO (VERI-1108)] zero_sizes.v(35): replacing existing cell zero16
[INFO (VERI-1018)] zero_sizes.v(5): compiling module zero32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): compiling module nor4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(165): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(154): replacing existing cell nor4$
[INFO (VERI-1108)] zero_sizes.v(5): replacing existing cell zero32
[INFO (VERI-1018)] parity_netlist.v(6): compiling module parity
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(237): replacing existing cell xnor2$
[INFO (VERI-1108)] parity_netlist.v(6): replacing existing cell parity
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=6)
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): compiling module table_imux4
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(66): replacing existing cell table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(131): replacing existing cell mux4$
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=6)
[INFO (VERI-1108)] or.v(14): replacing existing cell or_flags
[INFO (VERI-1018)] and.v(1): compiling module and32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1108)] and.v(1): replacing existing cell and32
[INFO (VERI-1018)] and.v(14): compiling module and_flags
[INFO (VERI-1108)] and.v(14): replacing existing cell and_flags
[INFO (VERI-1018)] bit_shift_left_flgs.v(7): compiling module bit_shift_left_flgs
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): compiling module table_imux2
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(23): replacing existing cell table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib4(97): replacing existing cell mux2$
[INFO (VERI-1018)] zero_sizes.v(73): compiling module zero5
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1108)] zero_sizes.v(73): replacing existing cell zero5
[INFO (VERI-1108)] bit_shift_left_flgs.v(7): replacing existing cell bit_shift_left_flgs
[INFO (VERI-1018)] bit_shift_left_flgs.v(55): compiling module sal_flags
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(221): replacing existing cell xor2$
[INFO (VERI-1108)] bit_shift_left_flgs.v(55): replacing existing cell sal_flags
[INFO (VERI-1018)] bit_shift_right_flgs.v(7): compiling module bit_shift_right_flgs
[INFO (VERI-1108)] bit_shift_right_flgs.v(7): replacing existing cell bit_shift_right_flgs
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): compiling module mux_nbit_4x1:(N=33)
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_4x1.v(1): replacing existing cell mux_nbit_4x1:(N=33)
[INFO (VERI-1018)] bit_shift_right_flgs.v(55): compiling module sar_flags
[INFO (VERI-1108)] bit_shift_right_flgs.v(55): replacing existing cell sar_flags
[INFO (VERI-1018)] not.v(1): compiling module not32
[INFO (VERI-1108)] not.v(1): replacing existing cell not32
[INFO (VERI-1018)] cond_sum32_c.v(1): compiling module cond_sum32_c
[INFO (VERI-1018)] cond_sum16_c.v(1): compiling module cond_sum16_c
[INFO (VERI-1018)] cond_sum8_c.v(1): compiling module cond_sum8_c
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): compiling module nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): compiling module fa
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): compiling module nand3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(53): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(43): replacing existing cell nand3$
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(104): replacing existing cell fa
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): compiling module mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(89): replacing existing cell mha
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(15): replacing existing cell nibble_low
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): compiling module nibble_high
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(44): replacing existing cell nibble_high
[INFO (VERI-1108)] cond_sum8_c.v(1): replacing existing cell cond_sum8_c
[INFO (VERI-1108)] cond_sum16_c.v(1): replacing existing cell cond_sum16_c
[INFO (VERI-1108)] cond_sum32_c.v(1): replacing existing cell cond_sum32_c
[INFO (VERI-1018)] cond_sum32_c.v(24): compiling module add_flags
[INFO (VERI-1108)] cond_sum32_c.v(24): replacing existing cell add_flags
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(6): compiling module greater_than_for_af
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_af_netlist.v(6): replacing existing cell greater_than_for_af
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(6): compiling module greater_than_for_flags8
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): compiling module nor3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(149): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(139): replacing existing cell nor3$
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_flags_netlist8.v(6): replacing existing cell greater_than_for_flags8
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(6): compiling module greater_than_for_flags16
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_flags_netlist16.v(6): replacing existing cell greater_than_for_flags16
[INFO (VERI-1018)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(6): compiling module greater_than_for_flags32
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(106): compiling module and4$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(117): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(106): replacing existing cell and4$
[INFO (VERI-1018)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_18/ee382n-16120/lib/lib1(187): replacing existing cell or3$
[INFO (VERI-1108)] ../../../reuse/sub_designs/greater_than_for_flags_netlist32.v(6): replacing existing cell greater_than_for_flags32
[INFO (VERI-1018)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): compiling module mux_nbit_2x1
[INFO (VERI-1108)] ../../../reuse/sub_designs/mux_nbit_2x1.v(1): replacing existing cell mux_nbit_2x1
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): compiling module cond_sum32
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): compiling module cond_sum16
[INFO (VERI-1018)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): compiling module cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum8.v(1): replacing existing cell cond_sum8
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum16.v(1): replacing existing cell cond_sum16
[INFO (VERI-1108)] ../../../reuse/adders/cond_sum/cond_sum32.v(1): replacing existing cell cond_sum32
[INFO (VERI-1018)] compare_netlist.v(54): compiling module compare4
[INFO (VERI-1108)] compare_netlist.v(54): replacing existing cell compare4
[INFO (VERI-1018)] compare_netlist.v(6): compiling module compare8
[INFO (VERI-1108)] compare_netlist.v(6): replacing existing cell compare8
[INFO (VERI-1018)] ld_override_netlist.v(6): compiling module ld_override
[INFO (VERI-1108)] ld_override_netlist.v(6): replacing existing cell ld_override
[INFO (VERI-1108)] alu1.v(1): replacing existing cell alu1
[INFO (VERI-1018)] bind_wrapper_alu1_8.sv(1): compiling module alu1_props
[INFO (VERI-1108)] bind_wrapper_alu1_8.sv(1): replacing existing cell alu1_props
[INFO (VERI-1108)] alu1_top.v(1): replacing existing cell alu1_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name alu3_top
[INFO] Module Name alu2_top
[INFO] Module Name alu1_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
alu1_top
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {rst};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 102 of 205 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.006s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.02 s]
0.Hp: Proof Simplification Iteration 7	[0.02 s]
0.Hp: Proof Simplification Iteration 8	[0.02 s]
0.Hp: Proof Simplification Iteration 9	[0.03 s]
0.Hp: Proof Simplification Iteration 10	[0.03 s]
0.Hp: Proof Simplification Iteration 11	[0.03 s]
0.Hp: Proof Simplification Iteration 12	[0.04 s]
0.Hp: Proof Simplification Iteration 13	[0.04 s]
0.Hp: Proof Simplification Iteration 14	[0.04 s]
0.Hp: Proof Simplification Iteration 15	[0.05 s]
0.Hp: Proof Simplification Iteration 16	[0.05 s]
0.Hp: Proof Simplification Iteration 17	[0.05 s]
0.Hp: Proof Simplification Iteration 18	[0.06 s]
0.Hp: Proof Simplification Iteration 19	[0.06 s]
0.Hp: Proof Simplification Iteration 20	[0.06 s]
0.Hp: Proof Simplification Iteration 21	[0.07 s]
0.Hp: Proof Simplification Iteration 22	[0.07 s]
0.Hp: Proof Simplification Iteration 23	[0.07 s]
0.Hp: Proof Simplification Iteration 24	[0.07 s]
0.Hp: Proof Simplification Iteration 25	[0.08 s]
0.Hp: Proof Simplification Iteration 26	[0.08 s]
0.Hp: Proof Simplification Iteration 27	[0.09 s]
0.Hp: Proof Simplification Iteration 28	[0.09 s]
0.Hp: Proof Simplification Iteration 29	[0.09 s]
0.Hp: Proof Simplification Iteration 30	[0.10 s]
0.Hp: Proof Simplification Iteration 31	[0.10 s]
0.Hp: Proof Simplification Iteration 32	[0.10 s]
0.Hp: Proof Simplification Iteration 33	[0.10 s]
Proof Simplification completed in 0.12 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "alu1_top.u_alu1_props.assert_df_val_ex_chk" was proven in 0.00 s.
Found proofs for 1 properties in preprocessing
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 8
0.Ht: Proofgrid shell started at 32800@luigi(local) jg_13014_luigi_64
0.N: Proofgrid shell started at 32809@luigi(local) jg_13014_luigi_64
0.Hp: Proofgrid shell started at 32790@luigi(local) jg_13014_luigi_64
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 32818@luigi(local) jg_13014_luigi_64
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "alu1_top.u_alu1_props.assert_alu_res1_chk"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  2	[0.03 s]
0.B: Trace Attempt  3	[0.16 s]
0.B: Trace Attempt  4	[0.30 s]
0.N: Trace Attempt  1	[0.32 s]
0.N: Trace Attempt  2	[0.32 s]
0.B: Trace Attempt  5	[0.44 s]
0.Hp: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu_res1_chk" was proven in 0.50 s.
0.Hp: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_alu1_flags_chk" was proven in 0.50 s.
0.Hp: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_cmps_flags_chk" was proven in 0.50 s.
0.Hp: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_cf_chk" was proven in 0.50 s.
0.Hp: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_pf_chk" was proven in 0.50 s.
0.Hp: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_af_chk" was proven in 0.50 s.
0.Hp: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_zf_chk" was proven in 0.50 s.
0.Hp: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.Hp: The property "alu1_top.u_alu1_props.assert_ld_flag_sf_chk" was proven in 0.50 s.
0.Hp: All properties determined. [0.50 s]
Initiating shutdown of proof (@ 0.50 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.50 s]
0.Ht: Exited with Success (@ 0.50 s)
0.Hp: Exited with Success (@ 0.50 s)
0.N: All properties determined. [0.50 s]
0.N: Exited with Success (@ 0.50 s)
0.B: All properties determined. [0.50 s]
0.B: Exited with Success (@ 0.50 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 9
	       - proven       : 9 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
