// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matrix_multiply_top_HH_
#define _matrix_multiply_top_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matrix_multiply_top_1.h"
#include "matrix_multiply_tdEe.h"

namespace ap_rtl {

struct matrix_multiply_top : public sc_module {
    // Port declarations 26
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > A_address0;
    sc_out< sc_logic > A_ce0;
    sc_in< sc_lv<32> > A_q0;
    sc_out< sc_lv<4> > A_address1;
    sc_out< sc_logic > A_ce1;
    sc_in< sc_lv<32> > A_q1;
    sc_out< sc_lv<4> > B_address0;
    sc_out< sc_logic > B_ce0;
    sc_in< sc_lv<32> > B_q0;
    sc_out< sc_lv<4> > B_address1;
    sc_out< sc_logic > B_ce1;
    sc_in< sc_lv<32> > B_q1;
    sc_out< sc_lv<4> > C_address0;
    sc_out< sc_logic > C_ce0;
    sc_out< sc_logic > C_we0;
    sc_out< sc_lv<32> > C_d0;
    sc_out< sc_lv<4> > C_address1;
    sc_out< sc_logic > C_ce1;
    sc_out< sc_logic > C_we1;
    sc_out< sc_lv<32> > C_d1;


    // Module declarations
    matrix_multiply_top(sc_module_name name);
    SC_HAS_PROCESS(matrix_multiply_top);

    ~matrix_multiply_top();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matrix_multiply_tdEe* a_i_U;
    matrix_multiply_tdEe* b_i_U;
    matrix_multiply_top_1* grp_matrix_multiply_top_1_fu_482;
    sc_signal< sc_lv<51> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage50;
    sc_signal< bool > ap_block_state51_pp0_stage50_iter0;
    sc_signal< bool > ap_block_pp0_stage50_11001;
    sc_signal< sc_lv<32> > reg_488;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state53_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state54_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state55_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state56_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state57_pp0_stage5_iter1;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<32> > reg_493;
    sc_signal< sc_lv<32> > reg_498;
    sc_signal< sc_lv<32> > reg_503;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > c_i_reg_634;
    sc_signal< sc_lv<32> > c_i_0_1_reg_639;
    sc_signal< sc_lv<32> > c_i_0_2_reg_644;
    sc_signal< sc_lv<32> > c_i_1_reg_649;
    sc_signal< sc_lv<32> > c_i_1_1_reg_654;
    sc_signal< sc_lv<32> > c_i_1_2_reg_659;
    sc_signal< sc_lv<32> > c_i_2_reg_664;
    sc_signal< sc_lv<32> > c_i_2_1_reg_669;
    sc_signal< sc_lv<32> > c_i_2_2_reg_674;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_state7_pp0_stage6_iter0;
    sc_signal< bool > ap_block_state58_pp0_stage6_iter1;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage50_subdone;
    sc_signal< sc_lv<4> > a_i_address0;
    sc_signal< sc_logic > a_i_ce0;
    sc_signal< sc_logic > a_i_we0;
    sc_signal< sc_lv<32> > a_i_q0;
    sc_signal< sc_lv<4> > a_i_address1;
    sc_signal< sc_logic > a_i_ce1;
    sc_signal< sc_logic > a_i_we1;
    sc_signal< sc_lv<32> > a_i_q1;
    sc_signal< sc_lv<4> > b_i_address0;
    sc_signal< sc_logic > b_i_ce0;
    sc_signal< sc_logic > b_i_we0;
    sc_signal< sc_lv<32> > b_i_q0;
    sc_signal< sc_lv<4> > b_i_address1;
    sc_signal< sc_logic > b_i_ce1;
    sc_signal< sc_logic > b_i_we1;
    sc_signal< sc_lv<32> > b_i_q1;
    sc_signal< sc_logic > grp_matrix_multiply_top_1_fu_482_ap_start;
    sc_signal< sc_logic > grp_matrix_multiply_top_1_fu_482_ap_done;
    sc_signal< sc_logic > grp_matrix_multiply_top_1_fu_482_ap_idle;
    sc_signal< sc_logic > grp_matrix_multiply_top_1_fu_482_ap_ready;
    sc_signal< sc_lv<4> > grp_matrix_multiply_top_1_fu_482_A_address0;
    sc_signal< sc_logic > grp_matrix_multiply_top_1_fu_482_A_ce0;
    sc_signal< sc_lv<4> > grp_matrix_multiply_top_1_fu_482_A_address1;
    sc_signal< sc_logic > grp_matrix_multiply_top_1_fu_482_A_ce1;
    sc_signal< sc_lv<4> > grp_matrix_multiply_top_1_fu_482_B_address0;
    sc_signal< sc_logic > grp_matrix_multiply_top_1_fu_482_B_ce0;
    sc_signal< sc_lv<4> > grp_matrix_multiply_top_1_fu_482_B_address1;
    sc_signal< sc_logic > grp_matrix_multiply_top_1_fu_482_B_ce1;
    sc_signal< sc_lv<32> > grp_matrix_multiply_top_1_fu_482_ap_return_0;
    sc_signal< sc_lv<32> > grp_matrix_multiply_top_1_fu_482_ap_return_1;
    sc_signal< sc_lv<32> > grp_matrix_multiply_top_1_fu_482_ap_return_2;
    sc_signal< sc_lv<32> > grp_matrix_multiply_top_1_fu_482_ap_return_3;
    sc_signal< sc_lv<32> > grp_matrix_multiply_top_1_fu_482_ap_return_4;
    sc_signal< sc_lv<32> > grp_matrix_multiply_top_1_fu_482_ap_return_5;
    sc_signal< sc_lv<32> > grp_matrix_multiply_top_1_fu_482_ap_return_6;
    sc_signal< sc_lv<32> > grp_matrix_multiply_top_1_fu_482_ap_return_7;
    sc_signal< sc_lv<32> > grp_matrix_multiply_top_1_fu_482_ap_return_8;
    sc_signal< sc_logic > grp_matrix_multiply_top_1_fu_482_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage12;
    sc_signal< bool > ap_block_pp0_stage12;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<51> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp0_1to1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< bool > ap_block_state8_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< bool > ap_block_state9_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< bool > ap_block_state10_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< bool > ap_block_state11_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< bool > ap_block_state12_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< bool > ap_block_state13_pp0_stage12_iter0;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< bool > ap_block_state14_pp0_stage13_iter0;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< bool > ap_block_state15_pp0_stage14_iter0;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< bool > ap_block_state16_pp0_stage15_iter0;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< bool > ap_block_pp0_stage15_11001;
    sc_signal< bool > ap_block_state17_pp0_stage16_iter0;
    sc_signal< bool > ap_block_pp0_stage16_subdone;
    sc_signal< bool > ap_block_pp0_stage16_11001;
    sc_signal< bool > ap_block_state18_pp0_stage17_iter0;
    sc_signal< bool > ap_block_pp0_stage17_subdone;
    sc_signal< bool > ap_block_pp0_stage17_11001;
    sc_signal< bool > ap_block_state19_pp0_stage18_iter0;
    sc_signal< bool > ap_block_pp0_stage18_subdone;
    sc_signal< bool > ap_block_pp0_stage18_11001;
    sc_signal< bool > ap_block_state20_pp0_stage19_iter0;
    sc_signal< bool > ap_block_pp0_stage19_subdone;
    sc_signal< bool > ap_block_pp0_stage19_11001;
    sc_signal< bool > ap_block_state21_pp0_stage20_iter0;
    sc_signal< bool > ap_block_pp0_stage20_subdone;
    sc_signal< bool > ap_block_pp0_stage20_11001;
    sc_signal< bool > ap_block_state22_pp0_stage21_iter0;
    sc_signal< bool > ap_block_pp0_stage21_subdone;
    sc_signal< bool > ap_block_pp0_stage21_11001;
    sc_signal< bool > ap_block_state23_pp0_stage22_iter0;
    sc_signal< bool > ap_block_pp0_stage22_subdone;
    sc_signal< bool > ap_block_pp0_stage22_11001;
    sc_signal< bool > ap_block_state24_pp0_stage23_iter0;
    sc_signal< bool > ap_block_pp0_stage23_subdone;
    sc_signal< bool > ap_block_pp0_stage23_11001;
    sc_signal< bool > ap_block_state25_pp0_stage24_iter0;
    sc_signal< bool > ap_block_pp0_stage24_subdone;
    sc_signal< bool > ap_block_pp0_stage24_11001;
    sc_signal< bool > ap_block_state26_pp0_stage25_iter0;
    sc_signal< bool > ap_block_pp0_stage25_subdone;
    sc_signal< bool > ap_block_pp0_stage25_11001;
    sc_signal< bool > ap_block_state27_pp0_stage26_iter0;
    sc_signal< bool > ap_block_pp0_stage26_subdone;
    sc_signal< bool > ap_block_pp0_stage26_11001;
    sc_signal< bool > ap_block_state28_pp0_stage27_iter0;
    sc_signal< bool > ap_block_pp0_stage27_subdone;
    sc_signal< bool > ap_block_pp0_stage27_11001;
    sc_signal< bool > ap_block_state29_pp0_stage28_iter0;
    sc_signal< bool > ap_block_pp0_stage28_subdone;
    sc_signal< bool > ap_block_pp0_stage28_11001;
    sc_signal< bool > ap_block_state30_pp0_stage29_iter0;
    sc_signal< bool > ap_block_pp0_stage29_subdone;
    sc_signal< bool > ap_block_pp0_stage29_11001;
    sc_signal< bool > ap_block_state31_pp0_stage30_iter0;
    sc_signal< bool > ap_block_pp0_stage30_subdone;
    sc_signal< bool > ap_block_pp0_stage30_11001;
    sc_signal< bool > ap_block_state32_pp0_stage31_iter0;
    sc_signal< bool > ap_block_pp0_stage31_subdone;
    sc_signal< bool > ap_block_pp0_stage31_11001;
    sc_signal< bool > ap_block_state33_pp0_stage32_iter0;
    sc_signal< bool > ap_block_pp0_stage32_subdone;
    sc_signal< bool > ap_block_pp0_stage32_11001;
    sc_signal< bool > ap_block_state34_pp0_stage33_iter0;
    sc_signal< bool > ap_block_pp0_stage33_subdone;
    sc_signal< bool > ap_block_pp0_stage33_11001;
    sc_signal< bool > ap_block_state35_pp0_stage34_iter0;
    sc_signal< bool > ap_block_pp0_stage34_subdone;
    sc_signal< bool > ap_block_pp0_stage34_11001;
    sc_signal< bool > ap_block_state36_pp0_stage35_iter0;
    sc_signal< bool > ap_block_pp0_stage35_subdone;
    sc_signal< bool > ap_block_pp0_stage35_11001;
    sc_signal< bool > ap_block_state37_pp0_stage36_iter0;
    sc_signal< bool > ap_block_pp0_stage36_subdone;
    sc_signal< bool > ap_block_pp0_stage36_11001;
    sc_signal< bool > ap_block_state38_pp0_stage37_iter0;
    sc_signal< bool > ap_block_pp0_stage37_subdone;
    sc_signal< bool > ap_block_pp0_stage37_11001;
    sc_signal< bool > ap_block_state39_pp0_stage38_iter0;
    sc_signal< bool > ap_block_pp0_stage38_subdone;
    sc_signal< bool > ap_block_pp0_stage38_11001;
    sc_signal< bool > ap_block_state40_pp0_stage39_iter0;
    sc_signal< bool > ap_block_pp0_stage39_subdone;
    sc_signal< bool > ap_block_pp0_stage39_11001;
    sc_signal< bool > ap_block_state41_pp0_stage40_iter0;
    sc_signal< bool > ap_block_pp0_stage40_subdone;
    sc_signal< bool > ap_block_pp0_stage40_11001;
    sc_signal< bool > ap_block_state42_pp0_stage41_iter0;
    sc_signal< bool > ap_block_pp0_stage41_subdone;
    sc_signal< bool > ap_block_pp0_stage41_11001;
    sc_signal< bool > ap_block_state43_pp0_stage42_iter0;
    sc_signal< bool > ap_block_pp0_stage42_subdone;
    sc_signal< bool > ap_block_pp0_stage42_11001;
    sc_signal< bool > ap_block_state44_pp0_stage43_iter0;
    sc_signal< bool > ap_block_pp0_stage43_subdone;
    sc_signal< bool > ap_block_pp0_stage43_11001;
    sc_signal< bool > ap_block_state45_pp0_stage44_iter0;
    sc_signal< bool > ap_block_pp0_stage44_subdone;
    sc_signal< bool > ap_block_pp0_stage44_11001;
    sc_signal< bool > ap_block_state46_pp0_stage45_iter0;
    sc_signal< bool > ap_block_pp0_stage45_subdone;
    sc_signal< bool > ap_block_pp0_stage45_11001;
    sc_signal< bool > ap_block_state47_pp0_stage46_iter0;
    sc_signal< bool > ap_block_pp0_stage46_subdone;
    sc_signal< bool > ap_block_pp0_stage46_11001;
    sc_signal< bool > ap_block_state48_pp0_stage47_iter0;
    sc_signal< bool > ap_block_pp0_stage47_subdone;
    sc_signal< bool > ap_block_pp0_stage47_11001;
    sc_signal< bool > ap_block_state49_pp0_stage48_iter0;
    sc_signal< bool > ap_block_pp0_stage48_subdone;
    sc_signal< bool > ap_block_pp0_stage48_11001;
    sc_signal< bool > ap_block_state50_pp0_stage49_iter0;
    sc_signal< bool > ap_block_pp0_stage49_subdone;
    sc_signal< bool > ap_block_pp0_stage49_11001;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<51> ap_ST_fsm_pp0_stage0;
    static const sc_lv<51> ap_ST_fsm_pp0_stage1;
    static const sc_lv<51> ap_ST_fsm_pp0_stage2;
    static const sc_lv<51> ap_ST_fsm_pp0_stage3;
    static const sc_lv<51> ap_ST_fsm_pp0_stage4;
    static const sc_lv<51> ap_ST_fsm_pp0_stage5;
    static const sc_lv<51> ap_ST_fsm_pp0_stage6;
    static const sc_lv<51> ap_ST_fsm_pp0_stage7;
    static const sc_lv<51> ap_ST_fsm_pp0_stage8;
    static const sc_lv<51> ap_ST_fsm_pp0_stage9;
    static const sc_lv<51> ap_ST_fsm_pp0_stage10;
    static const sc_lv<51> ap_ST_fsm_pp0_stage11;
    static const sc_lv<51> ap_ST_fsm_pp0_stage12;
    static const sc_lv<51> ap_ST_fsm_pp0_stage13;
    static const sc_lv<51> ap_ST_fsm_pp0_stage14;
    static const sc_lv<51> ap_ST_fsm_pp0_stage15;
    static const sc_lv<51> ap_ST_fsm_pp0_stage16;
    static const sc_lv<51> ap_ST_fsm_pp0_stage17;
    static const sc_lv<51> ap_ST_fsm_pp0_stage18;
    static const sc_lv<51> ap_ST_fsm_pp0_stage19;
    static const sc_lv<51> ap_ST_fsm_pp0_stage20;
    static const sc_lv<51> ap_ST_fsm_pp0_stage21;
    static const sc_lv<51> ap_ST_fsm_pp0_stage22;
    static const sc_lv<51> ap_ST_fsm_pp0_stage23;
    static const sc_lv<51> ap_ST_fsm_pp0_stage24;
    static const sc_lv<51> ap_ST_fsm_pp0_stage25;
    static const sc_lv<51> ap_ST_fsm_pp0_stage26;
    static const sc_lv<51> ap_ST_fsm_pp0_stage27;
    static const sc_lv<51> ap_ST_fsm_pp0_stage28;
    static const sc_lv<51> ap_ST_fsm_pp0_stage29;
    static const sc_lv<51> ap_ST_fsm_pp0_stage30;
    static const sc_lv<51> ap_ST_fsm_pp0_stage31;
    static const sc_lv<51> ap_ST_fsm_pp0_stage32;
    static const sc_lv<51> ap_ST_fsm_pp0_stage33;
    static const sc_lv<51> ap_ST_fsm_pp0_stage34;
    static const sc_lv<51> ap_ST_fsm_pp0_stage35;
    static const sc_lv<51> ap_ST_fsm_pp0_stage36;
    static const sc_lv<51> ap_ST_fsm_pp0_stage37;
    static const sc_lv<51> ap_ST_fsm_pp0_stage38;
    static const sc_lv<51> ap_ST_fsm_pp0_stage39;
    static const sc_lv<51> ap_ST_fsm_pp0_stage40;
    static const sc_lv<51> ap_ST_fsm_pp0_stage41;
    static const sc_lv<51> ap_ST_fsm_pp0_stage42;
    static const sc_lv<51> ap_ST_fsm_pp0_stage43;
    static const sc_lv<51> ap_ST_fsm_pp0_stage44;
    static const sc_lv<51> ap_ST_fsm_pp0_stage45;
    static const sc_lv<51> ap_ST_fsm_pp0_stage46;
    static const sc_lv<51> ap_ST_fsm_pp0_stage47;
    static const sc_lv<51> ap_ST_fsm_pp0_stage48;
    static const sc_lv<51> ap_ST_fsm_pp0_stage49;
    static const sc_lv<51> ap_ST_fsm_pp0_stage50;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_32;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_A_address0();
    void thread_A_address1();
    void thread_A_ce0();
    void thread_A_ce1();
    void thread_B_address0();
    void thread_B_address1();
    void thread_B_ce0();
    void thread_B_ce1();
    void thread_C_address0();
    void thread_C_address1();
    void thread_C_ce0();
    void thread_C_ce1();
    void thread_C_d0();
    void thread_C_d1();
    void thread_C_we0();
    void thread_C_we1();
    void thread_a_i_address0();
    void thread_a_i_address1();
    void thread_a_i_ce0();
    void thread_a_i_ce1();
    void thread_a_i_we0();
    void thread_a_i_we1();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage50();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15_11001();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage16_11001();
    void thread_ap_block_pp0_stage16_subdone();
    void thread_ap_block_pp0_stage17_11001();
    void thread_ap_block_pp0_stage17_subdone();
    void thread_ap_block_pp0_stage18_11001();
    void thread_ap_block_pp0_stage18_subdone();
    void thread_ap_block_pp0_stage19_11001();
    void thread_ap_block_pp0_stage19_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage20_11001();
    void thread_ap_block_pp0_stage20_subdone();
    void thread_ap_block_pp0_stage21_11001();
    void thread_ap_block_pp0_stage21_subdone();
    void thread_ap_block_pp0_stage22_11001();
    void thread_ap_block_pp0_stage22_subdone();
    void thread_ap_block_pp0_stage23_11001();
    void thread_ap_block_pp0_stage23_subdone();
    void thread_ap_block_pp0_stage24_11001();
    void thread_ap_block_pp0_stage24_subdone();
    void thread_ap_block_pp0_stage25_11001();
    void thread_ap_block_pp0_stage25_subdone();
    void thread_ap_block_pp0_stage26_11001();
    void thread_ap_block_pp0_stage26_subdone();
    void thread_ap_block_pp0_stage27_11001();
    void thread_ap_block_pp0_stage27_subdone();
    void thread_ap_block_pp0_stage28_11001();
    void thread_ap_block_pp0_stage28_subdone();
    void thread_ap_block_pp0_stage29_11001();
    void thread_ap_block_pp0_stage29_subdone();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage30_11001();
    void thread_ap_block_pp0_stage30_subdone();
    void thread_ap_block_pp0_stage31_11001();
    void thread_ap_block_pp0_stage31_subdone();
    void thread_ap_block_pp0_stage32_11001();
    void thread_ap_block_pp0_stage32_subdone();
    void thread_ap_block_pp0_stage33_11001();
    void thread_ap_block_pp0_stage33_subdone();
    void thread_ap_block_pp0_stage34_11001();
    void thread_ap_block_pp0_stage34_subdone();
    void thread_ap_block_pp0_stage35_11001();
    void thread_ap_block_pp0_stage35_subdone();
    void thread_ap_block_pp0_stage36_11001();
    void thread_ap_block_pp0_stage36_subdone();
    void thread_ap_block_pp0_stage37_11001();
    void thread_ap_block_pp0_stage37_subdone();
    void thread_ap_block_pp0_stage38_11001();
    void thread_ap_block_pp0_stage38_subdone();
    void thread_ap_block_pp0_stage39_11001();
    void thread_ap_block_pp0_stage39_subdone();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage40_11001();
    void thread_ap_block_pp0_stage40_subdone();
    void thread_ap_block_pp0_stage41_11001();
    void thread_ap_block_pp0_stage41_subdone();
    void thread_ap_block_pp0_stage42_11001();
    void thread_ap_block_pp0_stage42_subdone();
    void thread_ap_block_pp0_stage43_11001();
    void thread_ap_block_pp0_stage43_subdone();
    void thread_ap_block_pp0_stage44_11001();
    void thread_ap_block_pp0_stage44_subdone();
    void thread_ap_block_pp0_stage45_11001();
    void thread_ap_block_pp0_stage45_subdone();
    void thread_ap_block_pp0_stage46_11001();
    void thread_ap_block_pp0_stage46_subdone();
    void thread_ap_block_pp0_stage47_11001();
    void thread_ap_block_pp0_stage47_subdone();
    void thread_ap_block_pp0_stage48_11001();
    void thread_ap_block_pp0_stage48_subdone();
    void thread_ap_block_pp0_stage49_11001();
    void thread_ap_block_pp0_stage49_subdone();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage50_11001();
    void thread_ap_block_pp0_stage50_subdone();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage9_iter0();
    void thread_ap_block_state11_pp0_stage10_iter0();
    void thread_ap_block_state12_pp0_stage11_iter0();
    void thread_ap_block_state13_pp0_stage12_iter0();
    void thread_ap_block_state14_pp0_stage13_iter0();
    void thread_ap_block_state15_pp0_stage14_iter0();
    void thread_ap_block_state16_pp0_stage15_iter0();
    void thread_ap_block_state17_pp0_stage16_iter0();
    void thread_ap_block_state18_pp0_stage17_iter0();
    void thread_ap_block_state19_pp0_stage18_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state20_pp0_stage19_iter0();
    void thread_ap_block_state21_pp0_stage20_iter0();
    void thread_ap_block_state22_pp0_stage21_iter0();
    void thread_ap_block_state23_pp0_stage22_iter0();
    void thread_ap_block_state24_pp0_stage23_iter0();
    void thread_ap_block_state25_pp0_stage24_iter0();
    void thread_ap_block_state26_pp0_stage25_iter0();
    void thread_ap_block_state27_pp0_stage26_iter0();
    void thread_ap_block_state28_pp0_stage27_iter0();
    void thread_ap_block_state29_pp0_stage28_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state30_pp0_stage29_iter0();
    void thread_ap_block_state31_pp0_stage30_iter0();
    void thread_ap_block_state32_pp0_stage31_iter0();
    void thread_ap_block_state33_pp0_stage32_iter0();
    void thread_ap_block_state34_pp0_stage33_iter0();
    void thread_ap_block_state35_pp0_stage34_iter0();
    void thread_ap_block_state36_pp0_stage35_iter0();
    void thread_ap_block_state37_pp0_stage36_iter0();
    void thread_ap_block_state38_pp0_stage37_iter0();
    void thread_ap_block_state39_pp0_stage38_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state40_pp0_stage39_iter0();
    void thread_ap_block_state41_pp0_stage40_iter0();
    void thread_ap_block_state42_pp0_stage41_iter0();
    void thread_ap_block_state43_pp0_stage42_iter0();
    void thread_ap_block_state44_pp0_stage43_iter0();
    void thread_ap_block_state45_pp0_stage44_iter0();
    void thread_ap_block_state46_pp0_stage45_iter0();
    void thread_ap_block_state47_pp0_stage46_iter0();
    void thread_ap_block_state48_pp0_stage47_iter0();
    void thread_ap_block_state49_pp0_stage48_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state50_pp0_stage49_iter0();
    void thread_ap_block_state51_pp0_stage50_iter0();
    void thread_ap_block_state52_pp0_stage0_iter1();
    void thread_ap_block_state53_pp0_stage1_iter1();
    void thread_ap_block_state54_pp0_stage2_iter1();
    void thread_ap_block_state55_pp0_stage3_iter1();
    void thread_ap_block_state56_pp0_stage4_iter1();
    void thread_ap_block_state57_pp0_stage5_iter1();
    void thread_ap_block_state58_pp0_stage6_iter1();
    void thread_ap_block_state5_pp0_stage4_iter0();
    void thread_ap_block_state6_pp0_stage5_iter0();
    void thread_ap_block_state7_pp0_stage6_iter0();
    void thread_ap_block_state8_pp0_stage7_iter0();
    void thread_ap_block_state9_pp0_stage8_iter0();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_idle_pp0_1to1();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_b_i_address0();
    void thread_b_i_address1();
    void thread_b_i_ce0();
    void thread_b_i_ce1();
    void thread_b_i_we0();
    void thread_b_i_we1();
    void thread_grp_matrix_multiply_top_1_fu_482_ap_start();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
