// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_array_array_ap_fixed_16_6_5_3_0_10u_config5_s_HH_
#define _dense_array_array_ap_fixed_16_6_5_3_0_10u_config5_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.h"

namespace ap_rtl {

struct dense_array_array_ap_fixed_16_6_5_3_0_10u_config5_s : public sc_module {
    // Port declarations 46
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > data_stream_V_data_0_V_dout;
    sc_in< sc_logic > data_stream_V_data_0_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_0_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_1_V_dout;
    sc_in< sc_logic > data_stream_V_data_1_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_1_V_read;
    sc_out< sc_lv<16> > res_stream_V_data_0_V_din;
    sc_in< sc_logic > res_stream_V_data_0_V_full_n;
    sc_out< sc_logic > res_stream_V_data_0_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_1_V_din;
    sc_in< sc_logic > res_stream_V_data_1_V_full_n;
    sc_out< sc_logic > res_stream_V_data_1_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_2_V_din;
    sc_in< sc_logic > res_stream_V_data_2_V_full_n;
    sc_out< sc_logic > res_stream_V_data_2_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_3_V_din;
    sc_in< sc_logic > res_stream_V_data_3_V_full_n;
    sc_out< sc_logic > res_stream_V_data_3_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_4_V_din;
    sc_in< sc_logic > res_stream_V_data_4_V_full_n;
    sc_out< sc_logic > res_stream_V_data_4_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_5_V_din;
    sc_in< sc_logic > res_stream_V_data_5_V_full_n;
    sc_out< sc_logic > res_stream_V_data_5_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_6_V_din;
    sc_in< sc_logic > res_stream_V_data_6_V_full_n;
    sc_out< sc_logic > res_stream_V_data_6_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_7_V_din;
    sc_in< sc_logic > res_stream_V_data_7_V_full_n;
    sc_out< sc_logic > res_stream_V_data_7_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_8_V_din;
    sc_in< sc_logic > res_stream_V_data_8_V_full_n;
    sc_out< sc_logic > res_stream_V_data_8_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_9_V_din;
    sc_in< sc_logic > res_stream_V_data_9_V_full_n;
    sc_out< sc_logic > res_stream_V_data_9_V_write;


    // Module declarations
    dense_array_array_ap_fixed_16_6_5_3_0_10u_config5_s(sc_module_name name);
    SC_HAS_PROCESS(dense_array_array_ap_fixed_16_6_5_3_0_10u_config5_s);

    ~dense_array_array_ap_fixed_16_6_5_3_0_10u_config5_s();

    sc_trace_file* mVcdFile;

    dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s* grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_905;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > data_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > data_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > res_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_8_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_9_V_blk_n;
    sc_signal< sc_lv<7> > i_in_0_reg_894;
    sc_signal< sc_lv<1> > icmp_ln41_fu_1037_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op285;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<7> > i_in_fu_1043_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<6> > trunc_ln203_fu_1049_p1;
    sc_signal< sc_lv<6> > trunc_ln203_reg_3040;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_905_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_905_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_905_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_905_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_905_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_905_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_905_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_905_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_905_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_905_ap_return_9;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<16> > tmp_data_0_V_fu_340;
    sc_signal< sc_lv<16> > tmp_data_1_V_fu_344;
    sc_signal< sc_lv<16> > tmp_data_0_V_2_fu_348;
    sc_signal< sc_lv<16> > tmp_data_1_V_2_fu_352;
    sc_signal< sc_lv<16> > tmp_data_0_V_3_fu_356;
    sc_signal< sc_lv<16> > tmp_data_1_V_3_fu_360;
    sc_signal< sc_lv<16> > tmp_data_0_V_4_fu_364;
    sc_signal< sc_lv<16> > tmp_data_1_V_4_fu_368;
    sc_signal< sc_lv<16> > tmp_data_0_V_5_fu_372;
    sc_signal< sc_lv<16> > tmp_data_1_V_5_fu_376;
    sc_signal< sc_lv<16> > tmp_data_0_V_6_fu_380;
    sc_signal< sc_lv<16> > tmp_data_1_V_6_fu_384;
    sc_signal< sc_lv<16> > tmp_data_0_V_7_fu_388;
    sc_signal< sc_lv<16> > tmp_data_1_V_7_fu_392;
    sc_signal< sc_lv<16> > tmp_data_0_V_8_fu_396;
    sc_signal< sc_lv<16> > tmp_data_1_V_8_fu_400;
    sc_signal< sc_lv<16> > tmp_data_0_V_9_fu_404;
    sc_signal< sc_lv<16> > tmp_data_1_V_9_fu_408;
    sc_signal< sc_lv<16> > tmp_data_0_V_10_fu_412;
    sc_signal< sc_lv<16> > tmp_data_1_V_10_fu_416;
    sc_signal< sc_lv<16> > tmp_data_0_V_11_fu_420;
    sc_signal< sc_lv<16> > tmp_data_1_V_11_fu_424;
    sc_signal< sc_lv<16> > tmp_data_0_V_12_fu_428;
    sc_signal< sc_lv<16> > tmp_data_1_V_12_fu_432;
    sc_signal< sc_lv<16> > tmp_data_0_V_13_fu_436;
    sc_signal< sc_lv<16> > tmp_data_1_V_13_fu_440;
    sc_signal< sc_lv<16> > tmp_data_0_V_14_fu_444;
    sc_signal< sc_lv<16> > tmp_data_1_V_14_fu_448;
    sc_signal< sc_lv<16> > tmp_data_0_V_15_fu_452;
    sc_signal< sc_lv<16> > tmp_data_1_V_15_fu_456;
    sc_signal< sc_lv<16> > tmp_data_0_V_16_fu_460;
    sc_signal< sc_lv<16> > tmp_data_1_V_16_fu_464;
    sc_signal< sc_lv<16> > tmp_data_0_V_17_fu_468;
    sc_signal< sc_lv<16> > tmp_data_1_V_17_fu_472;
    sc_signal< sc_lv<16> > tmp_data_0_V_18_fu_476;
    sc_signal< sc_lv<16> > tmp_data_1_V_18_fu_480;
    sc_signal< sc_lv<16> > tmp_data_0_V_19_fu_484;
    sc_signal< sc_lv<16> > tmp_data_1_V_19_fu_488;
    sc_signal< sc_lv<16> > tmp_data_0_V_20_fu_492;
    sc_signal< sc_lv<16> > tmp_data_1_V_20_fu_496;
    sc_signal< sc_lv<16> > tmp_data_0_V_21_fu_500;
    sc_signal< sc_lv<16> > tmp_data_1_V_21_fu_504;
    sc_signal< sc_lv<16> > tmp_data_0_V_22_fu_508;
    sc_signal< sc_lv<16> > tmp_data_1_V_22_fu_512;
    sc_signal< sc_lv<16> > tmp_data_0_V_23_fu_516;
    sc_signal< sc_lv<16> > tmp_data_1_V_23_fu_520;
    sc_signal< sc_lv<16> > tmp_data_0_V_24_fu_524;
    sc_signal< sc_lv<16> > tmp_data_1_V_24_fu_528;
    sc_signal< sc_lv<16> > tmp_data_0_V_25_fu_532;
    sc_signal< sc_lv<16> > tmp_data_1_V_25_fu_536;
    sc_signal< sc_lv<16> > tmp_data_0_V_26_fu_540;
    sc_signal< sc_lv<16> > tmp_data_1_V_26_fu_544;
    sc_signal< sc_lv<16> > tmp_data_0_V_27_fu_548;
    sc_signal< sc_lv<16> > tmp_data_1_V_27_fu_552;
    sc_signal< sc_lv<16> > tmp_data_0_V_28_fu_556;
    sc_signal< sc_lv<16> > tmp_data_1_V_28_fu_560;
    sc_signal< sc_lv<16> > tmp_data_0_V_29_fu_564;
    sc_signal< sc_lv<16> > tmp_data_1_V_29_fu_568;
    sc_signal< sc_lv<16> > tmp_data_0_V_30_fu_572;
    sc_signal< sc_lv<16> > tmp_data_1_V_30_fu_576;
    sc_signal< sc_lv<16> > tmp_data_0_V_31_fu_580;
    sc_signal< sc_lv<16> > tmp_data_1_V_31_fu_584;
    sc_signal< sc_lv<16> > tmp_data_0_V_32_fu_588;
    sc_signal< sc_lv<16> > tmp_data_1_V_32_fu_592;
    sc_signal< sc_lv<16> > tmp_data_0_V_33_fu_596;
    sc_signal< sc_lv<16> > tmp_data_1_V_33_fu_600;
    sc_signal< sc_lv<16> > tmp_data_0_V_34_fu_604;
    sc_signal< sc_lv<16> > tmp_data_1_V_34_fu_608;
    sc_signal< sc_lv<16> > tmp_data_0_V_35_fu_612;
    sc_signal< sc_lv<16> > tmp_data_1_V_35_fu_616;
    sc_signal< sc_lv<16> > tmp_data_0_V_36_fu_620;
    sc_signal< sc_lv<16> > tmp_data_1_V_36_fu_624;
    sc_signal< sc_lv<16> > tmp_data_0_V_37_fu_628;
    sc_signal< sc_lv<16> > tmp_data_1_V_37_fu_632;
    sc_signal< sc_lv<16> > tmp_data_0_V_38_fu_636;
    sc_signal< sc_lv<16> > tmp_data_1_V_38_fu_640;
    sc_signal< sc_lv<16> > tmp_data_0_V_39_fu_644;
    sc_signal< sc_lv<16> > tmp_data_1_V_39_fu_648;
    sc_signal< sc_lv<16> > tmp_data_0_V_40_fu_652;
    sc_signal< sc_lv<16> > tmp_data_1_V_40_fu_656;
    sc_signal< sc_lv<16> > tmp_data_0_V_41_fu_660;
    sc_signal< sc_lv<16> > tmp_data_1_V_41_fu_664;
    sc_signal< sc_lv<16> > tmp_data_0_V_42_fu_668;
    sc_signal< sc_lv<16> > tmp_data_1_V_42_fu_672;
    sc_signal< sc_lv<16> > tmp_data_0_V_43_fu_676;
    sc_signal< sc_lv<16> > tmp_data_1_V_43_fu_680;
    sc_signal< sc_lv<16> > tmp_data_0_V_44_fu_684;
    sc_signal< sc_lv<16> > tmp_data_1_V_44_fu_688;
    sc_signal< sc_lv<16> > tmp_data_0_V_45_fu_692;
    sc_signal< sc_lv<16> > tmp_data_1_V_45_fu_696;
    sc_signal< sc_lv<16> > tmp_data_0_V_46_fu_700;
    sc_signal< sc_lv<16> > tmp_data_1_V_46_fu_704;
    sc_signal< sc_lv<16> > tmp_data_0_V_47_fu_708;
    sc_signal< sc_lv<16> > tmp_data_1_V_47_fu_712;
    sc_signal< sc_lv<16> > tmp_data_0_V_48_fu_716;
    sc_signal< sc_lv<16> > tmp_data_1_V_48_fu_720;
    sc_signal< sc_lv<16> > tmp_data_0_V_49_fu_724;
    sc_signal< sc_lv<16> > tmp_data_1_V_49_fu_728;
    sc_signal< sc_lv<16> > tmp_data_0_V_50_fu_732;
    sc_signal< sc_lv<16> > tmp_data_1_V_50_fu_736;
    sc_signal< sc_lv<16> > tmp_data_0_V_51_fu_740;
    sc_signal< sc_lv<16> > tmp_data_1_V_51_fu_744;
    sc_signal< sc_lv<16> > tmp_data_0_V_52_fu_748;
    sc_signal< sc_lv<16> > tmp_data_1_V_52_fu_752;
    sc_signal< sc_lv<16> > tmp_data_0_V_53_fu_756;
    sc_signal< sc_lv<16> > tmp_data_1_V_53_fu_760;
    sc_signal< sc_lv<16> > tmp_data_0_V_54_fu_764;
    sc_signal< sc_lv<16> > tmp_data_1_V_54_fu_768;
    sc_signal< sc_lv<16> > tmp_data_0_V_55_fu_772;
    sc_signal< sc_lv<16> > tmp_data_1_V_55_fu_776;
    sc_signal< sc_lv<16> > tmp_data_0_V_56_fu_780;
    sc_signal< sc_lv<16> > tmp_data_1_V_56_fu_784;
    sc_signal< sc_lv<16> > tmp_data_0_V_57_fu_788;
    sc_signal< sc_lv<16> > tmp_data_1_V_57_fu_792;
    sc_signal< sc_lv<16> > tmp_data_0_V_58_fu_796;
    sc_signal< sc_lv<16> > tmp_data_1_V_58_fu_800;
    sc_signal< sc_lv<16> > tmp_data_0_V_59_fu_804;
    sc_signal< sc_lv<16> > tmp_data_1_V_59_fu_808;
    sc_signal< sc_lv<16> > tmp_data_0_V_60_fu_812;
    sc_signal< sc_lv<16> > tmp_data_1_V_60_fu_816;
    sc_signal< sc_lv<16> > tmp_data_0_V_61_fu_820;
    sc_signal< sc_lv<16> > tmp_data_1_V_61_fu_824;
    sc_signal< sc_lv<16> > tmp_data_0_V_62_fu_828;
    sc_signal< sc_lv<16> > tmp_data_1_V_62_fu_832;
    sc_signal< sc_lv<16> > tmp_data_0_V_63_fu_836;
    sc_signal< sc_lv<16> > tmp_data_1_V_63_fu_840;
    sc_signal< sc_lv<16> > tmp_data_0_V_64_fu_844;
    sc_signal< sc_lv<16> > tmp_data_1_V_64_fu_848;
    sc_signal< sc_logic > io_acc_block_signal_op560;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state4;
    static const sc_lv<4> ap_ST_fsm_state5;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<6> ap_const_lv6_6;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<6> ap_const_lv6_9;
    static const sc_lv<6> ap_const_lv6_A;
    static const sc_lv<6> ap_const_lv6_B;
    static const sc_lv<6> ap_const_lv6_C;
    static const sc_lv<6> ap_const_lv6_D;
    static const sc_lv<6> ap_const_lv6_E;
    static const sc_lv<6> ap_const_lv6_F;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<6> ap_const_lv6_11;
    static const sc_lv<6> ap_const_lv6_12;
    static const sc_lv<6> ap_const_lv6_13;
    static const sc_lv<6> ap_const_lv6_14;
    static const sc_lv<6> ap_const_lv6_15;
    static const sc_lv<6> ap_const_lv6_16;
    static const sc_lv<6> ap_const_lv6_17;
    static const sc_lv<6> ap_const_lv6_18;
    static const sc_lv<6> ap_const_lv6_19;
    static const sc_lv<6> ap_const_lv6_1A;
    static const sc_lv<6> ap_const_lv6_1B;
    static const sc_lv<6> ap_const_lv6_1C;
    static const sc_lv<6> ap_const_lv6_1D;
    static const sc_lv<6> ap_const_lv6_1E;
    static const sc_lv<6> ap_const_lv6_1F;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_21;
    static const sc_lv<6> ap_const_lv6_22;
    static const sc_lv<6> ap_const_lv6_23;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<6> ap_const_lv6_25;
    static const sc_lv<6> ap_const_lv6_26;
    static const sc_lv<6> ap_const_lv6_27;
    static const sc_lv<6> ap_const_lv6_28;
    static const sc_lv<6> ap_const_lv6_29;
    static const sc_lv<6> ap_const_lv6_2A;
    static const sc_lv<6> ap_const_lv6_2B;
    static const sc_lv<6> ap_const_lv6_2C;
    static const sc_lv<6> ap_const_lv6_2D;
    static const sc_lv<6> ap_const_lv6_2E;
    static const sc_lv<6> ap_const_lv6_2F;
    static const sc_lv<6> ap_const_lv6_30;
    static const sc_lv<6> ap_const_lv6_31;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_33;
    static const sc_lv<6> ap_const_lv6_34;
    static const sc_lv<6> ap_const_lv6_35;
    static const sc_lv<6> ap_const_lv6_36;
    static const sc_lv<6> ap_const_lv6_37;
    static const sc_lv<6> ap_const_lv6_38;
    static const sc_lv<6> ap_const_lv6_39;
    static const sc_lv<6> ap_const_lv6_3A;
    static const sc_lv<6> ap_const_lv6_3B;
    static const sc_lv<6> ap_const_lv6_3C;
    static const sc_lv<6> ap_const_lv6_3D;
    static const sc_lv<6> ap_const_lv6_3E;
    static const sc_lv<6> ap_const_lv6_3F;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_data_stream_V_data_0_V_blk_n();
    void thread_data_stream_V_data_0_V_read();
    void thread_data_stream_V_data_1_V_blk_n();
    void thread_data_stream_V_data_1_V_read();
    void thread_i_in_fu_1043_p2();
    void thread_icmp_ln41_fu_1037_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op285();
    void thread_io_acc_block_signal_op560();
    void thread_real_start();
    void thread_res_stream_V_data_0_V_blk_n();
    void thread_res_stream_V_data_0_V_din();
    void thread_res_stream_V_data_0_V_write();
    void thread_res_stream_V_data_1_V_blk_n();
    void thread_res_stream_V_data_1_V_din();
    void thread_res_stream_V_data_1_V_write();
    void thread_res_stream_V_data_2_V_blk_n();
    void thread_res_stream_V_data_2_V_din();
    void thread_res_stream_V_data_2_V_write();
    void thread_res_stream_V_data_3_V_blk_n();
    void thread_res_stream_V_data_3_V_din();
    void thread_res_stream_V_data_3_V_write();
    void thread_res_stream_V_data_4_V_blk_n();
    void thread_res_stream_V_data_4_V_din();
    void thread_res_stream_V_data_4_V_write();
    void thread_res_stream_V_data_5_V_blk_n();
    void thread_res_stream_V_data_5_V_din();
    void thread_res_stream_V_data_5_V_write();
    void thread_res_stream_V_data_6_V_blk_n();
    void thread_res_stream_V_data_6_V_din();
    void thread_res_stream_V_data_6_V_write();
    void thread_res_stream_V_data_7_V_blk_n();
    void thread_res_stream_V_data_7_V_din();
    void thread_res_stream_V_data_7_V_write();
    void thread_res_stream_V_data_8_V_blk_n();
    void thread_res_stream_V_data_8_V_din();
    void thread_res_stream_V_data_8_V_write();
    void thread_res_stream_V_data_9_V_blk_n();
    void thread_res_stream_V_data_9_V_din();
    void thread_res_stream_V_data_9_V_write();
    void thread_start_out();
    void thread_start_write();
    void thread_trunc_ln203_fu_1049_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
