<revisionlist>
  <revision rev="1" vrev="1">
    <srcmd5>cf8fb9d96d0e48c858a031f87ec6e089</srcmd5>
    <version>0.4.0</version>
    <time>1485040672</time>
    <user>dimstar_suse</user>
    <comment>new package</comment>
    <requestid>442683</requestid>
  </revision>
  <revision rev="2" vrev="2">
    <srcmd5>f4f9a2156d9a82031c3e85fd14c8c3dd</srcmd5>
    <version>0.4.0</version>
    <time>1497016645</time>
    <user>dimstar_suse</user>
    <comment>- Enable internal tests</comment>
    <requestid>502377</requestid>
  </revision>
  <revision rev="3" vrev="1">
    <srcmd5>b64fbc2e6d5fe238a82a3e0a4c8b94a4</srcmd5>
    <version>0.4.1</version>
    <time>1551284905</time>
    <user>dimstar_suse</user>
    <comment></comment>
    <requestid>676929</requestid>
  </revision>
  <revision rev="4" vrev="1">
    <srcmd5>d8d6dd49da2fd172cefdf21f84d44d04</srcmd5>
    <version>0.4.1+git.20200102</version>
    <time>1579791329</time>
    <user>dimstar_suse</user>
    <comment>- Update to version 0.4.1+git.20200102:
  * DB: Add Threadripper (Castle Peak)
  * Fix compilation on non-x86/ARM architectures.
  * Add support for get_total_cpus on Haiku.
  * Some typo fixes in human readable text.
  * Add Xeon CLX (Cascade lake-based) using data from PR #129
  * add support to feature intel avx512_vnni
  * AARCH64 stub
  * Ignore convert_instlatx64 binary
  * add Hygon Dhyana C86 7seris test file
  * Add Hygon Dhyana detect support
- Switch to _service</comment>
    <requestid>766548</requestid>
  </revision>
  <revision rev="5" vrev="1">
    <srcmd5>ae548e4201de5ab77809ba74bd800fc1</srcmd5>
    <version>0.5.0+git.20200526</version>
    <time>1590650007</time>
    <user>maxlin_factory</user>
    <comment>- Update to version v0.5.0+git.20200526:
  * CI: remove 'v' prefix in assets
  * CI: checkout sources before making release
  * Release version 0.5.0 (#146)
  * Add GitHub workflows for CI/CD - CI: it will check code consistency and run tests for all events (except for tags) - CD: it will build all assets and create a draft Close #122
  * check-consistency: return error count
  * Fix code consistency Result before this patch:
  * CMake: fix include directory
  * CMake: fix build on Windows
  * CMake: fix install target's export
  * tests: fix unused-result warning in convert_instlatx64 tool
  * Update .gitignore
  * CMake: fix Unix install and format
  * Add config file for cmake-format It formats CMakeLists.txt files See https://github.com/cheshirekow/cmake_format
  * Doxygen: upgrade Doxyfile to avoid warnings warning: Tag 'PERL_PATH' at line 1032 of file '/libcpuid/build/libcpuid/Doxyfile' has become obsolete. To avoid this warning please remove this line from your configuration file or upgrade it using &quot;doxygen -u&quot; warning: argument 'a4wide' for option PAPER_TYPE is not a valid enum value Using the default: a4!
  * Doxygen: turn on quiet mode It is too noisy with CMake
  * Detect AVX512VBMI and AVX512VBMI2 features on Intel CPUs More information: https://en.wikichip.org/wiki/x86/avx-512 Resolve #134
  * Detect ABM feature on Intel CPUs Resolve #144
  * Detect RDSEED/ADX/SHA_NI features on AMD CPUs These x86 instruction set extensions are present since Zen micro-architecture Resolve #145
  * Update cpuid_main.c
  * DB: add Ivy Bridge-E (Xeon)
  * Tests: update all tests to add fields for L1I
  * Tests: update to add L1I information Related to 25d0614811991c855ce7db0d898dbc6200dfa840 Dump of Core i5 520m from CPU-X#119
  * Add L1 Instruction Cache information Some CPUs does not have the same associativity for L1D and L1I, as reported in X0rg/CPU-X#119 It adds l1_instruction_assoc and l1_instruction_cacheline in cpu_id_t To avoid confusing, also adds l1_data_assoc and l1_data_cacheline l1_assoc and l1_cacheline are leave untouched for backward compatibility
  * Ignore .vscode directory Yes, 0b05f45e03b0aa39a65eba9451b59c9381e8474c was about VS Code
  * Tests: add amd_fn8000001dh subleaf See e562798cecf4af852fdfef4b0e7bf159a5d9b4de
  * Tests: parse subleafs in convert_instlatx64 Also, it adds 0xffffffff when data is not available, so all lines are presents
  * Re-fix L3 cache associativity detection on AMD Zen 2 CPUs Previous commit: 848394ee460c70298f91569d33f2c156bddb0f6c
  * Applied a patch from @tavplubix
  * Use constant for registers name It helps when reading technical documentation and it avoids 'magic values'</comment>
    <requestid>809020</requestid>
  </revision>
</revisionlist>
