

================================================================
== Vivado HLS Report for 'Block_codeRepl113_pr'
================================================================
* Date:           Tue Dec 29 12:29:46 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        SpecAnalv2
* Solution:       soln_v2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.576 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32| 0.320 us | 0.320 us |   32|   32|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 0" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 34 'getelementptr' 'data_IN_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%data_IN_M_real_load = load float* %data_IN_M_real_addr, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 35 'load' 'data_IN_M_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 0" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 36 'getelementptr' 'data_IN_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load = load float* %data_IN_M_imag_addr, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 37 'load' 'data_IN_M_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%xin_M_real_addr_31 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 0"   --->   Operation 38 'getelementptr' 'xin_M_real_addr_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_31 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 0"   --->   Operation 39 'getelementptr' 'xin_M_imag_addr_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (2.32ns)   --->   "%data_IN_M_real_load = load float* %data_IN_M_real_addr, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 40 'load' 'data_IN_M_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 41 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load, float* %xin_M_real_addr_31, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 41 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 42 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load = load float* %data_IN_M_imag_addr, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 42 'load' 'data_IN_M_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 43 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load, float* %xin_M_imag_addr_31, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 43 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_2 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 1" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 44 'getelementptr' 'data_IN_M_real_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_1 = load float* %data_IN_M_real_addr_2, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 45 'load' 'data_IN_M_real_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_2 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 1" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 46 'getelementptr' 'data_IN_M_imag_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_1 = load float* %data_IN_M_imag_addr_2, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 47 'load' 'data_IN_M_imag_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%xin_M_real_addr_30 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 1"   --->   Operation 48 'getelementptr' 'xin_M_real_addr_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_30 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 1"   --->   Operation 49 'getelementptr' 'xin_M_imag_addr_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_1 = load float* %data_IN_M_real_addr_2, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 50 'load' 'data_IN_M_real_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 51 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_1, float* %xin_M_real_addr_30, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 51 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 52 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_1 = load float* %data_IN_M_imag_addr_2, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 52 'load' 'data_IN_M_imag_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 53 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_1, float* %xin_M_imag_addr_30, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 53 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_3 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 2" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 54 'getelementptr' 'data_IN_M_real_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_2 = load float* %data_IN_M_real_addr_3, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 55 'load' 'data_IN_M_real_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_3 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 2" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 56 'getelementptr' 'data_IN_M_imag_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_2 = load float* %data_IN_M_imag_addr_3, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 57 'load' 'data_IN_M_imag_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%xin_M_real_addr_29 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 2"   --->   Operation 58 'getelementptr' 'xin_M_real_addr_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_29 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 2"   --->   Operation 59 'getelementptr' 'xin_M_imag_addr_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_2 = load float* %data_IN_M_real_addr_3, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 60 'load' 'data_IN_M_real_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 61 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_2, float* %xin_M_real_addr_29, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 61 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 62 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_2 = load float* %data_IN_M_imag_addr_3, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 62 'load' 'data_IN_M_imag_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 63 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_2, float* %xin_M_imag_addr_29, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 63 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_4 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 3" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 64 'getelementptr' 'data_IN_M_real_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_3 = load float* %data_IN_M_real_addr_4, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 65 'load' 'data_IN_M_real_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_4 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 3" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 66 'getelementptr' 'data_IN_M_imag_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_3 = load float* %data_IN_M_imag_addr_4, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 67 'load' 'data_IN_M_imag_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%xin_M_real_addr_28 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 3"   --->   Operation 68 'getelementptr' 'xin_M_real_addr_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_28 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 3"   --->   Operation 69 'getelementptr' 'xin_M_imag_addr_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_3 = load float* %data_IN_M_real_addr_4, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 70 'load' 'data_IN_M_real_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 71 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_3, float* %xin_M_real_addr_28, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 71 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 72 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_3 = load float* %data_IN_M_imag_addr_4, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 72 'load' 'data_IN_M_imag_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 73 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_3, float* %xin_M_imag_addr_28, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 73 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_5 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 74 'getelementptr' 'data_IN_M_real_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_4 = load float* %data_IN_M_real_addr_5, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 75 'load' 'data_IN_M_real_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_5 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 76 'getelementptr' 'data_IN_M_imag_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_4 = load float* %data_IN_M_imag_addr_5, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 77 'load' 'data_IN_M_imag_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 5.57>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%xin_M_real_addr_27 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 4"   --->   Operation 78 'getelementptr' 'xin_M_real_addr_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_27 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 4"   --->   Operation 79 'getelementptr' 'xin_M_imag_addr_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_4 = load float* %data_IN_M_real_addr_5, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 80 'load' 'data_IN_M_real_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 81 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_4, float* %xin_M_real_addr_27, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 81 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 82 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_4 = load float* %data_IN_M_imag_addr_5, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 82 'load' 'data_IN_M_imag_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 83 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_4, float* %xin_M_imag_addr_27, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 83 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_6 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 5" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 84 'getelementptr' 'data_IN_M_real_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_5 = load float* %data_IN_M_real_addr_6, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 85 'load' 'data_IN_M_real_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_6 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 5" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 86 'getelementptr' 'data_IN_M_imag_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_5 = load float* %data_IN_M_imag_addr_6, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 87 'load' 'data_IN_M_imag_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 7 <SV = 6> <Delay = 5.57>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%xin_M_real_addr_26 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 5"   --->   Operation 88 'getelementptr' 'xin_M_real_addr_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_26 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 5"   --->   Operation 89 'getelementptr' 'xin_M_imag_addr_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_5 = load float* %data_IN_M_real_addr_6, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 90 'load' 'data_IN_M_real_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 91 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_5, float* %xin_M_real_addr_26, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 91 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 92 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_5 = load float* %data_IN_M_imag_addr_6, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 92 'load' 'data_IN_M_imag_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 93 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_5, float* %xin_M_imag_addr_26, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 93 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_7 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 6" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 94 'getelementptr' 'data_IN_M_real_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_6 = load float* %data_IN_M_real_addr_7, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 95 'load' 'data_IN_M_real_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_7 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 6" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 96 'getelementptr' 'data_IN_M_imag_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_6 = load float* %data_IN_M_imag_addr_7, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 97 'load' 'data_IN_M_imag_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 5.57>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%xin_M_real_addr_25 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 6"   --->   Operation 98 'getelementptr' 'xin_M_real_addr_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_25 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 6"   --->   Operation 99 'getelementptr' 'xin_M_imag_addr_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_6 = load float* %data_IN_M_real_addr_7, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 100 'load' 'data_IN_M_real_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 101 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_6, float* %xin_M_real_addr_25, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 101 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 102 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_6 = load float* %data_IN_M_imag_addr_7, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 102 'load' 'data_IN_M_imag_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 103 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_6, float* %xin_M_imag_addr_25, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 103 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_8 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 7" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 104 'getelementptr' 'data_IN_M_real_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_7 = load float* %data_IN_M_real_addr_8, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 105 'load' 'data_IN_M_real_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_8 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 7" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 106 'getelementptr' 'data_IN_M_imag_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_7 = load float* %data_IN_M_imag_addr_8, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 107 'load' 'data_IN_M_imag_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 5.57>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%xin_M_real_addr_24 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 7"   --->   Operation 108 'getelementptr' 'xin_M_real_addr_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_24 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 7"   --->   Operation 109 'getelementptr' 'xin_M_imag_addr_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_7 = load float* %data_IN_M_real_addr_8, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 110 'load' 'data_IN_M_real_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 111 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_7, float* %xin_M_real_addr_24, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 111 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 112 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_7 = load float* %data_IN_M_imag_addr_8, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 112 'load' 'data_IN_M_imag_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 113 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_7, float* %xin_M_imag_addr_24, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 113 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_9 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 114 'getelementptr' 'data_IN_M_real_addr_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_8 = load float* %data_IN_M_real_addr_9, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 115 'load' 'data_IN_M_real_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_9 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 116 'getelementptr' 'data_IN_M_imag_addr_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_8 = load float* %data_IN_M_imag_addr_9, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 117 'load' 'data_IN_M_imag_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 10 <SV = 9> <Delay = 5.57>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%xin_M_real_addr_23 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 8"   --->   Operation 118 'getelementptr' 'xin_M_real_addr_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_23 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 8"   --->   Operation 119 'getelementptr' 'xin_M_imag_addr_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_8 = load float* %data_IN_M_real_addr_9, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 120 'load' 'data_IN_M_real_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 121 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_8, float* %xin_M_real_addr_23, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 121 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 122 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_8 = load float* %data_IN_M_imag_addr_9, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 122 'load' 'data_IN_M_imag_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 123 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_8, float* %xin_M_imag_addr_23, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 123 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_10 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 9" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 124 'getelementptr' 'data_IN_M_real_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_9 = load float* %data_IN_M_real_addr_10, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 125 'load' 'data_IN_M_real_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_10 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 9" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 126 'getelementptr' 'data_IN_M_imag_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_9 = load float* %data_IN_M_imag_addr_10, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 127 'load' 'data_IN_M_imag_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 5.57>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%xin_M_real_addr_22 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 9"   --->   Operation 128 'getelementptr' 'xin_M_real_addr_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_22 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 9"   --->   Operation 129 'getelementptr' 'xin_M_imag_addr_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_9 = load float* %data_IN_M_real_addr_10, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 130 'load' 'data_IN_M_real_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 131 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_9, float* %xin_M_real_addr_22, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 131 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 132 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_9 = load float* %data_IN_M_imag_addr_10, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 132 'load' 'data_IN_M_imag_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 133 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_9, float* %xin_M_imag_addr_22, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 133 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_11 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 10" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 134 'getelementptr' 'data_IN_M_real_addr_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_10 = load float* %data_IN_M_real_addr_11, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 135 'load' 'data_IN_M_real_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_11 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 10" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 136 'getelementptr' 'data_IN_M_imag_addr_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_10 = load float* %data_IN_M_imag_addr_11, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 137 'load' 'data_IN_M_imag_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 5.57>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%xin_M_real_addr_21 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 10"   --->   Operation 138 'getelementptr' 'xin_M_real_addr_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_21 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 10"   --->   Operation 139 'getelementptr' 'xin_M_imag_addr_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_10 = load float* %data_IN_M_real_addr_11, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 140 'load' 'data_IN_M_real_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 141 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_10, float* %xin_M_real_addr_21, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 141 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 142 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_10 = load float* %data_IN_M_imag_addr_11, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 142 'load' 'data_IN_M_imag_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 143 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_10, float* %xin_M_imag_addr_21, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 143 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_12 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 11" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 144 'getelementptr' 'data_IN_M_real_addr_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_11 = load float* %data_IN_M_real_addr_12, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 145 'load' 'data_IN_M_real_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_12 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 11" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 146 'getelementptr' 'data_IN_M_imag_addr_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_11 = load float* %data_IN_M_imag_addr_12, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 147 'load' 'data_IN_M_imag_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 5.57>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%xin_M_real_addr_20 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 11"   --->   Operation 148 'getelementptr' 'xin_M_real_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_20 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 11"   --->   Operation 149 'getelementptr' 'xin_M_imag_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_11 = load float* %data_IN_M_real_addr_12, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 150 'load' 'data_IN_M_real_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 151 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_11, float* %xin_M_real_addr_20, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 151 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 152 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_11 = load float* %data_IN_M_imag_addr_12, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 152 'load' 'data_IN_M_imag_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 153 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_11, float* %xin_M_imag_addr_20, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 153 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_13 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 12" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 154 'getelementptr' 'data_IN_M_real_addr_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_12 = load float* %data_IN_M_real_addr_13, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 155 'load' 'data_IN_M_real_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_13 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 12" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 156 'getelementptr' 'data_IN_M_imag_addr_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_12 = load float* %data_IN_M_imag_addr_13, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 157 'load' 'data_IN_M_imag_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 5.57>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%xin_M_real_addr_19 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 12"   --->   Operation 158 'getelementptr' 'xin_M_real_addr_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_19 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 12"   --->   Operation 159 'getelementptr' 'xin_M_imag_addr_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_12 = load float* %data_IN_M_real_addr_13, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 160 'load' 'data_IN_M_real_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 161 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_12, float* %xin_M_real_addr_19, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 161 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 162 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_12 = load float* %data_IN_M_imag_addr_13, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 162 'load' 'data_IN_M_imag_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 163 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_12, float* %xin_M_imag_addr_19, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 163 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_14 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 13" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 164 'getelementptr' 'data_IN_M_real_addr_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_13 = load float* %data_IN_M_real_addr_14, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 165 'load' 'data_IN_M_real_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_14 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 13" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 166 'getelementptr' 'data_IN_M_imag_addr_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_13 = load float* %data_IN_M_imag_addr_14, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 167 'load' 'data_IN_M_imag_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 5.57>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%xin_M_real_addr_18 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 13"   --->   Operation 168 'getelementptr' 'xin_M_real_addr_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_18 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 13"   --->   Operation 169 'getelementptr' 'xin_M_imag_addr_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_13 = load float* %data_IN_M_real_addr_14, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 170 'load' 'data_IN_M_real_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 171 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_13, float* %xin_M_real_addr_18, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 171 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 172 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_13 = load float* %data_IN_M_imag_addr_14, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 172 'load' 'data_IN_M_imag_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 173 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_13, float* %xin_M_imag_addr_18, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 173 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_15 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 14" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 174 'getelementptr' 'data_IN_M_real_addr_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 175 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_14 = load float* %data_IN_M_real_addr_15, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 175 'load' 'data_IN_M_real_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_15 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 14" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 176 'getelementptr' 'data_IN_M_imag_addr_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 177 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_14 = load float* %data_IN_M_imag_addr_15, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 177 'load' 'data_IN_M_imag_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 5.57>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%xin_M_real_addr_17 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 14"   --->   Operation 178 'getelementptr' 'xin_M_real_addr_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_17 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 14"   --->   Operation 179 'getelementptr' 'xin_M_imag_addr_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_14 = load float* %data_IN_M_real_addr_15, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 180 'load' 'data_IN_M_real_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 181 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_14, float* %xin_M_real_addr_17, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 181 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 182 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_14 = load float* %data_IN_M_imag_addr_15, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 182 'load' 'data_IN_M_imag_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 183 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_14, float* %xin_M_imag_addr_17, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 183 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_16 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 15" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 184 'getelementptr' 'data_IN_M_real_addr_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_15 = load float* %data_IN_M_real_addr_16, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 185 'load' 'data_IN_M_real_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_16 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 15" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 186 'getelementptr' 'data_IN_M_imag_addr_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 187 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_15 = load float* %data_IN_M_imag_addr_16, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 187 'load' 'data_IN_M_imag_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 17 <SV = 16> <Delay = 5.57>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%xin_M_real_addr_16 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 15"   --->   Operation 188 'getelementptr' 'xin_M_real_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_16 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 15"   --->   Operation 189 'getelementptr' 'xin_M_imag_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 190 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_15 = load float* %data_IN_M_real_addr_16, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 190 'load' 'data_IN_M_real_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 191 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_15, float* %xin_M_real_addr_16, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 191 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 192 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_15 = load float* %data_IN_M_imag_addr_16, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 192 'load' 'data_IN_M_imag_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 193 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_15, float* %xin_M_imag_addr_16, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 193 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_17 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 194 'getelementptr' 'data_IN_M_real_addr_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 195 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_16 = load float* %data_IN_M_real_addr_17, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 195 'load' 'data_IN_M_real_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_17 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 196 'getelementptr' 'data_IN_M_imag_addr_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 197 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_16 = load float* %data_IN_M_imag_addr_17, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 197 'load' 'data_IN_M_imag_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 18 <SV = 17> <Delay = 5.57>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%xin_M_real_addr_15 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 16"   --->   Operation 198 'getelementptr' 'xin_M_real_addr_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_15 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 16"   --->   Operation 199 'getelementptr' 'xin_M_imag_addr_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 200 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_16 = load float* %data_IN_M_real_addr_17, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 200 'load' 'data_IN_M_real_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 201 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_16, float* %xin_M_real_addr_15, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 201 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 202 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_16 = load float* %data_IN_M_imag_addr_17, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 202 'load' 'data_IN_M_imag_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 203 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_16, float* %xin_M_imag_addr_15, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 203 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_18 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 17" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 204 'getelementptr' 'data_IN_M_real_addr_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 205 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_17 = load float* %data_IN_M_real_addr_18, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 205 'load' 'data_IN_M_real_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_18 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 17" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 206 'getelementptr' 'data_IN_M_imag_addr_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 207 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_17 = load float* %data_IN_M_imag_addr_18, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 207 'load' 'data_IN_M_imag_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 19 <SV = 18> <Delay = 5.57>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%xin_M_real_addr_14 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 17"   --->   Operation 208 'getelementptr' 'xin_M_real_addr_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_14 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 17"   --->   Operation 209 'getelementptr' 'xin_M_imag_addr_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 210 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_17 = load float* %data_IN_M_real_addr_18, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 210 'load' 'data_IN_M_real_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 211 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_17, float* %xin_M_real_addr_14, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 211 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 212 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_17 = load float* %data_IN_M_imag_addr_18, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 212 'load' 'data_IN_M_imag_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 213 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_17, float* %xin_M_imag_addr_14, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 213 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_19 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 18" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 214 'getelementptr' 'data_IN_M_real_addr_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 215 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_18 = load float* %data_IN_M_real_addr_19, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 215 'load' 'data_IN_M_real_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 216 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_19 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 18" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 216 'getelementptr' 'data_IN_M_imag_addr_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 217 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_18 = load float* %data_IN_M_imag_addr_19, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 217 'load' 'data_IN_M_imag_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 20 <SV = 19> <Delay = 5.57>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%xin_M_real_addr_13 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 18"   --->   Operation 218 'getelementptr' 'xin_M_real_addr_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_13 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 18"   --->   Operation 219 'getelementptr' 'xin_M_imag_addr_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 220 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_18 = load float* %data_IN_M_real_addr_19, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 220 'load' 'data_IN_M_real_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 221 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_18, float* %xin_M_real_addr_13, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 221 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 222 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_18 = load float* %data_IN_M_imag_addr_19, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 222 'load' 'data_IN_M_imag_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 223 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_18, float* %xin_M_imag_addr_13, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 223 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_20 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 19" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 224 'getelementptr' 'data_IN_M_real_addr_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 225 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_19 = load float* %data_IN_M_real_addr_20, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 225 'load' 'data_IN_M_real_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 226 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_20 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 19" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 226 'getelementptr' 'data_IN_M_imag_addr_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 227 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_19 = load float* %data_IN_M_imag_addr_20, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 227 'load' 'data_IN_M_imag_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 21 <SV = 20> <Delay = 5.57>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "%xin_M_real_addr_12 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 19"   --->   Operation 228 'getelementptr' 'xin_M_real_addr_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 229 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_12 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 19"   --->   Operation 229 'getelementptr' 'xin_M_imag_addr_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 230 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_19 = load float* %data_IN_M_real_addr_20, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 230 'load' 'data_IN_M_real_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 231 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_19, float* %xin_M_real_addr_12, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 231 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 232 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_19 = load float* %data_IN_M_imag_addr_20, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 232 'load' 'data_IN_M_imag_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 233 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_19, float* %xin_M_imag_addr_12, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 233 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 234 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_21 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 20" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 234 'getelementptr' 'data_IN_M_real_addr_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 235 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_20 = load float* %data_IN_M_real_addr_21, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 235 'load' 'data_IN_M_real_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 236 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_21 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 20" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 236 'getelementptr' 'data_IN_M_imag_addr_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 237 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_20 = load float* %data_IN_M_imag_addr_21, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 237 'load' 'data_IN_M_imag_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 22 <SV = 21> <Delay = 5.57>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%xin_M_real_addr_11 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 20"   --->   Operation 238 'getelementptr' 'xin_M_real_addr_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_11 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 20"   --->   Operation 239 'getelementptr' 'xin_M_imag_addr_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 240 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_20 = load float* %data_IN_M_real_addr_21, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 240 'load' 'data_IN_M_real_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 241 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_20, float* %xin_M_real_addr_11, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 241 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 242 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_20 = load float* %data_IN_M_imag_addr_21, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 242 'load' 'data_IN_M_imag_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 243 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_20, float* %xin_M_imag_addr_11, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 243 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_22 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 21" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 244 'getelementptr' 'data_IN_M_real_addr_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 245 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_21 = load float* %data_IN_M_real_addr_22, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 245 'load' 'data_IN_M_real_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 246 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_22 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 21" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 246 'getelementptr' 'data_IN_M_imag_addr_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 247 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_21 = load float* %data_IN_M_imag_addr_22, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 247 'load' 'data_IN_M_imag_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 23 <SV = 22> <Delay = 5.57>
ST_23 : Operation 248 [1/1] (0.00ns)   --->   "%xin_M_real_addr_10 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 21"   --->   Operation 248 'getelementptr' 'xin_M_real_addr_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_10 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 21"   --->   Operation 249 'getelementptr' 'xin_M_imag_addr_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 250 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_21 = load float* %data_IN_M_real_addr_22, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 250 'load' 'data_IN_M_real_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 251 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_21, float* %xin_M_real_addr_10, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 251 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 252 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_21 = load float* %data_IN_M_imag_addr_22, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 252 'load' 'data_IN_M_imag_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 253 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_21, float* %xin_M_imag_addr_10, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 253 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 254 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_23 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 22" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 254 'getelementptr' 'data_IN_M_real_addr_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 255 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_22 = load float* %data_IN_M_real_addr_23, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 255 'load' 'data_IN_M_real_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 256 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_23 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 22" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 256 'getelementptr' 'data_IN_M_imag_addr_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 257 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_22 = load float* %data_IN_M_imag_addr_23, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 257 'load' 'data_IN_M_imag_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 24 <SV = 23> <Delay = 5.57>
ST_24 : Operation 258 [1/1] (0.00ns)   --->   "%xin_M_real_addr_9 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 22"   --->   Operation 258 'getelementptr' 'xin_M_real_addr_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 259 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_9 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 22"   --->   Operation 259 'getelementptr' 'xin_M_imag_addr_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 260 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_22 = load float* %data_IN_M_real_addr_23, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 260 'load' 'data_IN_M_real_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 261 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_22, float* %xin_M_real_addr_9, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 261 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 262 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_22 = load float* %data_IN_M_imag_addr_23, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 262 'load' 'data_IN_M_imag_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 263 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_22, float* %xin_M_imag_addr_9, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 263 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_24 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 23" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 264 'getelementptr' 'data_IN_M_real_addr_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 265 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_23 = load float* %data_IN_M_real_addr_24, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 265 'load' 'data_IN_M_real_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 266 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_24 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 23" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 266 'getelementptr' 'data_IN_M_imag_addr_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 267 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_23 = load float* %data_IN_M_imag_addr_24, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 267 'load' 'data_IN_M_imag_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 25 <SV = 24> <Delay = 5.57>
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "%xin_M_real_addr_8 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 23"   --->   Operation 268 'getelementptr' 'xin_M_real_addr_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 269 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_8 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 23"   --->   Operation 269 'getelementptr' 'xin_M_imag_addr_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 270 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_23 = load float* %data_IN_M_real_addr_24, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 270 'load' 'data_IN_M_real_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 271 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_23, float* %xin_M_real_addr_8, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 271 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 272 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_23 = load float* %data_IN_M_imag_addr_24, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 272 'load' 'data_IN_M_imag_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 273 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_23, float* %xin_M_imag_addr_8, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 273 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 274 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_25 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 24" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 274 'getelementptr' 'data_IN_M_real_addr_25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 275 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_24 = load float* %data_IN_M_real_addr_25, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 275 'load' 'data_IN_M_real_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 276 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_25 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 24" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 276 'getelementptr' 'data_IN_M_imag_addr_25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 277 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_24 = load float* %data_IN_M_imag_addr_25, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 277 'load' 'data_IN_M_imag_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 26 <SV = 25> <Delay = 5.57>
ST_26 : Operation 278 [1/1] (0.00ns)   --->   "%xin_M_real_addr_7 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 24"   --->   Operation 278 'getelementptr' 'xin_M_real_addr_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_7 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 24"   --->   Operation 279 'getelementptr' 'xin_M_imag_addr_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 280 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_24 = load float* %data_IN_M_real_addr_25, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 280 'load' 'data_IN_M_real_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 281 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_24, float* %xin_M_real_addr_7, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 281 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 282 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_24 = load float* %data_IN_M_imag_addr_25, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 282 'load' 'data_IN_M_imag_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 283 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_24, float* %xin_M_imag_addr_7, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 283 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 284 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_26 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 25" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 284 'getelementptr' 'data_IN_M_real_addr_26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 285 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_25 = load float* %data_IN_M_real_addr_26, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 285 'load' 'data_IN_M_real_load_25' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 286 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_26 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 25" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 286 'getelementptr' 'data_IN_M_imag_addr_26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 287 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_25 = load float* %data_IN_M_imag_addr_26, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 287 'load' 'data_IN_M_imag_load_25' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 27 <SV = 26> <Delay = 5.57>
ST_27 : Operation 288 [1/1] (0.00ns)   --->   "%xin_M_real_addr_6 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 25"   --->   Operation 288 'getelementptr' 'xin_M_real_addr_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 289 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_6 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 25"   --->   Operation 289 'getelementptr' 'xin_M_imag_addr_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 290 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_25 = load float* %data_IN_M_real_addr_26, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 290 'load' 'data_IN_M_real_load_25' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 291 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_25, float* %xin_M_real_addr_6, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 291 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 292 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_25 = load float* %data_IN_M_imag_addr_26, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 292 'load' 'data_IN_M_imag_load_25' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 293 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_25, float* %xin_M_imag_addr_6, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 293 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 294 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_27 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 26" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 294 'getelementptr' 'data_IN_M_real_addr_27' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 295 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_26 = load float* %data_IN_M_real_addr_27, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 295 'load' 'data_IN_M_real_load_26' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 296 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_27 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 26" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 296 'getelementptr' 'data_IN_M_imag_addr_27' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 297 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_26 = load float* %data_IN_M_imag_addr_27, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 297 'load' 'data_IN_M_imag_load_26' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 28 <SV = 27> <Delay = 5.57>
ST_28 : Operation 298 [1/1] (0.00ns)   --->   "%xin_M_real_addr_5 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 26"   --->   Operation 298 'getelementptr' 'xin_M_real_addr_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 299 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_5 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 26"   --->   Operation 299 'getelementptr' 'xin_M_imag_addr_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 300 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_26 = load float* %data_IN_M_real_addr_27, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 300 'load' 'data_IN_M_real_load_26' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 301 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_26, float* %xin_M_real_addr_5, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 301 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 302 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_26 = load float* %data_IN_M_imag_addr_27, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 302 'load' 'data_IN_M_imag_load_26' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 303 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_26, float* %xin_M_imag_addr_5, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 303 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 304 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_28 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 27" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 304 'getelementptr' 'data_IN_M_real_addr_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 305 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_27 = load float* %data_IN_M_real_addr_28, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 305 'load' 'data_IN_M_real_load_27' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 306 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_28 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 27" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 306 'getelementptr' 'data_IN_M_imag_addr_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 307 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_27 = load float* %data_IN_M_imag_addr_28, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 307 'load' 'data_IN_M_imag_load_27' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 29 <SV = 28> <Delay = 5.57>
ST_29 : Operation 308 [1/1] (0.00ns)   --->   "%xin_M_real_addr_4 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 27"   --->   Operation 308 'getelementptr' 'xin_M_real_addr_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 309 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_4 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 27"   --->   Operation 309 'getelementptr' 'xin_M_imag_addr_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 310 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_27 = load float* %data_IN_M_real_addr_28, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 310 'load' 'data_IN_M_real_load_27' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 311 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_27, float* %xin_M_real_addr_4, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 311 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 312 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_27 = load float* %data_IN_M_imag_addr_28, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 312 'load' 'data_IN_M_imag_load_27' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 313 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_27, float* %xin_M_imag_addr_4, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 313 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 314 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_29 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 28" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 314 'getelementptr' 'data_IN_M_real_addr_29' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 315 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_28 = load float* %data_IN_M_real_addr_29, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 315 'load' 'data_IN_M_real_load_28' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 316 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_29 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 28" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 316 'getelementptr' 'data_IN_M_imag_addr_29' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 317 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_28 = load float* %data_IN_M_imag_addr_29, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 317 'load' 'data_IN_M_imag_load_28' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 30 <SV = 29> <Delay = 5.57>
ST_30 : Operation 318 [1/1] (0.00ns)   --->   "%xin_M_real_addr_3 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 28"   --->   Operation 318 'getelementptr' 'xin_M_real_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 319 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_3 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 28"   --->   Operation 319 'getelementptr' 'xin_M_imag_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 320 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_28 = load float* %data_IN_M_real_addr_29, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 320 'load' 'data_IN_M_real_load_28' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 321 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_28, float* %xin_M_real_addr_3, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 321 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 322 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_28 = load float* %data_IN_M_imag_addr_29, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 322 'load' 'data_IN_M_imag_load_28' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 323 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_28, float* %xin_M_imag_addr_3, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 323 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 324 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_30 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 29" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 324 'getelementptr' 'data_IN_M_real_addr_30' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 325 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_29 = load float* %data_IN_M_real_addr_30, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 325 'load' 'data_IN_M_real_load_29' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 326 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_30 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 29" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 326 'getelementptr' 'data_IN_M_imag_addr_30' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 327 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_29 = load float* %data_IN_M_imag_addr_30, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 327 'load' 'data_IN_M_imag_load_29' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 31 <SV = 30> <Delay = 5.57>
ST_31 : Operation 328 [1/1] (0.00ns)   --->   "%xin_M_real_addr_2 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 29"   --->   Operation 328 'getelementptr' 'xin_M_real_addr_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 329 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_2 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 29"   --->   Operation 329 'getelementptr' 'xin_M_imag_addr_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 330 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_29 = load float* %data_IN_M_real_addr_30, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 330 'load' 'data_IN_M_real_load_29' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 331 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_29, float* %xin_M_real_addr_2, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 331 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 332 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_29 = load float* %data_IN_M_imag_addr_30, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 332 'load' 'data_IN_M_imag_load_29' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 333 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_29, float* %xin_M_imag_addr_2, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 333 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 334 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_31 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 30" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 334 'getelementptr' 'data_IN_M_real_addr_31' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 335 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_30 = load float* %data_IN_M_real_addr_31, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 335 'load' 'data_IN_M_real_load_30' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 336 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_31 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 30" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 336 'getelementptr' 'data_IN_M_imag_addr_31' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 337 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_30 = load float* %data_IN_M_imag_addr_31, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 337 'load' 'data_IN_M_imag_load_30' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 32 <SV = 31> <Delay = 5.57>
ST_32 : Operation 338 [1/1] (0.00ns)   --->   "%xin_M_real_addr_1 = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 30"   --->   Operation 338 'getelementptr' 'xin_M_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 339 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_1 = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 30"   --->   Operation 339 'getelementptr' 'xin_M_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 340 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_30 = load float* %data_IN_M_real_addr_31, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 340 'load' 'data_IN_M_real_load_30' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 341 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_30, float* %xin_M_real_addr_1, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 341 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 342 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_30 = load float* %data_IN_M_imag_addr_31, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 342 'load' 'data_IN_M_imag_load_30' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 343 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_30, float* %xin_M_imag_addr_1, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 343 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 344 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_32 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 31" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 344 'getelementptr' 'data_IN_M_real_addr_32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 345 [2/2] (2.32ns)   --->   "%data_IN_M_real_load_31 = load float* %data_IN_M_real_addr_32, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 345 'load' 'data_IN_M_real_load_31' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 346 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_32 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 31" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 346 'getelementptr' 'data_IN_M_imag_addr_32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 347 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load_31 = load float* %data_IN_M_imag_addr_32, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 347 'load' 'data_IN_M_imag_load_31' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 33 <SV = 32> <Delay = 5.57>
ST_33 : Operation 348 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([32 x float]* %data_IN_M_imag, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 348 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 349 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecMemCore([32 x float]* %data_IN_M_real, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 349 'specmemcore' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 350 [1/1] (0.00ns)   --->   "%xin_M_real_addr = getelementptr inbounds [32 x float]* %xin_M_real, i64 0, i64 31"   --->   Operation 350 'getelementptr' 'xin_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 351 [1/1] (0.00ns)   --->   "%xin_M_imag_addr = getelementptr inbounds [32 x float]* %xin_M_imag, i64 0, i64 31"   --->   Operation 351 'getelementptr' 'xin_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 352 [1/2] (2.32ns)   --->   "%data_IN_M_real_load_31 = load float* %data_IN_M_real_addr_32, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 352 'load' 'data_IN_M_real_load_31' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 353 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load_31, float* %xin_M_real_addr, align 8" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 353 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 354 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load_31 = load float* %data_IN_M_imag_addr_32, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 354 'load' 'data_IN_M_imag_load_31' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 355 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load_31, float* %xin_M_imag_addr, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 355 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 356 [1/1] (0.00ns)   --->   "ret void" [teach-fpga/01-fft/vhls/fixed/fft.cpp:88]   --->   Operation 356 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('data_IN_M_real_addr', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) [71]  (0 ns)
	'load' operation ('data_IN_M_real_load', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [72]  (2.32 ns)

 <State 2>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [72]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [73]  (3.25 ns)

 <State 3>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_1', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [78]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_1', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [79]  (3.25 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_2', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [84]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_2', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [85]  (3.25 ns)

 <State 5>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_3', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [90]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_3', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [91]  (3.25 ns)

 <State 6>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_4', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [96]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_4', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [97]  (3.25 ns)

 <State 7>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_5', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [102]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_5', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [103]  (3.25 ns)

 <State 8>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_6', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [108]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_6', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [109]  (3.25 ns)

 <State 9>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_7', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [114]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_7', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [115]  (3.25 ns)

 <State 10>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_8', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [120]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_8', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [121]  (3.25 ns)

 <State 11>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_9', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [126]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_9', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [127]  (3.25 ns)

 <State 12>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_10', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [132]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_10', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [133]  (3.25 ns)

 <State 13>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_11', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [138]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_11', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [139]  (3.25 ns)

 <State 14>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_12', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [144]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_12', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [145]  (3.25 ns)

 <State 15>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_13', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [150]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_13', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [151]  (3.25 ns)

 <State 16>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_14', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [156]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_14', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [157]  (3.25 ns)

 <State 17>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_15', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [162]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_15', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [163]  (3.25 ns)

 <State 18>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_16', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [168]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_16', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [169]  (3.25 ns)

 <State 19>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_17', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [174]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_17', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [175]  (3.25 ns)

 <State 20>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_18', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [180]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_18', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [181]  (3.25 ns)

 <State 21>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_19', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [186]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_19', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [187]  (3.25 ns)

 <State 22>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_20', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [192]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_20', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [193]  (3.25 ns)

 <State 23>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_21', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [198]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_21', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [199]  (3.25 ns)

 <State 24>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_22', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [204]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_22', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [205]  (3.25 ns)

 <State 25>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_23', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [210]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_23', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [211]  (3.25 ns)

 <State 26>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_24', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [216]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_24', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [217]  (3.25 ns)

 <State 27>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_25', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [222]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_25', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [223]  (3.25 ns)

 <State 28>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_26', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [228]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_26', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [229]  (3.25 ns)

 <State 29>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_27', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [234]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_27', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [235]  (3.25 ns)

 <State 30>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_28', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [240]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_28', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [241]  (3.25 ns)

 <State 31>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_29', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [246]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_29', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [247]  (3.25 ns)

 <State 32>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_30', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [252]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_30', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [253]  (3.25 ns)

 <State 33>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load_31', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) on array 'data_IN_M_real' [258]  (2.32 ns)
	'store' operation ('store_ln88', teach-fpga/01-fft/vhls/fixed/fft.cpp:88) of variable 'data_IN_M_real_load_31', teach-fpga/01-fft/vhls/fixed/fft.cpp:88 on array 'xin_M_real' [259]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
