#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Feb 17 12:32:03 2026
# Process ID: 27888
# Current directory: C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.runs/synth_100t
# Command line: vivado.exe -log cw305_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cw305_top.tcl
# Log file: C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.runs/synth_100t/cw305_top.vds
# Journal file: C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.runs/synth_100t\vivado.jou
# Running On: ece-d4000-kazi, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 16855 MB
#-----------------------------------------------------------
source cw305_top.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1392.223 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kmejbaulislam/Documents/Research/Fault_Attack/sys_array_4x4'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.cache/ip 
Command: synth_design -top cw305_top -part xc7a100tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11316
WARNING: [Synth 8-6901] identifier 'isout' is used before its declaration [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/sources_1/imports/fpgas/aes/hdl/cw305_top.v:93]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cw305_top' [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/sources_1/imports/fpgas/aes/hdl/cw305_top.v:33]
INFO: [Synth 8-6157] synthesizing module 'cw305_usb_reg_fe' [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/sources_1/imports/fpgas/aes/hdl/cw305_usb_reg_fe.v:31]
	Parameter pADDR_WIDTH bound to: 21 - type: integer 
	Parameter pBYTECNT_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cw305_usb_reg_fe' (1#1) [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/sources_1/imports/fpgas/aes/hdl/cw305_usb_reg_fe.v:31]
INFO: [Synth 8-6157] synthesizing module 'cw305_reg_aes' [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/sources_1/imports/fpgas/aes/hdl/cw305_reg_aes.v:33]
	Parameter pADDR_WIDTH bound to: 21 - type: integer 
	Parameter pBYTECNT_SIZE bound to: 7 - type: integer 
	Parameter pPT_WIDTH bound to: 128 - type: integer 
	Parameter pCT_WIDTH bound to: 1024 - type: integer 
	Parameter pKEY_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/sources_1/imports/fpgas/aes/hdl/cw305_reg_aes.v:224]
INFO: [Synth 8-6157] synthesizing module 'cdc_pulse' [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/sources_1/new/cdc_pulse2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'cdc_pulse' (2#1) [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/sources_1/new/cdc_pulse2.v:24]
INFO: [Synth 8-6157] synthesizing module 'USR_ACCESSE2' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:109644]
INFO: [Synth 8-6155] done synthesizing module 'USR_ACCESSE2' (3#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:109644]
WARNING: [Synth 8-3848] Net O_cipherin in module/entity cw305_reg_aes does not have driver. [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/sources_1/imports/fpgas/aes/hdl/cw305_reg_aes.v:74]
INFO: [Synth 8-6155] done synthesizing module 'cw305_reg_aes' (4#1) [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/sources_1/imports/fpgas/aes/hdl/cw305_reg_aes.v:33]
INFO: [Synth 8-6157] synthesizing module 'clocks' [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/sources_1/imports/fpgas/aes/hdl/clocks.v:32]
INFO: [Synth 8-6157] synthesizing module 'BUFGMUX_CTRL' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1211]
INFO: [Synth 8-6155] done synthesizing module 'BUFGMUX_CTRL' (5#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1211]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (6#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55688]
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (7#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55688]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (8#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'clocks' (9#1) [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/sources_1/imports/fpgas/aes/hdl/clocks.v:32]
INFO: [Synth 8-6157] synthesizing module 'dut' [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/sources_1/new/test_interface.v:82]
INFO: [Synth 8-6157] synthesizing module 'bram_tdp_8' [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/sources_1/new/test_interface.v:43]
	Parameter ADDR_W bound to: 16 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_tdp_8' (10#1) [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/sources_1/new/test_interface.v:43]
INFO: [Synth 8-6157] synthesizing module 'bram_tdp_32' [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/sources_1/new/test_interface.v:1]
	Parameter ADDR_W bound to: 16 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_tdp_32' (11#1) [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/sources_1/new/test_interface.v:1]
INFO: [Synth 8-6157] synthesizing module 'systolic_4x4_0' [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.runs/synth_100t/.Xil/Vivado-27888-ece-d4000-kazi/realtime/systolic_4x4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'systolic_4x4_0' (12#1) [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.runs/synth_100t/.Xil/Vivado-27888-ece-d4000-kazi/realtime/systolic_4x4_0_stub.v:6]
WARNING: [Synth 8-7137] Register op_q_reg in module dut has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/sources_1/new/test_interface.v:231]
WARNING: [Synth 8-7137] Register pack_q_reg in module dut has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/sources_1/new/test_interface.v:269]
INFO: [Synth 8-6155] done synthesizing module 'dut' (13#1) [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/sources_1/new/test_interface.v:82]
INFO: [Synth 8-6155] done synthesizing module 'cw305_top' (14#1) [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/sources_1/imports/fpgas/aes/hdl/cw305_top.v:33]
WARNING: [Synth 8-7129] Port addr_a[15] in module bram_tdp_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_a[14] in module bram_tdp_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_a[13] in module bram_tdp_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_a[12] in module bram_tdp_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_b[15] in module bram_tdp_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_b[14] in module bram_tdp_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_b[13] in module bram_tdp_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_b[12] in module bram_tdp_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_a[15] in module bram_tdp_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_a[14] in module bram_tdp_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_a[13] in module bram_tdp_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_a[12] in module bram_tdp_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_b[15] in module bram_tdp_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_b[14] in module bram_tdp_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_b[13] in module bram_tdp_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_b[12] in module bram_tdp_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_skewed in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[127] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[126] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[125] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[124] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[123] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[122] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[121] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[120] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[119] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[118] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[117] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[116] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[115] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[114] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[113] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[112] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[111] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[110] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[109] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[108] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[107] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[106] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[105] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[104] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[103] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[102] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[101] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[100] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[99] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[98] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[97] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[96] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[95] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[94] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[93] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[92] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[91] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[90] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[89] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[88] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[87] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[86] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[85] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[84] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[83] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[82] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[81] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[80] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[79] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[78] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[77] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[76] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[75] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[74] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[73] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[72] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[71] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[70] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[69] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[68] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[67] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[66] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[65] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[64] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[63] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[62] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[61] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[60] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[59] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[58] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[57] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[56] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[55] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[54] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[53] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[52] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[51] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[50] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[49] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[48] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[47] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[46] in module dut is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_text[45] in module dut is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1392.223 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1392.223 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1392.223 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 1392.223 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'U_clocks/clkibuf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.runs/synth_100t/.Xil/Vivado-27888-ece-d4000-kazi/systolic_4x4_0_1/systolic_4x4_0/systolic_4x4_0_in_context.xdc] for cell 'DUT/systolic_inst'
Finished Parsing XDC File [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.runs/synth_100t/.Xil/Vivado-27888-ece-d4000-kazi/systolic_4x4_0_1/systolic_4x4_0/systolic_4x4_0_in_context.xdc] for cell 'DUT/systolic_inst'
Parsing XDC File [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/constrs_1/imports/vivado/cw305.xdc]
Finished Parsing XDC File [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/constrs_1/imports/vivado/cw305.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.srcs/constrs_1/imports/vivado/cw305.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cw305_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cw305_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1534.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instance 
  IBUFG => IBUF: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1534.988 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1534.988 ; gain = 142.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1534.988 ; gain = 142.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for DUT/systolic_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1534.988 ; gain = 142.766
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dut'
INFO: [Synth 8-3971] The signal "bram_tdp_8:/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "bram_tdp_32:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                             0000
                  S_LOAD |                              001 |                             0001
               S_RD_PRIM |                              010 |                             0010
               S_RD_WAIT |                              011 |                             0011
                S_RD_CAP |                              100 |                             0100
                S_IP_RST |                              101 |                             0101
              S_IP_START |                              110 |                             0110
               S_IP_WAIT |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dut'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1534.988 ; gain = 142.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 10    
	              128 Bit    Registers := 6     
	               32 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 18    
+---RAMs : 
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
	              32K Bit	(4096 X 8 bit)          RAMs := 2     
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 10    
	  11 Input 1024 Bit        Muxes := 1     
	   3 Input 1024 Bit        Muxes := 1     
	   8 Input 1024 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 12    
	   2 Input   16 Bit        Muxes := 6     
	   4 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	  11 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3971] The signal "i_0/DUT/bramA/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/DUT/bramB/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/DUT/bramC/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1579.039 ; gain = 186.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_0/DUT       | bramA/mem_reg | 4 K x 8(READ_FIRST)    | W | R | 4 K x 8(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|i_0/DUT       | bramB/mem_reg | 4 K x 8(READ_FIRST)    | W | R | 4 K x 8(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|i_0/DUT/bramC | mem_reg       | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
+--------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1579.039 ; gain = 186.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:47 . Memory (MB): peak = 1579.039 ; gain = 186.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_0/DUT       | bramA/mem_reg | 4 K x 8(READ_FIRST)    | W | R | 4 K x 8(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|i_0/DUT       | bramB/mem_reg | 4 K x 8(READ_FIRST)    | W | R | 4 K x 8(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|i_0/DUT/bramC | mem_reg       | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
+--------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance DUT/bramA/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance DUT/bramA/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance DUT/bramB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance DUT/bramB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance DUT/bramC/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance DUT/bramC/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance DUT/bramC/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance DUT/bramC/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance DUT/bramC/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance DUT/bramC/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance DUT/bramC/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance DUT/bramC/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1579.039 ; gain = 186.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_status_reg_usb_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_status_reg_usb_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_status_reg_usb_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_status_reg_usb_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_status_reg_usb_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_status_reg_usb_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_status_reg_usb_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_status_reg_usb_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_status_reg_usb_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_status_reg_usb_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_status_reg_usb_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_status_reg_usb_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_status_reg_usb_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_status_reg_usb_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_status_reg_usb_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_status_reg_usb_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_address_reg_usb_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_address_reg_usb_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_address_reg_usb_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_address_reg_usb_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_address_reg_usb_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_address_reg_usb_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_address_reg_usb_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_address_reg_usb_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_address_reg_usb_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_address_reg_usb_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_address_reg_usb_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_address_reg_usb_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_address_reg_usb_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_address_reg_usb_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_address_reg_usb_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_address_reg_usb_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1023] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1022] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1021] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1020] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1019] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1018] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1017] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1016] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1015] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1014] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1013] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1012] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1011] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1010] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1009] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1008] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1007] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1006] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1005] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1004] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1003] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1002] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1001] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[1000] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[999] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[998] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[997] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[996] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[995] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[994] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[993] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[992] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[991] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[990] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[989] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[988] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[987] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[986] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[985] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[984] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[983] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[982] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[981] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[980] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[979] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[978] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[977] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[976] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[975] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[974] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[973] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[972] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[971] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[970] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[969] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[968] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[967] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[966] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[965] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[964] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[963] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[962] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[961] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[960] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[959] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[958] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[957] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_reg_aes/reg_myreg3_usb_inferred:in0[956] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:55 . Memory (MB): peak = 1579.039 ; gain = 186.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:55 . Memory (MB): peak = 1579.039 ; gain = 186.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:56 . Memory (MB): peak = 1579.039 ; gain = 186.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:56 . Memory (MB): peak = 1579.039 ; gain = 186.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:57 . Memory (MB): peak = 1579.039 ; gain = 186.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:57 . Memory (MB): peak = 1579.039 ; gain = 186.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |systolic_4x4_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |systolic_4x4 |     1|
|2     |BUFG         |     1|
|3     |BUFGMUX_CTRL |     1|
|4     |CARRY4       |    17|
|5     |LUT1         |  3237|
|6     |LUT2         |    92|
|7     |LUT3         |  1183|
|8     |LUT4         |  1796|
|9     |LUT5         |  1534|
|10    |LUT6         |  4534|
|11    |MUXF7        |   864|
|12    |MUXF8        |   373|
|13    |ODDR         |     1|
|14    |RAMB36E1     |     6|
|15    |USR_ACCESSE2 |     1|
|16    |FDCE         |  1062|
|17    |FDPE         |     1|
|18    |FDRE         | 11146|
|19    |IBUF         |    30|
|20    |IBUFG        |     1|
|21    |IOBUF        |     8|
|22    |OBUF         |    26|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:57 . Memory (MB): peak = 1579.039 ; gain = 186.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3107 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 1579.039 ; gain = 44.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:57 . Memory (MB): peak = 1579.039 ; gain = 186.816
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1579.039 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1271 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'U_clocks/clkibuf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1579.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instance 
  IBUFG => IBUF: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Synth Design complete, checksum: 43899c9e
INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 208 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:01:20 . Memory (MB): peak = 1579.152 ; gain = 186.930
INFO: [Common 17-1381] The checkpoint 'C:/Users/kmejbaulislam/Documents/Research/Dipal_project/d_pin_skew/d_pin_skew.runs/synth_100t/cw305_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cw305_top_utilization_synth.rpt -pb cw305_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 12:33:46 2026...
