

================================================================
== Vitis HLS Report for 'dstin_loop_proc'
================================================================
* Date:           Tue Jul 27 20:14:34 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mapchip_color
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|      653|  0.140 us|  6.530 us|   14|  653|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- dstin_loop  |        2|      641|         3|          1|          1|  1 ~ 640|       yes|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%mapchip_draw_xsize_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mapchip_draw_xsize"   --->   Operation 16 'read' 'mapchip_draw_xsize_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%y_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %y" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 17 'read' 'y_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %frame_size"   --->   Operation 18 'read' 'frame_size_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%dstin_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %dstin"   --->   Operation 19 'read' 'dstin_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i32 %y_read" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 20 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%frame_size_cast_i = zext i32 %frame_size_read"   --->   Operation 21 'zext' 'frame_size_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (6.91ns)   --->   "%mul_i_i70_i = mul i62 %zext_ln75, i62 %frame_size_cast_i" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 22 'mul' 'mul_i_i70_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 23 [1/2] (6.91ns)   --->   "%mul_i_i70_i = mul i62 %zext_ln75, i62 %frame_size_cast_i" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 23 'mul' 'mul_i_i70_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln324_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_i_i70_i, i2 0"   --->   Operation 24 'bitconcatenate' 'shl_ln324_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (3.52ns)   --->   "%add_ln324 = add i64 %dstin_read, i64 %shl_ln324_2"   --->   Operation 25 'add' 'add_ln324' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln324_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln324, i32 2, i32 63"   --->   Operation 26 'partselect' 'trunc_ln324_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln324 = sext i62 %trunc_ln324_2"   --->   Operation 27 'sext' 'sext_ln324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i32 %dst, i64 %sext_ln324"   --->   Operation 28 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 29 [7/7] (7.30ns)   --->   "%dst_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dst_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 29 'readreq' 'dst_addr_2_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 30 [6/7] (7.30ns)   --->   "%dst_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dst_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 30 'readreq' 'dst_addr_2_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 31 [5/7] (7.30ns)   --->   "%dst_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dst_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 31 'readreq' 'dst_addr_2_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 32 [4/7] (7.30ns)   --->   "%dst_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dst_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 32 'readreq' 'dst_addr_2_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 33 [3/7] (7.30ns)   --->   "%dst_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dst_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 33 'readreq' 'dst_addr_2_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 34 [2/7] (7.30ns)   --->   "%dst_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dst_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 34 'readreq' 'dst_addr_2_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 307200, void @empty_23, void @empty_14, void @empty_24, i32 16, i32 16, i32 32, i32 32, void @empty_24, void @empty_24"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstin, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 307200, void @empty_23, void @empty_14, void @empty_24, i32 16, i32 16, i32 32, i32 32, void @empty_24, void @empty_24"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 41 [1/7] (7.30ns)   --->   "%dst_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dst_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 41 'readreq' 'dst_addr_2_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 42 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.55>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%x = phi i32 %add_ln82, void, i32 0, void %entry" [mapchip_color/mapchip_color.cpp:82]   --->   Operation 43 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (2.55ns)   --->   "%add_ln82 = add i32 %x, i32 1" [mapchip_color/mapchip_color.cpp:82]   --->   Operation 44 'add' 'add_ln82' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 45 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_eq  i32 %x, i32 %mapchip_draw_xsize_read"   --->   Operation 45 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln878, void, void %.exit" [mapchip_color/mapchip_color.cpp:82]   --->   Operation 46 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 47 [1/1] (7.30ns)   --->   "%dst_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dst_addr"   --->   Operation 47 'read' 'dst_addr_read' <Predicate = (!icmp_ln878)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln324 = trunc i32 %dst_addr_read"   --->   Operation 48 'trunc' 'trunc_ln324' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i32 %x" [mapchip_color/mapchip_color.cpp:82]   --->   Operation 49 'zext' 'zext_ln82' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln1461 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24"   --->   Operation 50 'specpipeline' 'specpipeline_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1461 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 640, i64 240"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_14 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10"   --->   Operation 52 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%dst_V2_addr = getelementptr i24 %dst_V2, i64 0, i64 %zext_ln82"   --->   Operation 53 'getelementptr' 'dst_V2_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_14 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln324 = store i24 %trunc_ln324, i10 %dst_V2_addr"   --->   Operation 54 'store' 'store_ln324' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_14 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln82 = br void" [mapchip_color/mapchip_color.cpp:82]   --->   Operation 55 'br' 'br_ln82' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mapchip_draw_xsize]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_size]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dstin]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dst_V2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mapchip_draw_xsize_read  (read             ) [ 0011111111111110]
y_read                   (read             ) [ 0010000000000000]
frame_size_read          (read             ) [ 0010000000000000]
dstin_read               (read             ) [ 0011100000000000]
zext_ln75                (zext             ) [ 0001000000000000]
frame_size_cast_i        (zext             ) [ 0001000000000000]
mul_i_i70_i              (mul              ) [ 0000100000000000]
shl_ln324_2              (bitconcatenate   ) [ 0000000000000000]
add_ln324                (add              ) [ 0000000000000000]
trunc_ln324_2            (partselect       ) [ 0000000000000000]
sext_ln324               (sext             ) [ 0000000000000000]
dst_addr                 (getelementptr    ) [ 0000011111111110]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
dst_addr_2_rd_req        (readreq          ) [ 0000000000000000]
br_ln0                   (br               ) [ 0000000000011110]
x                        (phi              ) [ 0000000000001110]
add_ln82                 (add              ) [ 0000000000011110]
icmp_ln878               (icmp             ) [ 0000000000001110]
br_ln82                  (br               ) [ 0000000000000000]
dst_addr_read            (read             ) [ 0000000000000000]
trunc_ln324              (trunc            ) [ 0000000000001010]
zext_ln82                (zext             ) [ 0000000000000000]
specpipeline_ln1461      (specpipeline     ) [ 0000000000000000]
speclooptripcount_ln1461 (speclooptripcount) [ 0000000000000000]
specloopname_ln1461      (specloopname     ) [ 0000000000000000]
dst_V2_addr              (getelementptr    ) [ 0000000000000000]
store_ln324              (store            ) [ 0000000000000000]
br_ln82                  (br               ) [ 0000000000011110]
ret_ln0                  (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mapchip_draw_xsize">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_draw_xsize"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dstin">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstin"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dst_V2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="mapchip_draw_xsize_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_draw_xsize_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="y_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="frame_size_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_size_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="dstin_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dstin_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_readreq_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="1"/>
<pin id="101" dir="0" index="2" bw="32" slack="4"/>
<pin id="102" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="dst_addr_2_rd_req/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="dst_addr_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="9"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_addr_read/13 "/>
</bind>
</comp>

<comp id="109" class="1004" name="dst_V2_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="24" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="32" slack="0"/>
<pin id="113" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_V2_addr/14 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln324_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="0" index="1" bw="24" slack="1"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/14 "/>
</bind>
</comp>

<comp id="122" class="1005" name="x_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="x_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/12 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln75_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="frame_size_cast_i_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="frame_size_cast_i/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_i_i70_i/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="shl_ln324_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="62" slack="1"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln324_2/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln324_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="3"/>
<pin id="155" dir="0" index="1" bw="64" slack="0"/>
<pin id="156" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln324_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="62" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="0" index="3" bw="7" slack="0"/>
<pin id="163" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln324_2/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sext_ln324_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="62" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln324/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="dst_addr_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="62" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln82_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/12 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln878_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="11"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/12 "/>
</bind>
</comp>

<comp id="189" class="1004" name="trunc_ln324_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln324/13 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln82_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="2"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/14 "/>
</bind>
</comp>

<comp id="198" class="1005" name="mapchip_draw_xsize_read_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="4"/>
<pin id="200" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mapchip_draw_xsize_read "/>
</bind>
</comp>

<comp id="204" class="1005" name="y_read_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="209" class="1005" name="frame_size_read_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame_size_read "/>
</bind>
</comp>

<comp id="214" class="1005" name="dstin_read_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="3"/>
<pin id="216" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="dstin_read "/>
</bind>
</comp>

<comp id="219" class="1005" name="zext_ln75_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="62" slack="1"/>
<pin id="221" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln75 "/>
</bind>
</comp>

<comp id="224" class="1005" name="frame_size_cast_i_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="62" slack="1"/>
<pin id="226" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="frame_size_cast_i "/>
</bind>
</comp>

<comp id="229" class="1005" name="mul_i_i70_i_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="62" slack="1"/>
<pin id="231" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i70_i "/>
</bind>
</comp>

<comp id="234" class="1005" name="dst_addr_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dst_addr "/>
</bind>
</comp>

<comp id="240" class="1005" name="add_ln82_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln82 "/>
</bind>
</comp>

<comp id="245" class="1005" name="icmp_ln878_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="249" class="1005" name="trunc_ln324_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="24" slack="1"/>
<pin id="251" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln324 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="54" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="72" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="133"><net_src comp="126" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="137" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="153" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="171"><net_src comp="158" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="168" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="126" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="126" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="104" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="122" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="201"><net_src comp="74" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="207"><net_src comp="80" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="212"><net_src comp="86" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="217"><net_src comp="92" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="222"><net_src comp="134" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="227"><net_src comp="137" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="232"><net_src comp="140" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="237"><net_src comp="172" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="243"><net_src comp="178" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="248"><net_src comp="184" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="189" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="116" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_V2 | {14 }
 - Input state : 
	Port: dstin_loop_proc : mapchip_draw_xsize | {1 }
	Port: dstin_loop_proc : y | {1 }
	Port: dstin_loop_proc : frame_size | {1 }
	Port: dstin_loop_proc : dstin | {1 }
	Port: dstin_loop_proc : dst | {5 6 7 8 9 10 11 13 }
  - Chain level:
	State 1
	State 2
		mul_i_i70_i : 1
	State 3
	State 4
		add_ln324 : 1
		trunc_ln324_2 : 2
		sext_ln324 : 3
		dst_addr : 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		add_ln82 : 1
		icmp_ln878 : 1
		br_ln82 : 2
	State 13
	State 14
		dst_V2_addr : 1
		store_ln324 : 2
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|    mul   |             grp_fu_140             |    0    |   165   |    50   |
|----------|------------------------------------|---------|---------|---------|
|    add   |          add_ln324_fu_153          |    0    |    0    |    71   |
|          |           add_ln82_fu_178          |    0    |    0    |    39   |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln878_fu_184         |    0    |    0    |    18   |
|----------|------------------------------------|---------|---------|---------|
|          | mapchip_draw_xsize_read_read_fu_74 |    0    |    0    |    0    |
|          |          y_read_read_fu_80         |    0    |    0    |    0    |
|   read   |     frame_size_read_read_fu_86     |    0    |    0    |    0    |
|          |        dstin_read_read_fu_92       |    0    |    0    |    0    |
|          |      dst_addr_read_read_fu_104     |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|  readreq |          grp_readreq_fu_98         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          zext_ln75_fu_134          |    0    |    0    |    0    |
|   zext   |      frame_size_cast_i_fu_137      |    0    |    0    |    0    |
|          |          zext_ln82_fu_193          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln324_2_fu_146         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|partselect|        trunc_ln324_2_fu_158        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   sext   |          sext_ln324_fu_168         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln324_fu_189         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    0    |   165   |   178   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        add_ln82_reg_240       |   32   |
|        dst_addr_reg_234       |   32   |
|       dstin_read_reg_214      |   64   |
|   frame_size_cast_i_reg_224   |   62   |
|    frame_size_read_reg_209    |   32   |
|       icmp_ln878_reg_245      |    1   |
|mapchip_draw_xsize_read_reg_198|   32   |
|      mul_i_i70_i_reg_229      |   62   |
|      trunc_ln324_reg_249      |   24   |
|           x_reg_122           |   32   |
|         y_read_reg_204        |   32   |
|       zext_ln75_reg_219       |   62   |
+-------------------------------+--------+
|             Total             |   467  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  x_reg_122 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_140 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_140 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   192  ||  4.764  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   165  |   178  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   467  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   632  |   205  |
+-----------+--------+--------+--------+--------+
