#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Tue Mar 22 08:44:19 2022
# Process ID: 12176
# Current directory: X:/SAP/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5864 X:\SAP\lab6\lab6.xpr
# Log file: X:/SAP/lab6/vivado.log
# Journal file: X:/SAP/lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project X:/SAP/lab6/lab6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'x:/SAP/lib_SAP_2022_02_02'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 872.922 ; gain = 160.742
update_compile_order -fileset sources_1
open_bd_design {X:/SAP/lab6/lab6.srcs/sources_1/bd/seq_full/seq_full.bd}
Adding cell -- FIT:user:debounce:1.0 - debounce_0
Adding cell -- xilinx.com:module_ref:seq_detector_vhdl:1.0 - seq_detector_vhdl_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk(ce) and /debounce_0/clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /debounce_0/tl_out(undef) and /seq_detector_vhdl_0/clk(clk)
Successfully read diagram <seq_full> from BD file <X:/SAP/lab6/lab6.srcs/sources_1/bd/seq_full/seq_full.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 989.289 ; gain = 98.797
open_bd_design {X:/SAP/lab6/lab6.srcs/sources_1/bd/seq_detector/seq_detector.bd}
Adding cell -- FIT:user:dff:1.0 - dff_0
Adding cell -- FIT:user:dff:1.0 - dff_1
Adding cell -- FIT:user:dff:1.0 - dff_2
Adding cell -- xilinx.com:module_ref:next_state_logic:1.0 - next_state_logic_0
Adding cell -- xilinx.com:module_ref:output_logic:1.0 - output_logic_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk(ce) and /dff_1/clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk(ce) and /dff_0/clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk(ce) and /dff_2/clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dff_2/reset(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dff_1/reset(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dff_0/reset(undef)
Successfully read diagram <seq_detector> from BD file <X:/SAP/lab6/lab6.srcs/sources_1/bd/seq_detector/seq_detector.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 22 08:46:02 2022...
