/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [11:0] celloutsig_0_23z;
  reg [13:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  reg [8:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire [5:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  reg [26:0] celloutsig_0_51z;
  wire [7:0] celloutsig_0_52z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_66z;
  reg [8:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [5:0] celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_83z;
  wire celloutsig_0_84z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [3:0] celloutsig_1_1z;
  reg [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_5z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(in_data[50] ? celloutsig_0_3z : celloutsig_0_0z);
  assign celloutsig_0_39z = !(celloutsig_0_9z ? celloutsig_0_32z[2] : celloutsig_0_5z[2]);
  assign celloutsig_0_44z = !(celloutsig_0_9z ? celloutsig_0_3z : celloutsig_0_2z);
  assign celloutsig_0_16z = !(celloutsig_0_1z ? in_data[40] : 1'h1);
  assign celloutsig_0_19z = !(celloutsig_0_0z ? 1'h1 : celloutsig_0_6z[3]);
  assign celloutsig_0_27z = !(celloutsig_0_17z ? celloutsig_0_3z : celloutsig_0_13z[0]);
  assign celloutsig_0_29z = !(celloutsig_0_7z ? celloutsig_0_12z : celloutsig_0_14z);
  assign celloutsig_0_3z = ~(in_data[0] | celloutsig_0_1z);
  assign celloutsig_0_12z = ~((1'h1 | celloutsig_0_3z) & celloutsig_0_11z);
  assign celloutsig_0_17z = ~((celloutsig_0_13z[0] | celloutsig_0_7z) & in_data[44]);
  assign celloutsig_0_40z = ~((celloutsig_0_28z | celloutsig_0_19z) & (celloutsig_0_39z | in_data[54]));
  assign celloutsig_0_70z = ~((celloutsig_0_10z | celloutsig_0_27z) & (celloutsig_0_52z[2] | celloutsig_0_66z));
  assign celloutsig_0_33z = celloutsig_0_31z[3] | ~(celloutsig_0_31z[4]);
  assign celloutsig_0_42z = celloutsig_0_6z[8] | ~(celloutsig_0_23z[9]);
  assign celloutsig_0_60z = celloutsig_0_21z | ~(celloutsig_0_15z);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(in_data[9]);
  assign celloutsig_0_20z = celloutsig_0_1z | ~(celloutsig_0_14z);
  assign celloutsig_0_7z = celloutsig_0_3z | celloutsig_0_6z[7];
  assign celloutsig_1_0z = in_data[151] | in_data[148];
  assign celloutsig_0_13z = { in_data[10], celloutsig_0_2z, celloutsig_0_12z } & in_data[15:13];
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_1z } > { in_data[77:73], 1'h1, celloutsig_0_5z[2], 1'h1, celloutsig_0_5z[0], 1'h1, celloutsig_0_9z, 1'h1, celloutsig_0_9z, celloutsig_0_9z, 1'h1 };
  assign celloutsig_0_21z = { celloutsig_0_6z[7:0], celloutsig_0_7z } > in_data[52:44];
  assign celloutsig_0_66z = { celloutsig_0_35z, celloutsig_0_29z, celloutsig_0_42z, celloutsig_0_34z, celloutsig_0_22z, celloutsig_0_7z } && { celloutsig_0_24z[7:6], celloutsig_0_32z, celloutsig_0_60z, celloutsig_0_52z };
  assign celloutsig_0_14z = in_data[68:66] && 1'h1;
  assign celloutsig_0_15z = { in_data[41], celloutsig_0_3z, celloutsig_0_12z } && 1'h1;
  assign celloutsig_1_3z = celloutsig_1_0z & ~(celloutsig_1_1z[2]);
  assign celloutsig_0_22z = celloutsig_0_20z & ~(celloutsig_0_14z);
  assign celloutsig_0_35z = { in_data[24], 1'h1, celloutsig_0_34z } % { 1'h1, in_data[6:3], celloutsig_0_7z };
  assign celloutsig_0_77z = { celloutsig_0_35z[3:1], celloutsig_0_13z } % { 1'h1, celloutsig_0_51z[25:21] };
  assign celloutsig_1_18z = - { celloutsig_1_1z[2], celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[62:50] !== in_data[16:4];
  assign celloutsig_1_16z = { celloutsig_1_2z[12:10], celloutsig_1_3z } !== celloutsig_1_1z;
  assign celloutsig_0_41z = celloutsig_0_9z & celloutsig_0_40z;
  assign celloutsig_0_84z = celloutsig_0_39z & celloutsig_0_70z;
  assign celloutsig_0_9z = celloutsig_0_5z[0] & celloutsig_0_0z;
  assign celloutsig_1_19z = celloutsig_1_5z[3] & in_data[147];
  assign celloutsig_0_28z = celloutsig_0_12z & celloutsig_0_9z;
  assign celloutsig_0_18z = | { celloutsig_0_16z, in_data[66:57] };
  assign celloutsig_0_48z = ~^ { celloutsig_0_32z[2:1], celloutsig_0_41z, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_36z, celloutsig_0_39z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_44z };
  assign celloutsig_0_36z = ^ { celloutsig_0_32z[1], celloutsig_0_15z, celloutsig_0_34z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_11z = ^ { celloutsig_0_6z[4:0], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_2z = ^ in_data[95:89];
  assign celloutsig_0_32z = { celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_15z } - { celloutsig_0_24z[10:9], celloutsig_0_1z };
  assign celloutsig_0_34z = { celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_27z } - { celloutsig_0_13z, celloutsig_0_25z };
  assign celloutsig_0_52z = { celloutsig_0_33z, celloutsig_0_35z, celloutsig_0_4z } - { celloutsig_0_32z[2:1], celloutsig_0_48z, celloutsig_0_32z, celloutsig_0_25z, celloutsig_0_33z };
  assign celloutsig_0_83z = celloutsig_0_52z[5:1] - celloutsig_0_77z[4:0];
  assign celloutsig_0_23z = { celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_5z[2], 1'h1, celloutsig_0_5z[0], celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_7z } - { celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_5z[2], 1'h1, celloutsig_0_5z[0], celloutsig_0_5z[2], 1'h1, celloutsig_0_5z[0], celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_1_5z = in_data[176:173] ~^ celloutsig_1_2z[8:5];
  always_latch
    if (!clkin_data[96]) celloutsig_0_31z = 9'h000;
    else if (clkin_data[32]) celloutsig_0_31z = { celloutsig_0_7z, celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_28z };
  always_latch
    if (clkin_data[96]) celloutsig_0_51z = 27'h0000000;
    else if (clkin_data[32]) celloutsig_0_51z = { celloutsig_0_23z[5:1], celloutsig_0_34z, celloutsig_0_21z, celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_34z, celloutsig_0_35z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_6z = 9'h000;
    else if (!clkin_data[32]) celloutsig_0_6z = { in_data[7:3], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_1z = 4'h0;
    else if (!clkin_data[64]) celloutsig_1_1z = in_data[112:109];
  always_latch
    if (!clkin_data[128]) celloutsig_1_2z = 14'h0000;
    else if (!clkin_data[64]) celloutsig_1_2z = in_data[148:135];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_24z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_24z = in_data[53:40];
  assign celloutsig_0_25z = ~((in_data[83] & celloutsig_0_13z[2]) | (celloutsig_0_14z & 1'h1));
  assign { celloutsig_0_5z[2], celloutsig_0_5z[0] } = { celloutsig_0_3z, celloutsig_0_2z } ~^ { celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_5z[1] = 1'h1;
  assign { out_data[135:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
