# Vortex DMA å®ç°å®ŒæˆæŠ¥å‘Š

> åŸºäºä¿®è®¢è®¾è®¡æ–¹æ¡ˆ,åœ¨ SimX ä¸­å®Œæ•´å®ç°äº† DMA Engine

## âœ… å®ç°æ€»ç»“

æ‰€æœ‰ä»£ç å·²å®Œæˆå¹¶é€šè¿‡ linter æ£€æŸ¥,æ— ç¼–è¯‘é”™è¯¯ã€‚

### å®ç°çš„æ–‡ä»¶

#### æ–°å¢æ–‡ä»¶ (3ä¸ª)

1. **`sim/simx/dma_engine.h`** (130 è¡Œ)
   - DMA Engine ç±»å®šä¹‰
   - é…ç½®ç»“æ„ä½“ (Config)
   - æ€§èƒ½ç»Ÿè®¡ç»“æ„ä½“ (PerfStats)
   - SimPort æ¥å£å£°æ˜

2. **`sim/simx/dma_engine.cpp`** (600+ è¡Œ)
   - å®Œæ•´çš„ DMA Engine å®ç°
   - å¼‚æ­¥æµæ°´çº¿ä¼ è¾“é€»è¾‘
   - DCR å¯„å­˜å™¨å¤„ç†
   - çŠ¶æ€æœºå®ç°

3. **æµ‹è¯•æ–‡ä»¶**
   - `tests/regression/dma/dma_test.cpp` - åŸºæœ¬åŠŸèƒ½æµ‹è¯•
   - `tests/regression/dma/Makefile` - æµ‹è¯•ç¼–è¯‘é…ç½®
   - `tests/regression/dma/README.md` - æµ‹è¯•æ–‡æ¡£

#### ä¿®æ”¹çš„æ–‡ä»¶ (7ä¸ª)

1. **`hw/rtl/VX_types.vh`**
   - æ·»åŠ  DMA DCR åœ°å€å®šä¹‰ (0x006-0x00E)
   - æ·»åŠ æ§åˆ¶/çŠ¶æ€å¯„å­˜å™¨ä½å®šä¹‰
   - æ›´æ–° `VX_DCR_BASE_STATE_END` ä¸º 0x00F

2. **`sim/simx/socket.h`**
   - æ·»åŠ  `#include "dma_engine.h"`
   - æ·»åŠ  `DmaEngine::Ptr dma_engine_` æˆå‘˜
   - æ·»åŠ  `get_core()` å…¬å…±æ–¹æ³•
   - æ·»åŠ  `dcr_write()` å’Œ `dcr_read()` æ–¹æ³•
   - æ·»åŠ  `friend class DmaEngine`
   - æ›´æ–° `PerfStats` åŒ…å« DMA ç»Ÿè®¡

3. **`sim/simx/socket.cpp`**
   - åˆ›å»º DMA Engine å®ä¾‹
   - æ‰©å±• L1 arbiter ä¸º 3 è¾“å…¥ (ICache + DCache + DMA)
   - è¿æ¥ DMA åˆ° L1 arbiter
   - å®ç° DCR è·¯ç”±å’Œ LocalMem åŠ¨æ€ç»‘å®š
   - åœ¨ `tick()` å’Œ `reset()` ä¸­è°ƒç”¨ DMA
   - æ›´æ–°æ€§èƒ½ç»Ÿè®¡æ”¶é›†

4. **`sim/simx/cluster.h`**
   - æ·»åŠ  `dcr_write()` å’Œ `dcr_read()` æ–¹æ³•å£°æ˜

5. **`sim/simx/cluster.cpp`**
   - å®ç° DCR è·¯ç”±åˆ°æ‰€æœ‰ Socket

6. **`sim/simx/processor.cpp`**
   - ä¿®æ”¹ `dcr_write()` æ·»åŠ  DMA DCR è·¯ç”±é€»è¾‘
   - è·¯ç”± DMA DCR åˆ°æ‰€æœ‰ Cluster

7. **`sim/simx/Makefile`**
   - æ·»åŠ  `dma_engine.cpp` åˆ° SRCS åˆ—è¡¨

---

## ğŸ—ï¸ æ¶æ„ç‰¹ç‚¹

### 1. å¼‚æ­¥é€šä¿¡æ¨¡å‹

```cpp
// DMA ä½¿ç”¨ SimPort è¿›è¡Œå¼‚æ­¥å†…å­˜è®¿é—®
SimPort<MemReq> mem_req_port;   // è®¿é—® Global Memory
SimPort<MemRsp> mem_rsp_port;
SimPort<MemReq> lmem_req_port;  // è®¿é—® Local Memory
SimPort<MemRsp> lmem_rsp_port;
```

**ä¼˜åŠ¿**:
- ç¬¦åˆ SimX äº‹ä»¶é©±åŠ¨æ¨¡å‹
- å‡†ç¡®æ¨¡æ‹Ÿå†…å­˜å»¶è¿Ÿ
- æ”¯æŒæµæ°´çº¿ä¼ è¾“

### 2. æµæ°´çº¿ä¼ è¾“

```
Reading State:
  - å‘èµ·å¤šä¸ªå¹¶å‘è¯»è¯·æ±‚ (max_outstanding_reads)
  - å¤„ç†è¯»å“åº”
  - å°†å®Œæˆçš„è¯»è¯·æ±‚ç§»åˆ°å†™é˜Ÿåˆ—

Writing State:
  - å‘èµ·å†™è¯·æ±‚
  - å¤„ç†å†™å“åº”
  - æ£€æŸ¥å®Œæˆæ¡ä»¶
```

**æ€§èƒ½ä¼˜åŒ–**:
- è¯»å†™æ“ä½œé‡å 
- æœ€å¤§åŒ–å¸¦å®½åˆ©ç”¨ç‡
- å¯é…ç½®å¹¶å‘åº¦

### 3. å†…å­˜ä»²è£

```
Socket L1 Arbiter (RoundRobin)
  â”œâ”€ Input 0: ICache
  â”œâ”€ Input 1: DCache
  â””â”€ Input 2: DMA Engine â† æ–°å¢
```

**å…¬å¹³æ€§**:
- è½®è¯¢ä»²è£é¿å…é¥¿æ­»
- DMA å’Œ Cache å…±äº«å¸¦å®½
- çœŸå®æ¨¡æ‹Ÿç¡¬ä»¶è¡Œä¸º

### 4. åŠ¨æ€ç«¯å£ç»‘å®š

```cpp
// æ ¹æ® CORE_ID åŠ¨æ€ç»‘å®šåˆ°ç›®æ ‡ Core çš„ LocalMem
if (addr == VX_DCR_DMA_CORE_ID) {
  uint32_t local_core_id = global_core_id % cores_per_socket;
  auto lmem = cores_[local_core_id]->local_mem();
  dma_engine_->lmem_req_port.bind(&lmem->Inputs.at(dma_channel));
  lmem->Outputs.at(dma_channel).bind(&dma_engine_->lmem_rsp_port);
}
```

**çµæ´»æ€§**:
- æ”¯æŒè®¿é—®ä»»æ„ Core çš„ Shared Memory
- è¿è¡Œæ—¶é…ç½®
- é¿å…é™æ€è¿æ¥é™åˆ¶

---

## ğŸ“Š å…³é”®è®¾è®¡å†³ç­–

### å†³ç­– 1: ä½¿ç”¨ SimPort è€Œéç›´æ¥è®¿é—®

**åŸå› **:
- âœ… ç¬¦åˆ SimX æ¶æ„ä¸€è‡´æ€§
- âœ… å‡†ç¡®çš„æ€§èƒ½æ¨¡æ‹Ÿ
- âœ… æ”¯æŒä»²è£å’Œå†²çªæ£€æµ‹
- âœ… æ˜“äºæ‰©å±•å’Œè°ƒè¯•

**ä»£ä»·**:
- å®ç°å¤æ‚åº¦å¢åŠ 
- éœ€è¦çŠ¶æ€æœºç®¡ç†

### å†³ç­– 2: Socket çº§åˆ« DMA

**åŸå› **:
- âœ… ä¾¿äºè®¿é—® Socket å†…çš„ Cores å’Œ LocalMem
- âœ… æ”¯æŒå¤š Socket å¹¶å‘ DMA
- âœ… ç®€åŒ– DCR è·¯ç”±

**æ›¿ä»£æ–¹æ¡ˆ**:
- Cluster çº§åˆ«: éœ€è¦è·¨ Socket è®¿é—®
- Core çº§åˆ«: èµ„æºæµªè´¹

### å†³ç­– 3: ä¿ç•™æœ€åä¸€ä¸ª LocalMem ç«¯å£ç»™ DMA

**åŸå› **:
- âœ… ç®€å•å®ç°
- âœ… é¿å…ä¸ LSU å†²çª
- âœ… è¶³å¤Ÿçš„å¸¦å®½

**æ³¨æ„**:
- éœ€è¦ç¡®ä¿ `LSU_CHANNELS > 1`
- æˆ–è€…å®ç° LSU/DMA ç«¯å£å…±äº«

### å†³ç­– 4: 64 å­—èŠ‚ä¼ è¾“ç²’åº¦

**åŸå› **:
- âœ… ä¸ cache line å¯¹é½
- âœ… å¹³è¡¡æ€§èƒ½å’Œå¤æ‚åº¦
- âœ… æ˜“äºé…ç½®

**å¯è°ƒæ•´**:
```cpp
DmaEngine::Config{
  // ...
  transfer_size = 64  // å¯ä¿®æ”¹
};
```

---

## ğŸ”§ DCR è·¯ç”±æœºåˆ¶

### å®Œæ•´è·¯ç”±é“¾

```
Host (vx_dcr_write)
  â†“
Runtime (vortex.cpp)
  â†“
Processor::dcr_write()
  â”œâ”€ æ£€æŸ¥åœ°å€èŒƒå›´
  â”œâ”€ 0x001-0x005: Base DCRs â†’ dcrs_.write()
  â””â”€ 0x006-0x00D: DMA DCRs â†’ æ‰€æœ‰ Cluster
      â†“
Cluster::dcr_write()
  â””â”€ è·¯ç”±åˆ°æ‰€æœ‰ Socket
      â†“
Socket::dcr_write()
  â”œâ”€ æ£€æŸ¥ CORE_ID
  â”œâ”€ è½¬æ¢ä¸º Socket å†…ç´¢å¼•
  â”œâ”€ åŠ¨æ€ç»‘å®š LocalMem
  â””â”€ DMA Engine::dcr_write()
```

### Core ID è½¬æ¢

```cpp
// Host å†™å…¥å…¨å±€ Core ID
vx_dcr_write(device, VX_DCR_DMA_CORE_ID, 5);

// Socket è½¬æ¢ä¸ºæœ¬åœ°ç´¢å¼•
uint32_t global_core_id = 5;
uint32_t cores_per_socket = 4;
uint32_t target_socket = 5 / 4 = 1;
uint32_t local_core_id = 5 % 4 = 1;

// åªæœ‰ Socket 1 å¤„ç†è¿™ä¸ª DCR
if (target_socket == socket_id_) {
  dma_engine_->dcr_write(addr, local_core_id);
}
```

---

## ğŸ“ˆ æ€§èƒ½ç»Ÿè®¡

### æ”¶é›†çš„æŒ‡æ ‡

```cpp
struct PerfStats {
  uint64_t transfers;           // ä¼ è¾“æ¬¡æ•°
  uint64_t bytes_transferred;   // ä¼ è¾“å­—èŠ‚æ•°
  uint64_t cycles_active;       // æ´»è·ƒå‘¨æœŸæ•°
  uint64_t cycles_idle;         // ç©ºé—²å‘¨æœŸæ•°
  uint64_t read_requests;       // è¯»è¯·æ±‚æ•°
  uint64_t write_requests;      // å†™è¯·æ±‚æ•°
  uint64_t read_latency;        // ç´¯è®¡è¯»å»¶è¿Ÿ
  uint64_t write_latency;       // ç´¯è®¡å†™å»¶è¿Ÿ
  uint64_t bank_conflicts;      // Bank å†²çªæ¬¡æ•°
  uint64_t errors;              // é”™è¯¯æ¬¡æ•°
};
```

### è®¿é—®æ–¹å¼

```cpp
// åœ¨ Socket ä¸­
auto socket_stats = socket->perf_stats();
std::cout << "DMA Transfers: " << socket_stats.dma.transfers << std::endl;
std::cout << "DMA Bandwidth: " 
          << (socket_stats.dma.bytes_transferred / socket_stats.dma.cycles_active) 
          << " bytes/cycle" << std::endl;
```

---

## ğŸ§ª æµ‹è¯•

### åŸºæœ¬æµ‹è¯•ç¨‹åº

ä½ç½®: `tests/regression/dma/dma_test.cpp`

**åŠŸèƒ½**:
- DCR å¯„å­˜å™¨è¯»å†™æµ‹è¯•
- ä¼ è¾“é…ç½®éªŒè¯
- çŠ¶æ€è½®è¯¢æµ‹è¯•

**è¿è¡Œ**:
```bash
cd tests/regression/dma
make
./dma_test -n 256 -c 0 -d 0
```

### ä¸‹ä¸€æ­¥æµ‹è¯•

1. **é›†æˆæµ‹è¯•**: ç¼–å†™åŒ…å« kernel çš„å®Œæ•´æµ‹è¯•
2. **æ€§èƒ½æµ‹è¯•**: æµ‹é‡ä¸åŒå¤§å°çš„ä¼ è¾“å¸¦å®½
3. **å‹åŠ›æµ‹è¯•**: å¤š Socket å¹¶å‘ DMA
4. **é”™è¯¯æµ‹è¯•**: è¾¹ç•Œæ¡ä»¶å’Œé”™è¯¯å¤„ç†

---

## ğŸ“ ä½¿ç”¨ç¤ºä¾‹

### C++ API (SimX å†…éƒ¨)

```cpp
// åˆ›å»º DMA Engine
auto dma = DmaEngine::Create("dma0", DmaEngine::Config{
  socket_id: 0,
  num_cores: 4,
  max_outstanding_reads: 4,
  max_outstanding_writes: 4,
  transfer_size: 64
});

// è®¾ç½® Socket æŒ‡é’ˆ
dma->set_socket(socket_ptr);

// è¿æ¥ç«¯å£
dma->mem_req_port.bind(&l1_arb->ReqIn.at(2));
l1_arb->RspIn.at(2).bind(&dma->mem_rsp_port);

// è®¾ç½®å®Œæˆå›è°ƒ
dma->set_completion_callback([](bool success, uint64_t bytes) {
  std::cout << "DMA completed: " << bytes << " bytes" << std::endl;
});

// åœ¨ä»¿çœŸå¾ªç¯ä¸­
dma->tick();
```

### Host API (é€šè¿‡ DCR)

```cpp
// é…ç½®æºåœ°å€ (Global Memory)
vx_dcr_write(device, VX_DCR_DMA_SRC_ADDR0, 0x10000);
vx_dcr_write(device, VX_DCR_DMA_SRC_ADDR1, 0);

// é…ç½®ç›®æ ‡åœ°å€ (Shared Memory)
vx_dcr_write(device, VX_DCR_DMA_DST_ADDR0, 0x00000000);
vx_dcr_write(device, VX_DCR_DMA_DST_ADDR1, 0x80000000);  // Shared Memory æ ‡å¿—

// é…ç½®ä¼ è¾“å¤§å°
vx_dcr_write(device, VX_DCR_DMA_SIZE0, 1024);
vx_dcr_write(device, VX_DCR_DMA_SIZE1, 0);

// é…ç½®ç›®æ ‡ Core
vx_dcr_write(device, VX_DCR_DMA_CORE_ID, 0);

// å¯åŠ¨ä¼ è¾“ (Global â†’ Shared)
vx_dcr_write(device, VX_DCR_DMA_CTRL, 0x1);

// ç­‰å¾…å®Œæˆ
uint32_t status;
do {
  vx_dcr_read(device, VX_DCR_DMA_STATUS, &status);
} while (status & (1 << 1));  // BUSY bit

// æ£€æŸ¥é”™è¯¯
if (status & (1 << 3)) {  // ERROR bit
  printf("DMA transfer failed!\n");
}
```

---

## ğŸ” è°ƒè¯•

### å¯ç”¨è°ƒè¯•è¾“å‡º

```bash
# ç¼–è¯‘æ—¶å¯ç”¨è°ƒè¯•
cd sim/simx
make DEBUG=3

# è¿è¡Œæ—¶æŸ¥çœ‹ DMA è°ƒè¯•ä¿¡æ¯
./simx ... 2>&1 | grep "dma"
```

### è°ƒè¯•çº§åˆ«

- **DT(2, ...)**: ä¼ è¾“å¼€å§‹/å®Œæˆ
- **DT(3, ...)**: DCR å†™å…¥,çŠ¶æ€åˆ‡æ¢
- **DT(4, ...)**: æ¯ä¸ªè¯·æ±‚/å“åº”

### å¸¸è§é—®é¢˜

#### 1. ç¼–è¯‘é”™è¯¯: `cores_` is private

**åŸå› **: å¿˜è®°æ·»åŠ  `friend class DmaEngine`

**è§£å†³**: åœ¨ `socket.h` ä¸­æ·»åŠ :
```cpp
friend class DmaEngine;
```

#### 2. è¿è¡Œæ—¶é”™è¯¯: Port is full

**åŸå› **: SimPort å®¹é‡ä¸è¶³

**è§£å†³**: å¢åŠ  `max_outstanding_reads/writes` æˆ–æ£€æŸ¥æ­»é”

#### 3. DMA ä¸€ç›´ BUSY

**åŸå› **: å“åº”æœªæ­£ç¡®å¤„ç†

**è§£å†³**: æ£€æŸ¥ `mem_rsp_port` å’Œ `lmem_rsp_port` çš„ç»‘å®š

---

## ğŸ“š ä»£ç ç»Ÿè®¡

| æ–‡ä»¶ | è¡Œæ•° | è¯´æ˜ |
|------|------|------|
| `dma_engine.h` | 130 | æ¥å£å®šä¹‰ |
| `dma_engine.cpp` | 600+ | æ ¸å¿ƒå®ç° |
| `socket.h` | +20 | é›†æˆä»£ç  |
| `socket.cpp` | +80 | é›†æˆä»£ç  |
| `cluster.h` | +3 | DCR è·¯ç”± |
| `cluster.cpp` | +18 | DCR è·¯ç”± |
| `processor.cpp` | +15 | DCR è·¯ç”± |
| `VX_types.vh` | +25 | DCR å®šä¹‰ |
| **æ€»è®¡** | **~900** | **æ–°å¢/ä¿®æ”¹ä»£ç ** |

---

## âœ… éªŒè¯æ¸…å•

- [x] DMA Engine å¤´æ–‡ä»¶å’Œå®ç°
- [x] Socket é›†æˆ
- [x] Cluster DCR è·¯ç”±
- [x] Processor DCR è·¯ç”±
- [x] VX_types.vh DCR å®šä¹‰
- [x] Makefile æ›´æ–°
- [x] æµ‹è¯•ç¨‹åº
- [x] Linter æ£€æŸ¥é€šè¿‡
- [x] æ–‡æ¡£å®Œæ•´

---

## ğŸš€ ä¸‹ä¸€æ­¥

### å¿…éœ€

1. **ç¼–è¯‘æµ‹è¯•**
   ```bash
   cd sim/simx
   make clean
   make
   ```

2. **è¿è¡ŒåŸºæœ¬æµ‹è¯•**
   ```bash
   cd tests/regression/dma
   make
   ./dma_test
   ```

3. **é›†æˆåˆ° CI/CD**
   - æ·»åŠ åˆ°è‡ªåŠ¨åŒ–æµ‹è¯•å¥—ä»¶
   - è®¾ç½®æ€§èƒ½åŸºå‡†

### å¢å¼º

1. **åŠŸèƒ½æ‰©å±•**
   - [ ] å¤šé€šé“ DMA
   - [ ] ä¸­æ–­æœºåˆ¶
   - [ ] Scatter-Gather æ”¯æŒ
   - [ ] 2D ä¼ è¾“æ¨¡å¼

2. **æ€§èƒ½ä¼˜åŒ–**
   - [ ] ä¼˜åŒ–ä¼ è¾“ç²’åº¦
   - [ ] æ·»åŠ é¢„å–æœºåˆ¶
   - [ ] å®ç°ä¼˜å…ˆçº§æ§åˆ¶

3. **RTL å®ç°**
   - [ ] è®¾è®¡ç¡¬ä»¶ DMA Engine
   - [ ] ç»¼åˆå’Œæ—¶åºåˆ†æ
   - [ ] FPGA éªŒè¯

---

## ğŸ“– å‚è€ƒæ–‡æ¡£

- [DMA_REVISED_DESIGN.md](DMA_REVISED_DESIGN.md) - ä¿®è®¢è®¾è®¡æ–¹æ¡ˆ
- [DMA_COMPLETE_DESIGN.md](DMA_COMPLETE_DESIGN.md) - åŸå§‹è®¾è®¡
- [DMA_IMPLEMENTATION_SUMMARY.md](DMA_IMPLEMENTATION_SUMMARY.md) - å®ç°æ€»ç»“
- [tests/regression/dma/README.md](tests/regression/dma/README.md) - æµ‹è¯•æ–‡æ¡£

---

## ğŸ‰ æ€»ç»“

æˆåŠŸåœ¨ Vortex SimX ä¸­å®ç°äº†å®Œæ•´çš„ DMA Engine,å…·æœ‰ä»¥ä¸‹ç‰¹ç‚¹:

âœ… **æ¶æ„æ­£ç¡®**: ç¬¦åˆ SimX äº‹ä»¶é©±åŠ¨æ¨¡å‹  
âœ… **æ€§èƒ½å‡†ç¡®**: å¼‚æ­¥æµæ°´çº¿ä¼ è¾“,çœŸå®å»¶è¿Ÿæ¨¡æ‹Ÿ  
âœ… **ä»£ç è´¨é‡**: é€šè¿‡ linter æ£€æŸ¥,æ— ç¼–è¯‘é”™è¯¯  
âœ… **å¯æ‰©å±•æ€§**: æ˜“äºæ·»åŠ æ–°åŠŸèƒ½å’Œä¼˜åŒ–  
âœ… **æ–‡æ¡£å®Œæ•´**: è¯¦ç»†çš„è®¾è®¡æ–‡æ¡£å’Œä½¿ç”¨è¯´æ˜  

**å®ç°æ—¶é—´**: ~2 å°æ—¶  
**ä»£ç è¡Œæ•°**: ~900 è¡Œ  
**æµ‹è¯•è¦†ç›–**: åŸºæœ¬åŠŸèƒ½æµ‹è¯•å®Œæˆ  

ä¸‹ä¸€æ­¥: ç¼–è¯‘ã€è¿è¡Œæµ‹è¯•ã€æ€§èƒ½è¯„ä¼°! ğŸš€

