Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Jan 17 11:42:41 2021
| Host         : LAPTOP-K2S8R4BM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MIPS32_SYS_timing_summary_routed.rpt -rpx MIPS32_SYS_timing_summary_routed.rpx -warn_on_violation
| Design       : MIPS32_SYS
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 158 register/latch pins with no clock driven by root clock pin: sys_rst_n (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: mips32/ID0/cp0addr_reg[0]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: mips32/ID0/cp0addr_reg[1]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: mips32/ID0/cp0addr_reg[2]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: mips32/ID0/cp0addr_reg[3]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: mips32/ID0/cp0addr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips32/ID0/mfc0_reg/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: mips32/ID0/mtc0_reg/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[16]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[17]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[18]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[19]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[1]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[20]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[21]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[22]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[23]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[24]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[25]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[26]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[27]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[28]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[29]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[2]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[30]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[31]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[3]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[4]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: mips32/IR_reg0/id_inst_i_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mips32/cp0/cp0_reg[12][0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_aluop_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_aluop_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_aluop_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_aluop_reg[3]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_aluop_reg[4]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_aluop_reg[5]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[10]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[11]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[12]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[13]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[14]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[15]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[16]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[17]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[18]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[19]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[20]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[21]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[22]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[23]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[24]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[25]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[26]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[27]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[28]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[29]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[30]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[31]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[3]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[4]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[5]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[6]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[7]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[8]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: mips32/exemem_reg0/mem_wd_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/E_Reg2reg_reg/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_aluop_reg[0]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_aluop_reg[1]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_aluop_reg[2]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_aluop_reg[3]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_aluop_reg[4]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_aluop_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src1_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_src2_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_wa_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_wa_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_wa_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_wa_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_wa_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips32/idexe_reg0/exe_wreg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nixieTube0/choose_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nixieTube0/choose_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nixieTube0/choose_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nixieTube0/choose_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nixieTube0/choose_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nixieTube0/choose_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nixieTube0/choose_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nixieTube0/choose_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nixieTube0/refreshMes_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2534 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.258        0.000                      0                 3629        0.179        0.000                      0                 3629        3.000        0.000                       0                  1934  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_100M          {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_100M                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.258        0.000                      0                 3629        0.179        0.000                      0                 3629        9.500        0.000                       0                  1930  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_100M
  To Clock:  sys_clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_100M }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clocking/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clocking/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clocking/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clocking/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clocking/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clocking/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 dmemory32/douta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips32/regfile0/regs_reg[18][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        6.125ns  (logic 1.070ns (17.470%)  route 5.055ns (82.530%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.880ns = ( 18.120 - 20.000 ) 
    Source Clock Delay      (SCD):    0.839ns = ( 10.839 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  sys_clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    11.545 f  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.798    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     4.208 f  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     5.913    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.009 f  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        2.285     8.294    cpu_clk_22M
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.418 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.700     9.118    clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.214 r  clk_BUFG_inst/O
                         net (fo=49, routed)          1.625    10.839    dmemory32/clk_BUFG
    SLICE_X51Y63         FDRE                                         r  dmemory32/douta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456    11.295 r  dmemory32/douta_reg[7]/Q
                         net (fo=2, routed)           0.508    11.803    dialSwitch0/dout[0]
    SLICE_X50Y63         LUT3 (Prop_lut3_I2_O)        0.124    11.927 r  dialSwitch0/regs[0][31]_i_18/O
                         net (fo=1, routed)           0.567    12.493    mips32/memwb_reg0/rdata[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.617 r  mips32/memwb_reg0/regs[0][31]_i_15/O
                         net (fo=2, routed)           0.611    13.229    mips32/memwb_reg0/regs[0][31]_i_15_n_8
    SLICE_X54Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.353 r  mips32/memwb_reg0/regs[0][31]_i_11/O
                         net (fo=17, routed)          0.703    14.056    mips32/memwb_reg0/regs[0][31]_i_11_n_8
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    14.180 r  mips32/memwb_reg0/regs[0][17]_i_2/O
                         net (fo=4, routed)           1.259    15.438    mips32/memwb_reg0/wb_wd_o[17]
    SLICE_X67Y67         LUT3 (Prop_lut3_I2_O)        0.118    15.556 r  mips32/memwb_reg0/regs[0][17]_i_1/O
                         net (fo=31, routed)          1.407    16.964    mips32/regfile0/D[17]
    SLICE_X87Y65         FDRE                                         r  mips32/regfile0/regs_reg[18][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.516 r  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        1.603    18.120    mips32/regfile0/clk_out1
    SLICE_X87Y65         FDRE                                         r  mips32/regfile0/regs_reg[18][17]/C
                         clock pessimism             -0.508    17.612    
                         clock uncertainty           -0.108    17.504    
    SLICE_X87Y65         FDRE (Setup_fdre_C_D)       -0.283    17.221    mips32/regfile0/regs_reg[18][17]
  -------------------------------------------------------------------
                         required time                         17.221    
                         arrival time                         -16.964    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 dmemory32/douta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips32/regfile0/regs_reg[16][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        6.122ns  (logic 1.070ns (17.479%)  route 5.052ns (82.521%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.881ns = ( 18.119 - 20.000 ) 
    Source Clock Delay      (SCD):    0.839ns = ( 10.839 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  sys_clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    11.545 f  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.798    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     4.208 f  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     5.913    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.009 f  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        2.285     8.294    cpu_clk_22M
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.418 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.700     9.118    clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.214 r  clk_BUFG_inst/O
                         net (fo=49, routed)          1.625    10.839    dmemory32/clk_BUFG
    SLICE_X51Y63         FDRE                                         r  dmemory32/douta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456    11.295 r  dmemory32/douta_reg[7]/Q
                         net (fo=2, routed)           0.508    11.803    dialSwitch0/dout[0]
    SLICE_X50Y63         LUT3 (Prop_lut3_I2_O)        0.124    11.927 r  dialSwitch0/regs[0][31]_i_18/O
                         net (fo=1, routed)           0.567    12.493    mips32/memwb_reg0/rdata[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.617 r  mips32/memwb_reg0/regs[0][31]_i_15/O
                         net (fo=2, routed)           0.611    13.229    mips32/memwb_reg0/regs[0][31]_i_15_n_8
    SLICE_X54Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.353 r  mips32/memwb_reg0/regs[0][31]_i_11/O
                         net (fo=17, routed)          0.703    14.056    mips32/memwb_reg0/regs[0][31]_i_11_n_8
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    14.180 r  mips32/memwb_reg0/regs[0][17]_i_2/O
                         net (fo=4, routed)           1.259    15.438    mips32/memwb_reg0/wb_wd_o[17]
    SLICE_X67Y67         LUT3 (Prop_lut3_I2_O)        0.118    15.556 r  mips32/memwb_reg0/regs[0][17]_i_1/O
                         net (fo=31, routed)          1.404    16.961    mips32/regfile0/D[17]
    SLICE_X86Y66         FDRE                                         r  mips32/regfile0/regs_reg[16][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.516 r  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        1.602    18.119    mips32/regfile0/clk_out1
    SLICE_X86Y66         FDRE                                         r  mips32/regfile0/regs_reg[16][17]/C
                         clock pessimism             -0.508    17.611    
                         clock uncertainty           -0.108    17.503    
    SLICE_X86Y66         FDRE (Setup_fdre_C_D)       -0.283    17.220    mips32/regfile0/regs_reg[16][17]
  -------------------------------------------------------------------
                         required time                         17.220    
                         arrival time                         -16.961    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 dmemory32/douta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips32/regfile0/regs_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        6.129ns  (logic 1.070ns (17.459%)  route 5.059ns (82.541%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 18.113 - 20.000 ) 
    Source Clock Delay      (SCD):    0.839ns = ( 10.839 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  sys_clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    11.545 f  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.798    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     4.208 f  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     5.913    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.009 f  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        2.285     8.294    cpu_clk_22M
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.418 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.700     9.118    clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.214 r  clk_BUFG_inst/O
                         net (fo=49, routed)          1.625    10.839    dmemory32/clk_BUFG
    SLICE_X51Y63         FDRE                                         r  dmemory32/douta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456    11.295 r  dmemory32/douta_reg[7]/Q
                         net (fo=2, routed)           0.508    11.803    dialSwitch0/dout[0]
    SLICE_X50Y63         LUT3 (Prop_lut3_I2_O)        0.124    11.927 r  dialSwitch0/regs[0][31]_i_18/O
                         net (fo=1, routed)           0.567    12.493    mips32/memwb_reg0/rdata[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.617 r  mips32/memwb_reg0/regs[0][31]_i_15/O
                         net (fo=2, routed)           0.611    13.229    mips32/memwb_reg0/regs[0][31]_i_15_n_8
    SLICE_X54Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.353 r  mips32/memwb_reg0/regs[0][31]_i_11/O
                         net (fo=17, routed)          0.703    14.056    mips32/memwb_reg0/regs[0][31]_i_11_n_8
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    14.180 r  mips32/memwb_reg0/regs[0][17]_i_2/O
                         net (fo=4, routed)           1.259    15.438    mips32/memwb_reg0/wb_wd_o[17]
    SLICE_X67Y67         LUT3 (Prop_lut3_I2_O)        0.118    15.556 r  mips32/memwb_reg0/regs[0][17]_i_1/O
                         net (fo=31, routed)          1.411    16.968    mips32/regfile0/D[17]
    SLICE_X83Y70         FDRE                                         r  mips32/regfile0/regs_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.516 r  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        1.596    18.113    mips32/regfile0/clk_out1
    SLICE_X83Y70         FDRE                                         r  mips32/regfile0/regs_reg[5][17]/C
                         clock pessimism             -0.508    17.605    
                         clock uncertainty           -0.108    17.497    
    SLICE_X83Y70         FDRE (Setup_fdre_C_D)       -0.269    17.228    mips32/regfile0/regs_reg[5][17]
  -------------------------------------------------------------------
                         required time                         17.228    
                         arrival time                         -16.968    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 dmemory32/douta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips32/regfile0/regs_reg[21][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        6.137ns  (logic 1.070ns (17.437%)  route 5.067ns (82.563%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.880ns = ( 18.120 - 20.000 ) 
    Source Clock Delay      (SCD):    0.839ns = ( 10.839 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  sys_clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    11.545 f  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.798    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     4.208 f  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     5.913    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.009 f  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        2.285     8.294    cpu_clk_22M
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.418 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.700     9.118    clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.214 r  clk_BUFG_inst/O
                         net (fo=49, routed)          1.625    10.839    dmemory32/clk_BUFG
    SLICE_X51Y63         FDRE                                         r  dmemory32/douta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456    11.295 r  dmemory32/douta_reg[7]/Q
                         net (fo=2, routed)           0.508    11.803    dialSwitch0/dout[0]
    SLICE_X50Y63         LUT3 (Prop_lut3_I2_O)        0.124    11.927 r  dialSwitch0/regs[0][31]_i_18/O
                         net (fo=1, routed)           0.567    12.493    mips32/memwb_reg0/rdata[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.617 r  mips32/memwb_reg0/regs[0][31]_i_15/O
                         net (fo=2, routed)           0.611    13.229    mips32/memwb_reg0/regs[0][31]_i_15_n_8
    SLICE_X54Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.353 r  mips32/memwb_reg0/regs[0][31]_i_11/O
                         net (fo=17, routed)          0.703    14.056    mips32/memwb_reg0/regs[0][31]_i_11_n_8
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    14.180 r  mips32/memwb_reg0/regs[0][17]_i_2/O
                         net (fo=4, routed)           1.259    15.438    mips32/memwb_reg0/wb_wd_o[17]
    SLICE_X67Y67         LUT3 (Prop_lut3_I2_O)        0.118    15.556 r  mips32/memwb_reg0/regs[0][17]_i_1/O
                         net (fo=31, routed)          1.419    16.975    mips32/regfile0/D[17]
    SLICE_X86Y65         FDRE                                         r  mips32/regfile0/regs_reg[21][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.516 r  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        1.603    18.120    mips32/regfile0/clk_out1
    SLICE_X86Y65         FDRE                                         r  mips32/regfile0/regs_reg[21][17]/C
                         clock pessimism             -0.508    17.612    
                         clock uncertainty           -0.108    17.504    
    SLICE_X86Y65         FDRE (Setup_fdre_C_D)       -0.263    17.241    mips32/regfile0/regs_reg[21][17]
  -------------------------------------------------------------------
                         required time                         17.241    
                         arrival time                         -16.975    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 dmemory32/douta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips32/regfile0/regs_reg[2][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        6.147ns  (logic 1.070ns (17.406%)  route 5.077ns (82.594%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 18.113 - 20.000 ) 
    Source Clock Delay      (SCD):    0.839ns = ( 10.839 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  sys_clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    11.545 f  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.798    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     4.208 f  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     5.913    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.009 f  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        2.285     8.294    cpu_clk_22M
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.418 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.700     9.118    clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.214 r  clk_BUFG_inst/O
                         net (fo=49, routed)          1.625    10.839    dmemory32/clk_BUFG
    SLICE_X51Y63         FDRE                                         r  dmemory32/douta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456    11.295 r  dmemory32/douta_reg[7]/Q
                         net (fo=2, routed)           0.508    11.803    dialSwitch0/dout[0]
    SLICE_X50Y63         LUT3 (Prop_lut3_I2_O)        0.124    11.927 r  dialSwitch0/regs[0][31]_i_18/O
                         net (fo=1, routed)           0.567    12.493    mips32/memwb_reg0/rdata[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.617 r  mips32/memwb_reg0/regs[0][31]_i_15/O
                         net (fo=2, routed)           0.611    13.229    mips32/memwb_reg0/regs[0][31]_i_15_n_8
    SLICE_X54Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.353 r  mips32/memwb_reg0/regs[0][31]_i_11/O
                         net (fo=17, routed)          0.703    14.056    mips32/memwb_reg0/regs[0][31]_i_11_n_8
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    14.180 r  mips32/memwb_reg0/regs[0][17]_i_2/O
                         net (fo=4, routed)           1.259    15.438    mips32/memwb_reg0/wb_wd_o[17]
    SLICE_X67Y67         LUT3 (Prop_lut3_I2_O)        0.118    15.556 r  mips32/memwb_reg0/regs[0][17]_i_1/O
                         net (fo=31, routed)          1.430    16.986    mips32/regfile0/D[17]
    SLICE_X84Y69         FDRE                                         r  mips32/regfile0/regs_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.516 r  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        1.596    18.113    mips32/regfile0/clk_out1
    SLICE_X84Y69         FDRE                                         r  mips32/regfile0/regs_reg[2][17]/C
                         clock pessimism             -0.508    17.605    
                         clock uncertainty           -0.108    17.497    
    SLICE_X84Y69         FDRE (Setup_fdre_C_D)       -0.233    17.264    mips32/regfile0/regs_reg[2][17]
  -------------------------------------------------------------------
                         required time                         17.264    
                         arrival time                         -16.986    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 dmemory32/douta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips32/regfile0/regs_reg[20][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        6.125ns  (logic 1.070ns (17.470%)  route 5.055ns (82.530%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.882ns = ( 18.118 - 20.000 ) 
    Source Clock Delay      (SCD):    0.839ns = ( 10.839 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  sys_clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    11.545 f  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.798    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     4.208 f  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     5.913    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.009 f  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        2.285     8.294    cpu_clk_22M
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.418 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.700     9.118    clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.214 r  clk_BUFG_inst/O
                         net (fo=49, routed)          1.625    10.839    dmemory32/clk_BUFG
    SLICE_X51Y63         FDRE                                         r  dmemory32/douta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456    11.295 r  dmemory32/douta_reg[7]/Q
                         net (fo=2, routed)           0.508    11.803    dialSwitch0/dout[0]
    SLICE_X50Y63         LUT3 (Prop_lut3_I2_O)        0.124    11.927 r  dialSwitch0/regs[0][31]_i_18/O
                         net (fo=1, routed)           0.567    12.493    mips32/memwb_reg0/rdata[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.617 r  mips32/memwb_reg0/regs[0][31]_i_15/O
                         net (fo=2, routed)           0.611    13.229    mips32/memwb_reg0/regs[0][31]_i_15_n_8
    SLICE_X54Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.353 r  mips32/memwb_reg0/regs[0][31]_i_11/O
                         net (fo=17, routed)          0.703    14.056    mips32/memwb_reg0/regs[0][31]_i_11_n_8
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    14.180 r  mips32/memwb_reg0/regs[0][17]_i_2/O
                         net (fo=4, routed)           1.259    15.438    mips32/memwb_reg0/wb_wd_o[17]
    SLICE_X67Y67         LUT3 (Prop_lut3_I2_O)        0.118    15.556 r  mips32/memwb_reg0/regs[0][17]_i_1/O
                         net (fo=31, routed)          1.407    16.964    mips32/regfile0/D[17]
    SLICE_X85Y65         FDRE                                         r  mips32/regfile0/regs_reg[20][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.516 r  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        1.601    18.118    mips32/regfile0/clk_out1
    SLICE_X85Y65         FDRE                                         r  mips32/regfile0/regs_reg[20][17]/C
                         clock pessimism             -0.508    17.610    
                         clock uncertainty           -0.108    17.502    
    SLICE_X85Y65         FDRE (Setup_fdre_C_D)       -0.260    17.242    mips32/regfile0/regs_reg[20][17]
  -------------------------------------------------------------------
                         required time                         17.242    
                         arrival time                         -16.964    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 dmemory32/douta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips32/regfile0/regs_reg[12][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        6.102ns  (logic 1.070ns (17.536%)  route 5.032ns (82.464%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 18.113 - 20.000 ) 
    Source Clock Delay      (SCD):    0.839ns = ( 10.839 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  sys_clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    11.545 f  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.798    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     4.208 f  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     5.913    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.009 f  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        2.285     8.294    cpu_clk_22M
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.418 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.700     9.118    clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.214 r  clk_BUFG_inst/O
                         net (fo=49, routed)          1.625    10.839    dmemory32/clk_BUFG
    SLICE_X51Y63         FDRE                                         r  dmemory32/douta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456    11.295 r  dmemory32/douta_reg[7]/Q
                         net (fo=2, routed)           0.508    11.803    dialSwitch0/dout[0]
    SLICE_X50Y63         LUT3 (Prop_lut3_I2_O)        0.124    11.927 r  dialSwitch0/regs[0][31]_i_18/O
                         net (fo=1, routed)           0.567    12.493    mips32/memwb_reg0/rdata[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.617 r  mips32/memwb_reg0/regs[0][31]_i_15/O
                         net (fo=2, routed)           0.611    13.229    mips32/memwb_reg0/regs[0][31]_i_15_n_8
    SLICE_X54Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.353 r  mips32/memwb_reg0/regs[0][31]_i_11/O
                         net (fo=17, routed)          0.703    14.056    mips32/memwb_reg0/regs[0][31]_i_11_n_8
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    14.180 r  mips32/memwb_reg0/regs[0][17]_i_2/O
                         net (fo=4, routed)           1.259    15.438    mips32/memwb_reg0/wb_wd_o[17]
    SLICE_X67Y67         LUT3 (Prop_lut3_I2_O)        0.118    15.556 r  mips32/memwb_reg0/regs[0][17]_i_1/O
                         net (fo=31, routed)          1.384    16.941    mips32/regfile0/D[17]
    SLICE_X82Y70         FDRE                                         r  mips32/regfile0/regs_reg[12][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.516 r  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        1.596    18.113    mips32/regfile0/clk_out1
    SLICE_X82Y70         FDRE                                         r  mips32/regfile0/regs_reg[12][17]/C
                         clock pessimism             -0.508    17.605    
                         clock uncertainty           -0.108    17.497    
    SLICE_X82Y70         FDRE (Setup_fdre_C_D)       -0.269    17.228    mips32/regfile0/regs_reg[12][17]
  -------------------------------------------------------------------
                         required time                         17.228    
                         arrival time                         -16.941    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 mips32/exemem_reg0/mem_wd_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmemory32/ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.631ns  (logic 1.551ns (17.969%)  route 7.080ns (82.031%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 18.073 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 7.624 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  sys_clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    11.545 f  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.798    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     4.208 f  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     5.913    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.009 f  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        1.615     7.624    mips32/exemem_reg0/clk_out1
    SLICE_X45Y76         FDRE                                         r  mips32/exemem_reg0/mem_wd_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.459     8.083 f  mips32/exemem_reg0/mem_wd_reg[28]/Q
                         net (fo=5, routed)           1.200     9.283    mips32/exemem_reg0/Q[28]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124     9.407 r  mips32/exemem_reg0/IO2reg_i_7/O
                         net (fo=1, routed)           0.602    10.009    mips32/exemem_reg0/IO2reg_i_7_n_8
    SLICE_X45Y67         LUT5 (Prop_lut5_I4_O)        0.124    10.133 r  mips32/exemem_reg0/IO2reg_i_5/O
                         net (fo=1, routed)           0.455    10.587    mips32/exemem_reg0/IO2reg_i_5_n_8
    SLICE_X45Y67         LUT6 (Prop_lut6_I5_O)        0.124    10.711 f  mips32/exemem_reg0/IO2reg_i_2/O
                         net (fo=4, routed)           0.883    11.594    mips32/exemem_reg0/IO2reg_i_2_n_8
    SLICE_X40Y63         LUT2 (Prop_lut2_I1_O)        0.118    11.712 f  mips32/exemem_reg0/ram2_i_10/O
                         net (fo=5, routed)           0.480    12.193    mips32/exemem_reg0/ram2_i_10_n_8
    SLICE_X38Y62         LUT6 (Prop_lut6_I0_O)        0.326    12.519 r  mips32/exemem_reg0/ram1_i_10/O
                         net (fo=6, routed)           0.807    13.326    mips32/exemem_reg0/we[1]
    SLICE_X38Y62         LUT4 (Prop_lut4_I2_O)        0.124    13.450 r  mips32/exemem_reg0/ram0_i_17/O
                         net (fo=32, routed)          0.901    14.351    mips32/exemem_reg0/ram0_i_17_n_8
    SLICE_X42Y62         LUT5 (Prop_lut5_I1_O)        0.152    14.503 r  mips32/exemem_reg0/ram3_i_9/O
                         net (fo=4, routed)           1.753    16.255    dmemory32/ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB36_X0Y16         RAMB36E1                                     r  dmemory32/ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.516 r  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        1.557    18.073    dmemory32/ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  dmemory32/ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.428    17.646    
                         clock uncertainty           -0.108    17.538    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.961    16.577    dmemory32/ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.577    
                         arrival time                         -16.255    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 dmemory32/douta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips32/regfile0/regs_reg[9][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        6.069ns  (logic 1.070ns (17.630%)  route 4.999ns (82.370%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.885ns = ( 18.115 - 20.000 ) 
    Source Clock Delay      (SCD):    0.839ns = ( 10.839 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  sys_clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    11.545 f  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.798    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     4.208 f  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     5.913    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.009 f  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        2.285     8.294    cpu_clk_22M
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.418 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.700     9.118    clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.214 r  clk_BUFG_inst/O
                         net (fo=49, routed)          1.625    10.839    dmemory32/clk_BUFG
    SLICE_X51Y63         FDRE                                         r  dmemory32/douta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456    11.295 r  dmemory32/douta_reg[7]/Q
                         net (fo=2, routed)           0.508    11.803    dialSwitch0/dout[0]
    SLICE_X50Y63         LUT3 (Prop_lut3_I2_O)        0.124    11.927 r  dialSwitch0/regs[0][31]_i_18/O
                         net (fo=1, routed)           0.567    12.493    mips32/memwb_reg0/rdata[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.617 r  mips32/memwb_reg0/regs[0][31]_i_15/O
                         net (fo=2, routed)           0.611    13.229    mips32/memwb_reg0/regs[0][31]_i_15_n_8
    SLICE_X54Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.353 r  mips32/memwb_reg0/regs[0][31]_i_11/O
                         net (fo=17, routed)          0.703    14.056    mips32/memwb_reg0/regs[0][31]_i_11_n_8
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    14.180 r  mips32/memwb_reg0/regs[0][17]_i_2/O
                         net (fo=4, routed)           1.259    15.438    mips32/memwb_reg0/wb_wd_o[17]
    SLICE_X67Y67         LUT3 (Prop_lut3_I2_O)        0.118    15.556 r  mips32/memwb_reg0/regs[0][17]_i_1/O
                         net (fo=31, routed)          1.352    16.908    mips32/regfile0/D[17]
    SLICE_X87Y69         FDRE                                         r  mips32/regfile0/regs_reg[9][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.516 r  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        1.598    18.115    mips32/regfile0/clk_out1
    SLICE_X87Y69         FDRE                                         r  mips32/regfile0/regs_reg[9][17]/C
                         clock pessimism             -0.508    17.607    
                         clock uncertainty           -0.108    17.499    
    SLICE_X87Y69         FDRE (Setup_fdre_C_D)       -0.269    17.230    mips32/regfile0/regs_reg[9][17]
  -------------------------------------------------------------------
                         required time                         17.230    
                         arrival time                         -16.908    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 dmemory32/douta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips32/regfile0/regs_reg[26][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        6.049ns  (logic 1.070ns (17.688%)  route 4.979ns (82.312%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.884ns = ( 18.116 - 20.000 ) 
    Source Clock Delay      (SCD):    0.839ns = ( 10.839 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  sys_clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    11.545 f  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.798    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     4.208 f  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     5.913    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.009 f  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        2.285     8.294    cpu_clk_22M
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.418 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.700     9.118    clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.214 r  clk_BUFG_inst/O
                         net (fo=49, routed)          1.625    10.839    dmemory32/clk_BUFG
    SLICE_X51Y63         FDRE                                         r  dmemory32/douta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456    11.295 r  dmemory32/douta_reg[7]/Q
                         net (fo=2, routed)           0.508    11.803    dialSwitch0/dout[0]
    SLICE_X50Y63         LUT3 (Prop_lut3_I2_O)        0.124    11.927 r  dialSwitch0/regs[0][31]_i_18/O
                         net (fo=1, routed)           0.567    12.493    mips32/memwb_reg0/rdata[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.617 r  mips32/memwb_reg0/regs[0][31]_i_15/O
                         net (fo=2, routed)           0.611    13.229    mips32/memwb_reg0/regs[0][31]_i_15_n_8
    SLICE_X54Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.353 r  mips32/memwb_reg0/regs[0][31]_i_11/O
                         net (fo=17, routed)          0.703    14.056    mips32/memwb_reg0/regs[0][31]_i_11_n_8
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    14.180 r  mips32/memwb_reg0/regs[0][17]_i_2/O
                         net (fo=4, routed)           1.259    15.438    mips32/memwb_reg0/wb_wd_o[17]
    SLICE_X67Y67         LUT3 (Prop_lut3_I2_O)        0.118    15.556 r  mips32/memwb_reg0/regs[0][17]_i_1/O
                         net (fo=31, routed)          1.332    16.888    mips32/regfile0/D[17]
    SLICE_X85Y67         FDRE                                         r  mips32/regfile0/regs_reg[26][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.516 r  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        1.599    18.116    mips32/regfile0/clk_out1
    SLICE_X85Y67         FDRE                                         r  mips32/regfile0/regs_reg[26][17]/C
                         clock pessimism             -0.508    17.608    
                         clock uncertainty           -0.108    17.500    
    SLICE_X85Y67         FDRE (Setup_fdre_C_D)       -0.283    17.217    mips32/regfile0/regs_reg[26][17]
  -------------------------------------------------------------------
                         required time                         17.217    
                         arrival time                         -16.888    
  -------------------------------------------------------------------
                         slack                                  0.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mips32/exe_stage0/branchAddr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips32/IF0/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        0.560    -0.491    mips32/exe_stage0/clk_out1
    SLICE_X69Y82         FDRE                                         r  mips32/exe_stage0/branchAddr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  mips32/exe_stage0/branchAddr_reg[29]/Q
                         net (fo=1, routed)           0.097    -0.253    mips32/IR_reg0/branchAddr[28]
    SLICE_X68Y82         LUT6 (Prop_lut6_I1_O)        0.045    -0.208 r  mips32/IR_reg0/pc[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    mips32/IF0/branchAddr_reg[31][29]
    SLICE_X68Y82         FDRE                                         r  mips32/IF0/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        0.830    -0.261    mips32/IF0/clk_out1
    SLICE_X68Y82         FDRE                                         r  mips32/IF0/pc_reg[29]/C
                         clock pessimism             -0.216    -0.478    
    SLICE_X68Y82         FDRE (Hold_fdre_C_D)         0.091    -0.387    mips32/IF0/pc_reg[29]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 mips32/exe_stage0/branchAddr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips32/IF0/pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.834%)  route 0.147ns (44.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        0.559    -0.492    mips32/exe_stage0/clk_out1
    SLICE_X68Y81         FDRE                                         r  mips32/exe_stage0/branchAddr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  mips32/exe_stage0/branchAddr_reg[31]/Q
                         net (fo=1, routed)           0.147    -0.204    mips32/IR_reg0/branchAddr[30]
    SLICE_X67Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.159 r  mips32/IR_reg0/pc[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    mips32/IF0/branchAddr_reg[31][31]
    SLICE_X67Y81         FDRE                                         r  mips32/IF0/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        0.829    -0.262    mips32/IF0/clk_out1
    SLICE_X67Y81         FDRE                                         r  mips32/IF0/pc_reg[31]/C
                         clock pessimism             -0.193    -0.456    
    SLICE_X67Y81         FDRE (Hold_fdre_C_D)         0.092    -0.364    mips32/IF0/pc_reg[31]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 mips32/exe_stage0/branchAddr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips32/IF0/pc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.359%)  route 0.215ns (53.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        0.558    -0.493    mips32/exe_stage0/clk_out1
    SLICE_X69Y80         FDRE                                         r  mips32/exe_stage0/branchAddr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  mips32/exe_stage0/branchAddr_reg[22]/Q
                         net (fo=1, routed)           0.215    -0.136    mips32/IR_reg0/branchAddr[21]
    SLICE_X67Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.091 r  mips32/IR_reg0/pc[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.091    mips32/IF0/branchAddr_reg[31][22]
    SLICE_X67Y81         FDRE                                         r  mips32/IF0/pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        0.829    -0.262    mips32/IF0/clk_out1
    SLICE_X67Y81         FDRE                                         r  mips32/IF0/pc_reg[22]/C
                         clock pessimism             -0.193    -0.456    
    SLICE_X67Y81         FDRE (Hold_fdre_C_D)         0.091    -0.365    mips32/IF0/pc_reg[22]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 nixieTube0/refreshMes_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nixieTube0/refreshMes_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.414ns  (logic 0.212ns (51.232%)  route 0.202ns (48.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns = ( 9.747 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.482ns = ( 9.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  sys_clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    10.312 f  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.752    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     8.414 f  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     8.924    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.950 f  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        0.569     9.518    nixieTube0/clk_out1
    SLICE_X8Y84          FDRE                                         r  nixieTube0/refreshMes_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.167     9.685 r  nixieTube0/refreshMes_reg/Q
                         net (fo=17, routed)          0.202     9.887    nixieTube0/refreshMes
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.045     9.932 r  nixieTube0/refreshMes_i_1/O
                         net (fo=1, routed)           0.000     9.932    nixieTube0/refreshMes_i_1_n_8
    SLICE_X8Y84          FDRE                                         r  nixieTube0/refreshMes_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  sys_clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    10.501 f  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.982    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     8.325 f  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     8.880    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.909 f  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        0.838     9.747    nixieTube0/clk_out1
    SLICE_X8Y84          FDRE                                         r  nixieTube0/refreshMes_reg/C  (IS_INVERTED)
                         clock pessimism             -0.228     9.518    
    SLICE_X8Y84          FDRE (Hold_fdre_C_D)         0.124     9.642    nixieTube0/refreshMes_reg
  -------------------------------------------------------------------
                         required time                         -9.642    
                         arrival time                           9.932    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mips32/exe_stage0/branchAddr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips32/IF0/pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.333%)  route 0.223ns (51.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        0.558    -0.493    mips32/exe_stage0/clk_out1
    SLICE_X70Y80         FDRE                                         r  mips32/exe_stage0/branchAddr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  mips32/exe_stage0/branchAddr_reg[28]/Q
                         net (fo=1, routed)           0.223    -0.105    mips32/IR_reg0/branchAddr[27]
    SLICE_X70Y82         LUT6 (Prop_lut6_I1_O)        0.045    -0.060 r  mips32/IR_reg0/pc[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.060    mips32/IF0/branchAddr_reg[31][28]
    SLICE_X70Y82         FDRE                                         r  mips32/IF0/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        0.830    -0.261    mips32/IF0/clk_out1
    SLICE_X70Y82         FDRE                                         r  mips32/IF0/pc_reg[28]/C
                         clock pessimism             -0.215    -0.477    
    SLICE_X70Y82         FDRE (Hold_fdre_C_D)         0.121    -0.356    mips32/IF0/pc_reg[28]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 mips32/exe_stage0/branchAddr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips32/IF0/pc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.898%)  route 0.218ns (51.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        0.557    -0.494    mips32/exe_stage0/clk_out1
    SLICE_X62Y79         FDRE                                         r  mips32/exe_stage0/branchAddr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  mips32/exe_stage0/branchAddr_reg[18]/Q
                         net (fo=1, routed)           0.218    -0.111    mips32/IR_reg0/branchAddr[17]
    SLICE_X67Y79         LUT6 (Prop_lut6_I1_O)        0.045    -0.066 r  mips32/IR_reg0/pc[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    mips32/IF0/branchAddr_reg[31][18]
    SLICE_X67Y79         FDRE                                         r  mips32/IF0/pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        0.827    -0.264    mips32/IF0/clk_out1
    SLICE_X67Y79         FDRE                                         r  mips32/IF0/pc_reg[18]/C
                         clock pessimism             -0.193    -0.458    
    SLICE_X67Y79         FDRE (Hold_fdre_C_D)         0.091    -0.367    mips32/IF0/pc_reg[18]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 nixieTube0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nixieTube0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 11.231 - 10.000 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 10.633 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  sys_clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    10.312 f  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.752    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     8.414 f  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     8.924    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.950 f  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        0.785     9.735    cpu_clk_22M
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.780 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.262    10.042    clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.068 r  clk_BUFG_inst/O
                         net (fo=49, routed)          0.566    10.633    nixieTube0/clk_BUFG
    SLICE_X9Y81          FDRE                                         r  nixieTube0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141    10.774 f  nixieTube0/count_reg[3]/Q
                         net (fo=2, routed)           0.169    10.944    nixieTube0/count_reg[3]
    SLICE_X9Y81          LUT1 (Prop_lut1_I0_O)        0.045    10.989 r  nixieTube0/count[0]_i_6/O
                         net (fo=1, routed)           0.000    10.989    nixieTube0/count[0]_i_6_n_8
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    11.052 r  nixieTube0/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    11.052    nixieTube0/count_reg[0]_i_2_n_12
    SLICE_X9Y81          FDRE                                         r  nixieTube0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  sys_clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    10.501 f  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.982    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     8.325 f  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     8.880    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.909 f  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        1.106    10.016    cpu_clk_22M
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.072 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.296    10.367    clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.396 r  clk_BUFG_inst/O
                         net (fo=49, routed)          0.835    11.231    nixieTube0/clk_BUFG
    SLICE_X9Y81          FDRE                                         r  nixieTube0/count_reg[3]/C
                         clock pessimism             -0.597    10.633    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.105    10.738    nixieTube0/count_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.738    
                         arrival time                          11.052    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 nixieTube0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nixieTube0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 11.233 - 10.000 ) 
    Source Clock Delay      (SCD):    0.635ns = ( 10.635 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  sys_clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    10.312 f  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.752    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     8.414 f  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     8.924    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.950 f  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        0.785     9.735    cpu_clk_22M
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.780 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.262    10.042    clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.068 r  clk_BUFG_inst/O
                         net (fo=49, routed)          0.568    10.635    nixieTube0/clk_BUFG
    SLICE_X9Y83          FDRE                                         r  nixieTube0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141    10.776 f  nixieTube0/count_reg[11]/Q
                         net (fo=2, routed)           0.170    10.947    nixieTube0/count_reg[11]
    SLICE_X9Y83          LUT1 (Prop_lut1_I0_O)        0.045    10.992 r  nixieTube0/count[8]_i_2/O
                         net (fo=1, routed)           0.000    10.992    nixieTube0/count[8]_i_2_n_8
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    11.055 r  nixieTube0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.055    nixieTube0/count_reg[8]_i_1_n_12
    SLICE_X9Y83          FDRE                                         r  nixieTube0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  sys_clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    10.501 f  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.982    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     8.325 f  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     8.880    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.909 f  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        1.106    10.016    cpu_clk_22M
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.072 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.296    10.367    clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.396 r  clk_BUFG_inst/O
                         net (fo=49, routed)          0.837    11.233    nixieTube0/clk_BUFG
    SLICE_X9Y83          FDRE                                         r  nixieTube0/count_reg[11]/C
                         clock pessimism             -0.597    10.635    
    SLICE_X9Y83          FDRE (Hold_fdre_C_D)         0.105    10.740    nixieTube0/count_reg[11]
  -------------------------------------------------------------------
                         required time                        -10.740    
                         arrival time                          11.055    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 nixieTube0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nixieTube0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 11.234 - 10.000 ) 
    Source Clock Delay      (SCD):    0.636ns = ( 10.636 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  sys_clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    10.312 f  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.752    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     8.414 f  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     8.924    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.950 f  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        0.785     9.735    cpu_clk_22M
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.780 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.262    10.042    clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.068 r  clk_BUFG_inst/O
                         net (fo=49, routed)          0.569    10.636    nixieTube0/clk_BUFG
    SLICE_X9Y84          FDRE                                         r  nixieTube0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    10.777 f  nixieTube0/count_reg[15]/Q
                         net (fo=2, routed)           0.170    10.948    nixieTube0/count_reg[15]
    SLICE_X9Y84          LUT1 (Prop_lut1_I0_O)        0.045    10.993 r  nixieTube0/count[12]_i_2/O
                         net (fo=1, routed)           0.000    10.993    nixieTube0/count[12]_i_2_n_8
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    11.056 r  nixieTube0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.056    nixieTube0/count_reg[12]_i_1_n_12
    SLICE_X9Y84          FDRE                                         r  nixieTube0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  sys_clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    10.501 f  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.982    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     8.325 f  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     8.880    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.909 f  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        1.106    10.016    cpu_clk_22M
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.072 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.296    10.367    clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.396 r  clk_BUFG_inst/O
                         net (fo=49, routed)          0.838    11.234    nixieTube0/clk_BUFG
    SLICE_X9Y84          FDRE                                         r  nixieTube0/count_reg[15]/C
                         clock pessimism             -0.597    10.636    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.105    10.741    nixieTube0/count_reg[15]
  -------------------------------------------------------------------
                         required time                        -10.741    
                         arrival time                          11.056    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 nixieTube0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nixieTube0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 11.232 - 10.000 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 10.634 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  sys_clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    10.312 f  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.752    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     8.414 f  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     8.924    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.950 f  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        0.785     9.735    cpu_clk_22M
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.780 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.262    10.042    clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.068 r  clk_BUFG_inst/O
                         net (fo=49, routed)          0.567    10.634    nixieTube0/clk_BUFG
    SLICE_X9Y82          FDRE                                         r  nixieTube0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.141    10.775 f  nixieTube0/count_reg[7]/Q
                         net (fo=2, routed)           0.170    10.946    nixieTube0/count_reg[7]
    SLICE_X9Y82          LUT1 (Prop_lut1_I0_O)        0.045    10.991 r  nixieTube0/count[4]_i_2/O
                         net (fo=1, routed)           0.000    10.991    nixieTube0/count[4]_i_2_n_8
    SLICE_X9Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    11.054 r  nixieTube0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.054    nixieTube0/count_reg[4]_i_1_n_12
    SLICE_X9Y82          FDRE                                         r  nixieTube0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  sys_clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    10.501 f  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.982    clocking/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     8.325 f  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     8.880    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.909 f  clocking/inst/clkout1_buf/O
                         net (fo=1879, routed)        1.106    10.016    cpu_clk_22M
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.072 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.296    10.367    clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.396 r  clk_BUFG_inst/O
                         net (fo=49, routed)          0.836    11.232    nixieTube0/clk_BUFG
    SLICE_X9Y82          FDRE                                         r  nixieTube0/count_reg[7]/C
                         clock pessimism             -0.597    10.634    
    SLICE_X9Y82          FDRE (Hold_fdre_C_D)         0.105    10.739    nixieTube0/count_reg[7]
  -------------------------------------------------------------------
                         required time                        -10.739    
                         arrival time                          11.054    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocking/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y12    dmemory32/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y12    dmemory32/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y11    dmemory32/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y11    dmemory32/ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y14    dmemory32/ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y14    dmemory32/ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y11    program_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y11    program_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y5     program_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y5     program_rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  clocking/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y82    LED0/ledData_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y87    LED0/ledData_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y87    LED0/ledData_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y83    LED0/ledData_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y82    LED0/ledData_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y78    mips32/exemem_reg0/mem_wreg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y56    mips32/regfile0/regs_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y69    mips32/regfile0/regs_reg[0][22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y67    mips32/regfile0/regs_reg[0][23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y83    mips32/regfile0/regs_reg[0][24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y68    mips32/exemem_reg0/mem_wd_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y63    mips32/exemem_reg0/mem_wd_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y63    mips32/exemem_reg0/mem_wd_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y68    mips32/exemem_reg0/mem_wd_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y67    mips32/regfile0/regs_reg[0][23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y78    mips32/regfile0/regs_reg[0][25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y78    mips32/regfile0/regs_reg[0][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y83    mips32/regfile0/regs_reg[0][30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y83    mips32/regfile0/regs_reg[0][31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y56    mips32/regfile0/regs_reg[0][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocking/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y13  clocking/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  clocking/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  clocking/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y1  clocking/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  clocking/inst/plle2_adv_inst/CLKFBOUT



