0.6
2019.2
Nov  6 2019
21:57:16
D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/ALU.v,1651741670,verilog,,D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/ALU_Out_Mux.v,D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/head.vh,ALU,,,../../../../Multi_Cycle_Processor.srcs/sources_1/new,,,,,
D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/ALU_Out_Mux.v,1651665945,verilog,,D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/Controller.v,,ALU_Out_Mux,,,../../../../Multi_Cycle_Processor.srcs/sources_1/new,,,,,
D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v,1651925092,verilog,,,,CPU_Top,,,../../../../Multi_Cycle_Processor.srcs/sources_1/new,,,,,
D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/Controller.v,1651674643,verilog,,D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/Instruction_Decoder.v,,Controller,,,../../../../Multi_Cycle_Processor.srcs/sources_1/new,,,,,
D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/Instruction_Decoder.v,1651672525,verilog,,D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/Memory.v,,Instruction_Decoder,,,../../../../Multi_Cycle_Processor.srcs/sources_1/new,,,,,
D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/Memory.v,1651752886,verilog,,D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/PC.v,,Memory,,,../../../../Multi_Cycle_Processor.srcs/sources_1/new,,,,,
D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/PC.v,1651671373,verilog,,D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/Reg.v,,PC,,,../../../../Multi_Cycle_Processor.srcs/sources_1/new,,,,,
D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/Reg.v,1651752829,verilog,,D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/Sign_Extend.v,,Reg,,,../../../../Multi_Cycle_Processor.srcs/sources_1/new,,,,,
D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/Sign_Extend.v,1651383680,verilog,,D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v,,Sign_Extend,,,../../../../Multi_Cycle_Processor.srcs/sources_1/new,,,,,
D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/head.vh,1647958478,verilog,,,,,,,,,,,,
