
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118538                       # Number of seconds simulated
sim_ticks                                118537559336                       # Number of ticks simulated
final_tick                               1171206577401                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65426                       # Simulator instruction rate (inst/s)
host_op_rate                                    82543                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3534468                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889308                       # Number of bytes of host memory used
host_seconds                                 33537.60                       # Real time elapsed on the host
sim_insts                                  2194216303                       # Number of instructions simulated
sim_ops                                    2768283496                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3294720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1572864                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4870912                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1570688                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1570688                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25740                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12288                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38054                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12271                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12271                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14038                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27794735                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14038                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13268908                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                41091718                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14038                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14038                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28075                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13250551                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13250551                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13250551                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14038                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27794735                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14038                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13268908                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               54342270                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142301993                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23418457                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18977347                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2028008                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9413891                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8986962                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2503177                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90174                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102097942                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128910916                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23418457                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11490139                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28159608                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6583039                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3235153                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11914631                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1635859                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138002988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.140389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.554748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109843380     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2652759      1.92%     81.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2020044      1.46%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4953582      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1111249      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1601197      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1215489      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          762694      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13842594     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138002988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.164569                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.905897                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100892798                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4804639                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27725187                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111759                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4468603                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4042476                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41689                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155494892                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77794                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4468603                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101749376                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1355491                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1983208                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26970631                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1475677                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153900780                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        24042                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        270249                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       603507                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       168654                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216245003                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    716803110                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    716803110                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45549493                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37070                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20535                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4998500                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14836714                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7245610                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       127128                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1607996                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151173549                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37054                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140443222                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       190734                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27541041                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59671246                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3986                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    138002988                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.017682                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.564946                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79185858     57.38%     57.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24709935     17.91%     75.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11557840      8.38%     83.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8463395      6.13%     89.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7528807      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2987330      2.16%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2962300      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458440      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       149083      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138002988                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         565563     68.96%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        112872     13.76%     82.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       141678     17.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117878379     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111554      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13260465      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7176290      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140443222                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.986938                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             820113                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005839                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419900279                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178752087                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136911261                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141263335                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       347442                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3602746                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1031                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          443                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       219837                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4468603                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         809374                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91288                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151210603                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48253                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14836714                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7245610                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20520                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79731                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          443                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1103117                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1156585                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2259702                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137914902                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12743644                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2528320                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19918174                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19590777                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7174530                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.969171                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137092080                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136911261                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82120970                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227478896                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.962118                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.361005                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28402764                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2030781                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133534385                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.919684                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.693009                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83169005     62.28%     62.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23560904     17.64%     79.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10382995      7.78%     87.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5446968      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4334292      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1561917      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1321120      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989308      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2767876      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133534385                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2767876                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281978708                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          306893219                       # The number of ROB writes
system.switch_cpus0.timesIdled                  72563                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4299005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.423020                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.423020                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.702731                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.702731                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621893515                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190710975                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145481311                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142301993                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21884656                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18042751                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1945265                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8828367                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8381788                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2291581                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85594                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106410708                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120237966                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21884656                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10673369                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25115858                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5778578                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3712937                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12343944                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1609977                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139040175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.061712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.482310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113924317     81.94%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1301823      0.94%     82.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1848918      1.33%     84.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2420658      1.74%     85.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2716728      1.95%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2025137      1.46%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1173635      0.84%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1707122      1.23%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11921837      8.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139040175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.153790                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.844949                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105230594                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5286080                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24664945                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        58120                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3800434                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3493650                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     145064158                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1331                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3800434                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105961365                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1054648                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2916304                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23994911                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1312506                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144110790                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1116                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        263764                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       542799                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          850                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    200932521                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    673269900                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    673269900                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164038197                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36894276                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38075                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22061                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3945252                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13690956                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7114475                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       117863                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1555638                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         140112943                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38029                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        131012934                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25423                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20339532                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48120035                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6001                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139040175                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.942267                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.504104                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     83625720     60.15%     60.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22302128     16.04%     76.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12350307      8.88%     85.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7983486      5.74%     90.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7337299      5.28%     96.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2930382      2.11%     98.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1760444      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       507308      0.36%     99.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       243101      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139040175                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62963     22.60%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         94071     33.77%     56.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121552     43.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    109991515     83.95%     83.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2003829      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16013      0.01%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11940843      9.11%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7060734      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     131012934                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.920668                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             278586                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002126                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    401370051                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    160490832                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    128533385                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     131291520                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       322993                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2865907                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          120                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          328                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       175923                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          146                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3800434                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         794215                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107525                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140150972                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1306570                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13690956                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7114475                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22015                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81699                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          328                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1138446                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1107022                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2245468                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    129262768                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11779064                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1750165                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18838490                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18106026                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7059426                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.908369                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             128533627                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            128533385                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75297199                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        204596277                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.903244                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368028                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96069641                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118073647                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22084642                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32028                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1977268                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135239741                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.873069                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.681290                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     87384356     64.61%     64.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23008749     17.01%     81.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9034492      6.68%     88.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4649928      3.44%     91.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4059311      3.00%     94.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1946207      1.44%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1690299      1.25%     97.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       795135      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2671264      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135239741                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96069641                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118073647                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17763598                       # Number of memory references committed
system.switch_cpus1.commit.loads             10825046                       # Number of loads committed
system.switch_cpus1.commit.membars              16014                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16934354                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106427553                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2409204                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2671264                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           272726766                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          284117093                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45075                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3261818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96069641                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118073647                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96069641                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.481238                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.481238                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.675111                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.675111                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       582446906                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      178326979                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      135901399                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32028                       # number of misc regfile writes
system.l20.replacements                         25754                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          371322                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29850                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.439598                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.399079                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.361859                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2681.961876                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1374.277185                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009131                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000577                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.654776                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.335517                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        47291                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  47291                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14113                       # number of Writeback hits
system.l20.Writeback_hits::total                14113                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        47291                       # number of demand (read+write) hits
system.l20.demand_hits::total                   47291                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        47291                       # number of overall hits
system.l20.overall_hits::total                  47291                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        25740                       # number of ReadReq misses
system.l20.ReadReq_misses::total                25753                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        25740                       # number of demand (read+write) misses
system.l20.demand_misses::total                 25753                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        25740                       # number of overall misses
system.l20.overall_misses::total                25753                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2817155                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5900446077                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5903263232                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2817155                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5900446077                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5903263232                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2817155                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5900446077                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5903263232                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73031                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73044                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14113                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14113                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73031                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73044                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73031                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73044                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.352453                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.352568                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.352453                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.352568                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.352453                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.352568                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 216704.230769                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 229232.559324                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 229226.235079                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 216704.230769                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 229232.559324                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 229226.235079                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 216704.230769                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 229232.559324                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 229226.235079                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4420                       # number of writebacks
system.l20.writebacks::total                     4420                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        25740                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           25753                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        25740                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            25753                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        25740                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           25753                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2037902                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4356606282                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4358644184                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2037902                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4356606282                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4358644184                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2037902                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4356606282                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4358644184                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.352453                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.352568                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.352453                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.352568                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.352453                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.352568                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156761.692308                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 169254.323310                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 169248.017085                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 156761.692308                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 169254.323310                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 169248.017085                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 156761.692308                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 169254.323310                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 169248.017085                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12304                       # number of replacements
system.l21.tagsinuse                      4095.980288                       # Cycle average of tags in use
system.l21.total_refs                          388255                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16400                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.674085                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           87.896276                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     3.281219                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2733.172265                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1271.630528                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.021459                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000801                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.667278                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.310457                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999995                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38117                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38117                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           22505                       # number of Writeback hits
system.l21.Writeback_hits::total                22505                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38117                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38117                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38117                       # number of overall hits
system.l21.overall_hits::total                  38117                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12284                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12297                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12288                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12301                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12288                       # number of overall misses
system.l21.overall_misses::total                12301                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3179321                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3332674123                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3335853444                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1008791                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1008791                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3179321                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3333682914                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3336862235                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3179321                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3333682914                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3336862235                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        50401                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              50414                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        22505                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            22505                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        50405                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               50418                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        50405                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              50418                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.243725                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.243920                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.243785                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.243980                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.243785                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.243980                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 244563.153846                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 271302.028899                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 271273.761405                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 252197.750000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 252197.750000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 244563.153846                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 271295.810059                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 271267.558329                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 244563.153846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 271295.810059                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 271267.558329                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7851                       # number of writebacks
system.l21.writebacks::total                     7851                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12284                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12297                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12288                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12301                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12288                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12301                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2400678                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2594438807                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2596839485                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       768841                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       768841                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2400678                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2595207648                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2597608326                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2400678                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2595207648                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2597608326                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.243725                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.243920                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.243785                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.243980                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.243785                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.243980                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 184667.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 211204.722159                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 211176.667886                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 192210.250000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 192210.250000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 184667.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 211198.539062                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 211170.500447                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 184667.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 211198.539062                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 211170.500447                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996311                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011922232                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040165.790323                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996311                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11914615                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11914615                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11914615                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11914615                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11914615                       # number of overall hits
system.cpu0.icache.overall_hits::total       11914615                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3561432                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3561432                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3561432                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3561432                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3561432                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3561432                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11914631                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11914631                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11914631                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11914631                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11914631                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11914631                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 222589.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 222589.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 222589.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 222589.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 222589.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 222589.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2925055                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2925055                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2925055                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2925055                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2925055                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2925055                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 225004.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 225004.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 225004.230769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 225004.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 225004.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 225004.230769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73031                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179581754                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73287                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2450.390301                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.508681                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.491319                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900425                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099575                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9591785                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9591785                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20246                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20246                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16584490                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16584490                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16584490                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16584490                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       177055                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       177055                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       177055                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        177055                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       177055                       # number of overall misses
system.cpu0.dcache.overall_misses::total       177055                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23767069495                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23767069495                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23767069495                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23767069495                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23767069495                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23767069495                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9768840                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9768840                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16761545                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16761545                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16761545                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16761545                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018124                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018124                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010563                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010563                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010563                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010563                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 134235.517184                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 134235.517184                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134235.517184                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134235.517184                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134235.517184                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134235.517184                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14113                       # number of writebacks
system.cpu0.dcache.writebacks::total            14113                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       104024                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       104024                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       104024                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       104024                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       104024                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       104024                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73031                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73031                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73031                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73031                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73031                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73031                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9204986842                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9204986842                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9204986842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9204986842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9204986842                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9204986842                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007476                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007476                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004357                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004357                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004357                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004357                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 126042.185401                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 126042.185401                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 126042.185401                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 126042.185401                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 126042.185401                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 126042.185401                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996669                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010498200                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2037294.758065                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996669                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12343924                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12343924                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12343924                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12343924                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12343924                       # number of overall hits
system.cpu1.icache.overall_hits::total       12343924                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4491629                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4491629                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4491629                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4491629                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4491629                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4491629                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12343944                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12343944                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12343944                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12343944                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12343944                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12343944                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 224581.450000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 224581.450000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 224581.450000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 224581.450000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 224581.450000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 224581.450000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3287221                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3287221                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3287221                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3287221                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3287221                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3287221                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 252863.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 252863.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 252863.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 252863.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 252863.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 252863.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50405                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171389679                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50661                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3383.069402                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.174149                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.825851                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910837                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089163                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8767496                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8767496                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6902634                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6902634                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16933                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16933                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16014                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16014                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15670130                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15670130                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15670130                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15670130                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       146039                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       146039                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2914                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2914                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       148953                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        148953                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       148953                       # number of overall misses
system.cpu1.dcache.overall_misses::total       148953                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20594272294                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20594272294                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    627402648                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    627402648                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21221674942                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21221674942                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21221674942                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21221674942                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8913535                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8913535                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6905548                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6905548                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16014                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16014                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15819083                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15819083                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15819083                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15819083                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016384                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016384                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000422                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000422                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009416                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009416                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009416                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009416                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 141018.990092                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 141018.990092                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 215306.330817                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 215306.330817                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 142472.289528                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 142472.289528                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 142472.289528                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 142472.289528                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2074961                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 159612.384615                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22505                       # number of writebacks
system.cpu1.dcache.writebacks::total            22505                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        95638                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        95638                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2910                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2910                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        98548                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        98548                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        98548                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        98548                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50401                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50401                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50405                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50405                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50405                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50405                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5932108692                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5932108692                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1041991                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1041991                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5933150683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5933150683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5933150683                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5933150683                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003186                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003186                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003186                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003186                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 117698.234003                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 117698.234003                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 260497.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 260497.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 117709.566174                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117709.566174                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 117709.566174                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117709.566174                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
