// Seed: 3272849073
module module_0;
  parameter id_1 = 1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_10 = 32'd30,
    parameter id_2  = 32'd90,
    parameter id_3  = 32'd83,
    parameter id_4  = 32'd14
) (
    id_1,
    _id_2[-1 : 1],
    _id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire _id_4;
  output wire _id_3;
  output logic [7:0] _id_2;
  input wire id_1;
  module_0 modCall_1 ();
  reg id_9;
  wire [-1 'b0 : id_4] _id_10;
  assign id_5 = id_4;
  wire id_11, id_12;
  wire [id_10 : (  1  )] id_13[1 : id_2  -  -1 'd0], id_14;
  logic [1 'd0 : id_3] id_15;
  always id_9 <= id_1 - id_10;
  logic id_16;
  assign #1 id_9 = id_11;
endmodule
