#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x59951ee7a6b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x59951eea6c90 .scope module, "tb" "tb" 3 66;
 .timescale -12 -12;
L_0x59951eeb1140 .functor NOT 1, L_0x59951eed5d80, C4<0>, C4<0>, C4<0>;
L_0x59951eed5b60 .functor XOR 2, L_0x59951eed58e0, L_0x59951eed5ac0, C4<00>, C4<00>;
L_0x59951eed5c70 .functor XOR 2, L_0x59951eed5b60, L_0x59951eed5bd0, C4<00>, C4<00>;
v0x59951eed3500_0 .net *"_ivl_10", 1 0, L_0x59951eed5bd0;  1 drivers
v0x59951eed3600_0 .net *"_ivl_12", 1 0, L_0x59951eed5c70;  1 drivers
v0x59951eed36e0_0 .net *"_ivl_2", 1 0, L_0x59951eed5820;  1 drivers
v0x59951eed37a0_0 .net *"_ivl_4", 1 0, L_0x59951eed58e0;  1 drivers
v0x59951eed3880_0 .net *"_ivl_6", 1 0, L_0x59951eed5ac0;  1 drivers
v0x59951eed3960_0 .net *"_ivl_8", 1 0, L_0x59951eed5b60;  1 drivers
v0x59951eed3a40_0 .var "clk", 0 0;
v0x59951eed3ae0_0 .net "p1a", 0 0, v0x59951eece410_0;  1 drivers
v0x59951eed3b80_0 .net "p1b", 0 0, v0x59951eece4d0_0;  1 drivers
v0x59951eed3cb0_0 .net "p1c", 0 0, v0x59951eece570_0;  1 drivers
v0x59951eed3d50_0 .net "p1d", 0 0, v0x59951eece610_0;  1 drivers
v0x59951eed3df0_0 .net "p1y_dut", 0 0, L_0x59951eed5640;  1 drivers
v0x59951eed3ec0_0 .net "p1y_ref", 0 0, L_0x59951eed4a40;  1 drivers
v0x59951eed3f90_0 .net "p2a", 0 0, v0x59951eece700_0;  1 drivers
v0x59951eed4030_0 .net "p2b", 0 0, v0x59951eece7a0_0;  1 drivers
v0x59951eed40d0_0 .net "p2c", 0 0, v0x59951eece840_0;  1 drivers
v0x59951eed4170_0 .net "p2d", 0 0, v0x59951eece910_0;  1 drivers
v0x59951eed4320_0 .net "p2y_dut", 0 0, L_0x59951eed5740;  1 drivers
v0x59951eed43f0_0 .net "p2y_ref", 0 0, L_0x59951eed4b80;  1 drivers
v0x59951eed44c0_0 .var/2u "stats1", 223 0;
v0x59951eed4560_0 .var/2u "strobe", 0 0;
v0x59951eed4600_0 .net "tb_match", 0 0, L_0x59951eed5d80;  1 drivers
v0x59951eed46a0_0 .net "tb_mismatch", 0 0, L_0x59951eeb1140;  1 drivers
v0x59951eed4740_0 .net "wavedrom_enable", 0 0, v0x59951eecea70_0;  1 drivers
v0x59951eed4810_0 .net "wavedrom_title", 511 0, v0x59951eeceb10_0;  1 drivers
L_0x59951eed5820 .concat [ 1 1 0 0], L_0x59951eed4b80, L_0x59951eed4a40;
L_0x59951eed58e0 .concat [ 1 1 0 0], L_0x59951eed4b80, L_0x59951eed4a40;
L_0x59951eed5ac0 .concat [ 1 1 0 0], L_0x59951eed5740, L_0x59951eed5640;
L_0x59951eed5bd0 .concat [ 1 1 0 0], L_0x59951eed4b80, L_0x59951eed4a40;
L_0x59951eed5d80 .cmp/eeq 2, L_0x59951eed5820, L_0x59951eed5c70;
S_0x59951eea63f0 .scope module, "good1" "reference_module" 3 123, 3 4 0, S_0x59951eea6c90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v0x59951eeb12e0_0 .net *"_ivl_0", 3 0, L_0x59951eed4940;  1 drivers
v0x59951eeb1380_0 .net *"_ivl_4", 3 0, L_0x59951eed4ae0;  1 drivers
v0x59951eecd0b0_0 .net "p1a", 0 0, v0x59951eece410_0;  alias, 1 drivers
v0x59951eecd150_0 .net "p1b", 0 0, v0x59951eece4d0_0;  alias, 1 drivers
v0x59951eecd210_0 .net "p1c", 0 0, v0x59951eece570_0;  alias, 1 drivers
v0x59951eecd320_0 .net "p1d", 0 0, v0x59951eece610_0;  alias, 1 drivers
v0x59951eecd3e0_0 .net "p1y", 0 0, L_0x59951eed4a40;  alias, 1 drivers
v0x59951eecd4a0_0 .net "p2a", 0 0, v0x59951eece700_0;  alias, 1 drivers
v0x59951eecd560_0 .net "p2b", 0 0, v0x59951eece7a0_0;  alias, 1 drivers
v0x59951eecd620_0 .net "p2c", 0 0, v0x59951eece840_0;  alias, 1 drivers
v0x59951eecd6e0_0 .net "p2d", 0 0, v0x59951eece910_0;  alias, 1 drivers
v0x59951eecd7a0_0 .net "p2y", 0 0, L_0x59951eed4b80;  alias, 1 drivers
L_0x59951eed4940 .concat [ 1 1 1 1], v0x59951eece610_0, v0x59951eece570_0, v0x59951eece4d0_0, v0x59951eece410_0;
L_0x59951eed4a40 .reduce/nand L_0x59951eed4940;
L_0x59951eed4ae0 .concat [ 1 1 1 1], v0x59951eece910_0, v0x59951eece840_0, v0x59951eece7a0_0, v0x59951eece700_0;
L_0x59951eed4b80 .reduce/nand L_0x59951eed4ae0;
S_0x59951eecd9a0 .scope module, "stim1" "stimulus_gen" 3 112, 3 23 0, S_0x59951eea6c90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "p1a";
    .port_info 2 /OUTPUT 1 "p1b";
    .port_info 3 /OUTPUT 1 "p1c";
    .port_info 4 /OUTPUT 1 "p1d";
    .port_info 5 /OUTPUT 1 "p2a";
    .port_info 6 /OUTPUT 1 "p2b";
    .port_info 7 /OUTPUT 1 "p2c";
    .port_info 8 /OUTPUT 1 "p2d";
    .port_info 9 /OUTPUT 512 "wavedrom_title";
    .port_info 10 /OUTPUT 1 "wavedrom_enable";
v0x59951eece350_0 .net "clk", 0 0, v0x59951eed3a40_0;  1 drivers
v0x59951eece410_0 .var "p1a", 0 0;
v0x59951eece4d0_0 .var "p1b", 0 0;
v0x59951eece570_0 .var "p1c", 0 0;
v0x59951eece610_0 .var "p1d", 0 0;
v0x59951eece700_0 .var "p2a", 0 0;
v0x59951eece7a0_0 .var "p2b", 0 0;
v0x59951eece840_0 .var "p2c", 0 0;
v0x59951eece910_0 .var "p2d", 0 0;
v0x59951eecea70_0 .var "wavedrom_enable", 0 0;
v0x59951eeceb10_0 .var "wavedrom_title", 511 0;
S_0x59951eecdb50 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 45, 3 45 0, S_0x59951eecd9a0;
 .timescale -12 -12;
v0x59951eecdd90_0 .var/2s "count", 31 0;
E_0x59951ee8e370/0 .event negedge, v0x59951eece350_0;
E_0x59951ee8e370/1 .event posedge, v0x59951eece350_0;
E_0x59951ee8e370 .event/or E_0x59951ee8e370/0, E_0x59951ee8e370/1;
E_0x59951ee8e600 .event posedge, v0x59951eece350_0;
S_0x59951eecde90 .scope task, "wavedrom_start" "wavedrom_start" 3 36, 3 36 0, S_0x59951eecd9a0;
 .timescale -12 -12;
v0x59951eece090_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x59951eece170 .scope task, "wavedrom_stop" "wavedrom_stop" 3 39, 3 39 0, S_0x59951eecd9a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x59951eecec30 .scope module, "top_module1" "top_module" 3 135, 4 1 0, S_0x59951eea6c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
L_0x59951eed5640 .functor BUFZ 1, L_0x59951eed4f70, C4<0>, C4<0>, C4<0>;
L_0x59951eed5740 .functor BUFZ 1, L_0x59951eed5540, C4<0>, C4<0>, C4<0>;
v0x59951eed24d0_0 .net "nand1_out", 0 0, L_0x59951eed4f70;  1 drivers
v0x59951eed2590_0 .net "nand2_out", 0 0, L_0x59951eed5540;  1 drivers
v0x59951eed2630_0 .net "p1a", 0 0, v0x59951eece410_0;  alias, 1 drivers
v0x59951eed2790_0 .net "p1b", 0 0, v0x59951eece4d0_0;  alias, 1 drivers
v0x59951eed28c0_0 .net "p1c", 0 0, v0x59951eece570_0;  alias, 1 drivers
v0x59951eed29f0_0 .net "p1d", 0 0, v0x59951eece610_0;  alias, 1 drivers
v0x59951eed2b20_0 .net "p1y", 0 0, L_0x59951eed5640;  alias, 1 drivers
v0x59951eed2bc0_0 .net "p2a", 0 0, v0x59951eece700_0;  alias, 1 drivers
v0x59951eed2cf0_0 .net "p2b", 0 0, v0x59951eece7a0_0;  alias, 1 drivers
v0x59951eed2eb0_0 .net "p2c", 0 0, v0x59951eece840_0;  alias, 1 drivers
v0x59951eed2fe0_0 .net "p2d", 0 0, v0x59951eece910_0;  alias, 1 drivers
v0x59951eed3110_0 .net "p2y", 0 0, L_0x59951eed5740;  alias, 1 drivers
S_0x59951eeceef0 .scope module, "nand1" "nand4" 4 19, 4 40 0, S_0x59951eecec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x59951eed4f70 .functor BUFZ 1, L_0x59951eed4ee0, C4<0>, C4<0>, C4<0>;
v0x59951eed0330_0 .net "a", 0 0, v0x59951eece410_0;  alias, 1 drivers
v0x59951eed03d0_0 .net "b", 0 0, v0x59951eece4d0_0;  alias, 1 drivers
v0x59951eed0490_0 .net "c", 0 0, v0x59951eece570_0;  alias, 1 drivers
v0x59951eed0560_0 .net "d", 0 0, v0x59951eece610_0;  alias, 1 drivers
v0x59951eed0600_0 .net "nand1_out", 0 0, L_0x59951eed4c50;  1 drivers
v0x59951eed0740_0 .net "nand2_out", 0 0, L_0x59951eed4d30;  1 drivers
v0x59951eed0830_0 .net "nand3_out", 0 0, L_0x59951eed4ee0;  1 drivers
v0x59951eed08d0_0 .net "y", 0 0, L_0x59951eed4f70;  alias, 1 drivers
S_0x59951eecf100 .scope module, "nand1" "nand2" 4 52, 4 74 0, S_0x59951eeceef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x59951ee982e0 .functor AND 1, v0x59951eece410_0, v0x59951eece4d0_0, C4<1>, C4<1>;
L_0x59951eed4c50 .functor NOT 1, L_0x59951ee982e0, C4<0>, C4<0>, C4<0>;
v0x59951eecf370_0 .net *"_ivl_0", 0 0, L_0x59951ee982e0;  1 drivers
v0x59951eecf470_0 .net "a", 0 0, v0x59951eece410_0;  alias, 1 drivers
v0x59951eecf580_0 .net "b", 0 0, v0x59951eece4d0_0;  alias, 1 drivers
v0x59951eecf670_0 .net "y", 0 0, L_0x59951eed4c50;  alias, 1 drivers
S_0x59951eecf770 .scope module, "nand2" "nand2" 4 58, 4 74 0, S_0x59951eeceef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x59951eed4cc0 .functor AND 1, v0x59951eece570_0, v0x59951eece610_0, C4<1>, C4<1>;
L_0x59951eed4d30 .functor NOT 1, L_0x59951eed4cc0, C4<0>, C4<0>, C4<0>;
v0x59951eecf9a0_0 .net *"_ivl_0", 0 0, L_0x59951eed4cc0;  1 drivers
v0x59951eecfaa0_0 .net "a", 0 0, v0x59951eece570_0;  alias, 1 drivers
v0x59951eecfbb0_0 .net "b", 0 0, v0x59951eece610_0;  alias, 1 drivers
v0x59951eecfca0_0 .net "y", 0 0, L_0x59951eed4d30;  alias, 1 drivers
S_0x59951eecfda0 .scope module, "nand3" "nand2" 4 64, 4 74 0, S_0x59951eeceef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x59951eed4dc0 .functor AND 1, L_0x59951eed4c50, L_0x59951eed4d30, C4<1>, C4<1>;
L_0x59951eed4ee0 .functor NOT 1, L_0x59951eed4dc0, C4<0>, C4<0>, C4<0>;
v0x59951eecffd0_0 .net *"_ivl_0", 0 0, L_0x59951eed4dc0;  1 drivers
v0x59951eed00b0_0 .net "a", 0 0, L_0x59951eed4c50;  alias, 1 drivers
v0x59951eed0170_0 .net "b", 0 0, L_0x59951eed4d30;  alias, 1 drivers
v0x59951eed0270_0 .net "y", 0 0, L_0x59951eed4ee0;  alias, 1 drivers
S_0x59951eed09d0 .scope module, "nand2" "nand4" 4 27, 4 40 0, S_0x59951eecec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x59951eed5540 .functor BUFZ 1, L_0x59951eed54b0, C4<0>, C4<0>, C4<0>;
v0x59951eed1e30_0 .net "a", 0 0, v0x59951eece700_0;  alias, 1 drivers
v0x59951eed1ed0_0 .net "b", 0 0, v0x59951eece7a0_0;  alias, 1 drivers
v0x59951eed1f90_0 .net "c", 0 0, v0x59951eece840_0;  alias, 1 drivers
v0x59951eed2060_0 .net "d", 0 0, v0x59951eece910_0;  alias, 1 drivers
v0x59951eed2100_0 .net "nand1_out", 0 0, L_0x59951eed50b0;  1 drivers
v0x59951eed2240_0 .net "nand2_out", 0 0, L_0x59951eed5220;  1 drivers
v0x59951eed2330_0 .net "nand3_out", 0 0, L_0x59951eed54b0;  1 drivers
v0x59951eed23d0_0 .net "y", 0 0, L_0x59951eed5540;  alias, 1 drivers
S_0x59951eed0c50 .scope module, "nand1" "nand2" 4 52, 4 74 0, S_0x59951eed09d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x59951eed5020 .functor AND 1, v0x59951eece700_0, v0x59951eece7a0_0, C4<1>, C4<1>;
L_0x59951eed50b0 .functor NOT 1, L_0x59951eed5020, C4<0>, C4<0>, C4<0>;
v0x59951eed0ea0_0 .net *"_ivl_0", 0 0, L_0x59951eed5020;  1 drivers
v0x59951eed0fa0_0 .net "a", 0 0, v0x59951eece700_0;  alias, 1 drivers
v0x59951eed10b0_0 .net "b", 0 0, v0x59951eece7a0_0;  alias, 1 drivers
v0x59951eed11a0_0 .net "y", 0 0, L_0x59951eed50b0;  alias, 1 drivers
S_0x59951eed12a0 .scope module, "nand2" "nand2" 4 58, 4 74 0, S_0x59951eed09d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x59951eed5190 .functor AND 1, v0x59951eece840_0, v0x59951eece910_0, C4<1>, C4<1>;
L_0x59951eed5220 .functor NOT 1, L_0x59951eed5190, C4<0>, C4<0>, C4<0>;
v0x59951eed14d0_0 .net *"_ivl_0", 0 0, L_0x59951eed5190;  1 drivers
v0x59951eed15d0_0 .net "a", 0 0, v0x59951eece840_0;  alias, 1 drivers
v0x59951eed16e0_0 .net "b", 0 0, v0x59951eece910_0;  alias, 1 drivers
v0x59951eed17d0_0 .net "y", 0 0, L_0x59951eed5220;  alias, 1 drivers
S_0x59951eed18d0 .scope module, "nand3" "nand2" 4 64, 4 74 0, S_0x59951eed09d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x59951eed5300 .functor AND 1, L_0x59951eed50b0, L_0x59951eed5220, C4<1>, C4<1>;
L_0x59951eed54b0 .functor NOT 1, L_0x59951eed5300, C4<0>, C4<0>, C4<0>;
v0x59951eed1b00_0 .net *"_ivl_0", 0 0, L_0x59951eed5300;  1 drivers
v0x59951eed1be0_0 .net "a", 0 0, L_0x59951eed50b0;  alias, 1 drivers
v0x59951eed1ca0_0 .net "b", 0 0, L_0x59951eed5220;  alias, 1 drivers
v0x59951eed1d70_0 .net "y", 0 0, L_0x59951eed54b0;  alias, 1 drivers
S_0x59951eed3330 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 149, 3 149 0, S_0x59951eea6c90;
 .timescale -12 -12;
E_0x59951ee8e850 .event anyedge, v0x59951eed4560_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x59951eed4560_0;
    %nor/r;
    %assign/vec4 v0x59951eed4560_0, 0;
    %wait E_0x59951ee8e850;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x59951eecd9a0;
T_3 ;
    %fork t_1, S_0x59951eecdb50;
    %jmp t_0;
    .scope S_0x59951eecdb50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59951eecdd90_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x59951eece610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59951eece570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59951eece4d0_0, 0;
    %assign/vec4 v0x59951eece410_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x59951eece910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59951eece840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59951eece7a0_0, 0;
    %assign/vec4 v0x59951eece700_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x59951ee8e600;
    %load/vec4 v0x59951eecdd90_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x59951eece610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59951eece570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59951eece4d0_0, 0;
    %assign/vec4 v0x59951eece410_0, 0;
    %load/vec4 v0x59951eecdd90_0;
    %addi 1, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x59951eece910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59951eece840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59951eece7a0_0, 0;
    %assign/vec4 v0x59951eece700_0, 0;
    %load/vec4 v0x59951eecdd90_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x59951eecdd90_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x59951eece170;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x59951ee8e370;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %assign/vec4 v0x59951eece910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59951eece840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59951eece7a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59951eece700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59951eece610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59951eece570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59951eece4d0_0, 0;
    %assign/vec4 v0x59951eece410_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .scope S_0x59951eecd9a0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x59951eea6c90;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59951eed3a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59951eed4560_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x59951eea6c90;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x59951eed3a40_0;
    %inv;
    %store/vec4 v0x59951eed3a40_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x59951eea6c90;
T_6 ;
    %vpi_call/w 3 104 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 105 "$dumpvars", 32'sb00000000000000000000000000000001, v0x59951eece350_0, v0x59951eed46a0_0, v0x59951eed3ae0_0, v0x59951eed3b80_0, v0x59951eed3cb0_0, v0x59951eed3d50_0, v0x59951eed3f90_0, v0x59951eed4030_0, v0x59951eed40d0_0, v0x59951eed4170_0, v0x59951eed3ec0_0, v0x59951eed3df0_0, v0x59951eed43f0_0, v0x59951eed4320_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x59951eea6c90;
T_7 ;
    %load/vec4 v0x59951eed44c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x59951eed44c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x59951eed44c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p1y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "p1y" {0 0 0};
T_7.1 ;
    %load/vec4 v0x59951eed44c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x59951eed44c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x59951eed44c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p2y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "p2y" {0 0 0};
T_7.3 ;
    %load/vec4 v0x59951eed44c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x59951eed44c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 164 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x59951eed44c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x59951eed44c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x59951eea6c90;
T_8 ;
    %wait E_0x59951ee8e370;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59951eed44c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59951eed44c0_0, 4, 32;
    %load/vec4 v0x59951eed4600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x59951eed44c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 176 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59951eed44c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59951eed44c0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59951eed44c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x59951eed3ec0_0;
    %load/vec4 v0x59951eed3ec0_0;
    %load/vec4 v0x59951eed3df0_0;
    %xor;
    %load/vec4 v0x59951eed3ec0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x59951eed44c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59951eed44c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x59951eed44c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59951eed44c0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x59951eed43f0_0;
    %load/vec4 v0x59951eed43f0_0;
    %load/vec4 v0x59951eed4320_0;
    %xor;
    %load/vec4 v0x59951eed43f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x59951eed44c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 183 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59951eed44c0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x59951eed44c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59951eed44c0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/7420/7420_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates1_depth10/7420/iter2/response0/top_module.sv";
