Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne28.ecn.purdue.edu, pid 6653
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/blackscholes/kite_small_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec blackscholes -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/blackscholes --router_map_file configs/topologies/paper_solutions/kite_small_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_small_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_small_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb48ca668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb48d26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb48da6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb48e56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb48ed6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb48766a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb487f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb48886a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb48926a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb489a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb48a46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb48ac6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb48366a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb483e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb48486a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb48506a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb485a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb48636a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb486b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47f56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47fd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb48076a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb48106a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb481b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb48236a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb482c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47b56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47bd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47c86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47d06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47da6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47e26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47ec6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47746a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb477d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47866a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47906a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47996a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47a16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47ac6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47356a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb473f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47476a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47506a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47596a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47626a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb476b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb46f46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb46fd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47056a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb470f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47186a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb47226a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb472b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb46b46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb46bd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb46c66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb46cf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb46d86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb46e06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb46e96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb46f26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb467b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7fb46846a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb468f390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb468fdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4698860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb46a02e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb46a0d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb46a77b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb46b2240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb46b2c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb463b710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4644198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4644be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb464b668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb46550f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4655b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb465e5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4668048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4668a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4670518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4670f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb45fb9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4602470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4602eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb460b940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb46153c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4615e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb461c898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4627320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4627d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb46307f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb45b9278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb45b9cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb45c1748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb45cb1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb45cbc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb45d46a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb45de128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb45deb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb45e65f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb45ef080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb45efac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4578550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4578f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4583a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb458b4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb458bef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4592978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb459c400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb459ce48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb45a68d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb45ad358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb45adda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4536828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb453f2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb453fcf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4549780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4552208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4552c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb455b6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb5612080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb5612b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb456a5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4573048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb4573a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7fb44fd518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f7fb44fde48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7fb45040b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7fb45042e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7fb4504518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7fb4504748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7fb4504978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7fb4504ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7fb4504dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7fb4511048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7fb4511278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7fb45114a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7fb45116d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7fb4511908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7fb4511b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7fb4511d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7fb4511f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f7fb44c3eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f7fb44cc518>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_small_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_small_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_small_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51406177649500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'fwait' unimplemented
Exiting @ tick 51474808696000 because a thread reached the max instruction count
