#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("result_I_0_address0", 1, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("result_I_0_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("result_I_0_we0", 1, hls_out, 0, "ap_memory", "mem_we", 1),
	Port_Property("result_I_0_d0", 24, hls_out, 0, "ap_memory", "mem_din", 1),
	Port_Property("result_I_1_address0", 1, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("result_I_1_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("result_I_1_we0", 1, hls_out, 1, "ap_memory", "mem_we", 1),
	Port_Property("result_I_1_d0", 24, hls_out, 1, "ap_memory", "mem_din", 1),
	Port_Property("result_I_2_address0", 1, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("result_I_2_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("result_I_2_we0", 1, hls_out, 2, "ap_memory", "mem_we", 1),
	Port_Property("result_I_2_d0", 24, hls_out, 2, "ap_memory", "mem_din", 1),
	Port_Property("result_I_3_address0", 1, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("result_I_3_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("result_I_3_we0", 1, hls_out, 3, "ap_memory", "mem_we", 1),
	Port_Property("result_I_3_d0", 24, hls_out, 3, "ap_memory", "mem_din", 1),
	Port_Property("result_I_4_address0", 1, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("result_I_4_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("result_I_4_we0", 1, hls_out, 4, "ap_memory", "mem_we", 1),
	Port_Property("result_I_4_d0", 24, hls_out, 4, "ap_memory", "mem_din", 1),
	Port_Property("result_I_5_address0", 1, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("result_I_5_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("result_I_5_we0", 1, hls_out, 5, "ap_memory", "mem_we", 1),
	Port_Property("result_I_5_d0", 24, hls_out, 5, "ap_memory", "mem_din", 1),
	Port_Property("result_I_6_address0", 1, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("result_I_6_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("result_I_6_we0", 1, hls_out, 6, "ap_memory", "mem_we", 1),
	Port_Property("result_I_6_d0", 24, hls_out, 6, "ap_memory", "mem_din", 1),
	Port_Property("result_I_7_address0", 1, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("result_I_7_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("result_I_7_we0", 1, hls_out, 7, "ap_memory", "mem_we", 1),
	Port_Property("result_I_7_d0", 24, hls_out, 7, "ap_memory", "mem_din", 1),
	Port_Property("result_Q_0_address0", 1, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("result_Q_0_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("result_Q_0_we0", 1, hls_out, 8, "ap_memory", "mem_we", 1),
	Port_Property("result_Q_0_d0", 24, hls_out, 8, "ap_memory", "mem_din", 1),
	Port_Property("result_Q_1_address0", 1, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("result_Q_1_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("result_Q_1_we0", 1, hls_out, 9, "ap_memory", "mem_we", 1),
	Port_Property("result_Q_1_d0", 24, hls_out, 9, "ap_memory", "mem_din", 1),
	Port_Property("result_Q_2_address0", 1, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("result_Q_2_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("result_Q_2_we0", 1, hls_out, 10, "ap_memory", "mem_we", 1),
	Port_Property("result_Q_2_d0", 24, hls_out, 10, "ap_memory", "mem_din", 1),
	Port_Property("result_Q_3_address0", 1, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("result_Q_3_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("result_Q_3_we0", 1, hls_out, 11, "ap_memory", "mem_we", 1),
	Port_Property("result_Q_3_d0", 24, hls_out, 11, "ap_memory", "mem_din", 1),
	Port_Property("result_Q_4_address0", 1, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("result_Q_4_ce0", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("result_Q_4_we0", 1, hls_out, 12, "ap_memory", "mem_we", 1),
	Port_Property("result_Q_4_d0", 24, hls_out, 12, "ap_memory", "mem_din", 1),
	Port_Property("result_Q_5_address0", 1, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("result_Q_5_ce0", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("result_Q_5_we0", 1, hls_out, 13, "ap_memory", "mem_we", 1),
	Port_Property("result_Q_5_d0", 24, hls_out, 13, "ap_memory", "mem_din", 1),
	Port_Property("result_Q_6_address0", 1, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("result_Q_6_ce0", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("result_Q_6_we0", 1, hls_out, 14, "ap_memory", "mem_we", 1),
	Port_Property("result_Q_6_d0", 24, hls_out, 14, "ap_memory", "mem_din", 1),
	Port_Property("result_Q_7_address0", 1, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("result_Q_7_ce0", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("result_Q_7_we0", 1, hls_out, 15, "ap_memory", "mem_we", 1),
	Port_Property("result_Q_7_d0", 24, hls_out, 15, "ap_memory", "mem_din", 1),
	Port_Property("new_sample", 18, hls_in, 16, "ap_none", "in_data", 1),
	Port_Property("ap_return", 32, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "receiver";
