/*****************************************************************************
* Copyright 2004 - 2008 Broadcom Corporation.  All rights reserved.
*
* Unless you and Broadcom execute a separate written software license
* agreement governing use of this software, this software is licensed to you
* under the terms of the GNU General Public License version 2, available at
* http://www.broadcom.com/licenses/GPLv2.php (the "GPL").
*
* Notwithstanding the above, under no circumstances may you combine this
* software in any way with any other Broadcom software provided under a
* license other than the GPL, without Broadcom's express prior written
* consent.
*****************************************************************************/

/*
**   GPIO pin definitions
**
**   This file must contain only defines as it is shared between user and kernel space.
**   As such, it is placed in the linux/broadcom/bcmring directory so it can be exposed
**   using install-headers.  It can not be in the asm/arch directory.
*/

#ifndef GPIO_DEFS_H
#define GPIO_DEFS_H

/* ---- Include Files ----------------------------------------------------- */
/* ---- Public Constants and Types ---------------------------------------- */


/* GPIO pins */

typedef enum
{
   GPIO_0_SWDIOTMS_VC_TE1 = 0,
   GPIO_1_SWDCLKTCK_VC_TE0,
   GPIO_2_SDIO3_CD_N_VC_GPCLK_1,
   GPIO_3_SDIO3_WP_VC_GPCLK_0,
   GPIO_4_ARM_SLB_DATA_VC_CPG1_UARTB2_UTXD,
   GPIO_5_ARM_SLB_CLK_VC_CPG0_UARTB2_URXD,
   GPIO_6_SDIO2_CD_N_VC_PWM_1,
   GPIO_7_SDIO2_WP_VC_TE2_GENERIC_CLK,
   GPIO_8_STAT_2_CLASSABPWR,
   GPIO_9_STAT_1_SIMLDO_EN,
   GPIO_10_PMU_INT,
   GPIO_11_BAT_RM,
   GPIO_12_DIGMIC2_DQ,
   GPIO_13_DIGMIC2_CLK,
   GPIO_14_DIGMIC1_DQ,
   GPIO_15_DIGMIC1_CLK,
   GPIO_16_CLKOUT_1,
   GPIO_17_CLKOUT_0,
   GPIO_18_CLKREQ_IN_1,
   GPIO_19_CLKREQ_IN_0,
   GPIO_20_LCD_PCLK_SWDIOTMS_SDIO1_CLK_VC_PWM_1,
   GPIO_21_LCD_OE_SWDCLKTCK_SDIO1_CMD_CLCD_A_5,
   GPIO_22_LCD_VSYNC_DW_WIRE_1_SDIO1_DATA_0_CLCD_A_4,
   GPIO_23_LCD_HSYNC_PWM_O_2_SDIO1_DATA_1_CLCD_A_3,
   GPIO_24_LCD_B0_MPHI_DATA_0_KP_COL_IP_5_CLCD_A_2,
   GPIO_25_LCD_B1_MPHI_DATA_1_KP_COL_IP_4_CLCD_A_1,
   GPIO_26_LCD_B2_MPHI_DATA_2_SDIO1_DATA_2_CLCD_D_0,
   GPIO_27_LCD_B3_MPHI_DATA_3_SDIO1_DATA_3_CLCD_D_1,
   GPIO_28_LCD_B4_MPHI_DATA_4_WCDMA_UART_TXD_CLCD_D_2,
   GPIO_29_LCD_B5_MPHI_DATA_5_PWM_O_5_CLCD_D_3,
   GPIO_30_LCD_B6_MPHI_DATA_6_KP_COL_IP_7_CLCD_D_4,
   GPIO_31_LCD_B7_MPHI_DATA_7_KP_COL_IP_6_CLCD_D_5,
   GPIO_32_LCD_G0_MPHI_DATA_8_KP_COL_IP_3_CLCD_A_0,
   GPIO_33_LCD_G1_MPHI_DATA_9_KP_COL_IP_2_CLCD_WEN,
   GPIO_34_LCD_G2_MPHI_DATA_10_PWM_O_2_CLCD_D_6,
   GPIO_35_LCD_G3_MPHI_DATA_11_PWM_O_1_CLCD_D_7,
   GPIO_36_LCD_G4_MPHI_DATA_12_SSP2_TXD_1_CLCD_D_8,
   GPIO_37_LCD_G5_MPHI_DATA_13_SSP2_RXD_1_CLCD_D_9,
   GPIO_38_LCD_G6_MPHI_DATA_14_WCDMA_UART_RXD_CLCD_D_10,
   GPIO_39_LCD_G7_MPHI_DATA_15_SSP2_FS_1_CLCD_D_11,
   GPIO_40_LCD_R0_MPHI_HAT1_KP_COL_IP_1_CLCD_OEN,
   GPIO_41_LCD_R1_MPHI_HAT0_KP_COL_IP_0_VC_PWM_0,
   GPIO_42_LCD_R2_MPHI_HA0_PWM_O_0_CLCD_D_12,
   GPIO_43_LCD_R3_MPHI_HRD_N_SSP2_TXD_0_CLCD_D_13,
   GPIO_44_LCD_R4_MPHI_HWR_N_SSP2_RXD_0_CLCD_D_14,
   GPIO_45_LCD_R5_MPHI_HCE0_N_SSP2_CLK_CLCD_D_15,
   GPIO_46_LCD_R6_MPHI_HCE1_N_SSP2_FS_2_CLCD_D_16,
   GPIO_47_LCD_R7_MPHI_RUN_SSP2_FS_0_CLCD_D_17,
   GPIO_48_UARTB2_UTXD_RTCK_PWM_O_4_AFCPDM,
   GPIO_49_UARTB2_URXD_VC_TRSTB_PWM_O_3,
   GPIO_50_UARTB_UCTSN_VC_TDO_SSP1_TXD,
   GPIO_51_UARTB_URTSN_VC_TDI_SSP1_RXD,
   GPIO_52_UARTB_UTXD_VC_TCK_SSP1_CLK,
   GPIO_53_UARTB_URXD_VC_TMS_SSP1_FS,
   GPIO_54_HDMI_SDA,
   GPIO_55_HDMI_SCL,
   GPIO_56_VC_CAM1_SDA_BSC1_SDA,
   GPIO_57_VC_CAM1_SCL_BSC1_SCL,
   GPIO_58_BSC2_SDA_VC_CAM2_SDA_VC_GPIO_9,
   GPIO_59_BSC2_SCL_VC_CAM2_SCL_VC_GPIO_8,
   GPIO_60_PMU_SDA,
   GPIO_61_PMU_SCL,
   GPIO_62_ARM_SLB_DATA,
   GPIO_63_ARM_SLB_CLK,
   GPIO_64_SSP3_EXTCLK_VC_TESTDEBUG_CLK_VC_SPI_SCLK,
   GPIO_65_SSP3_TXD_VC_I2S_SDO_VC_SPI_MOSI,
   GPIO_66_SSP3_RXD_VC_I2S_SDI_VC_SPI_MISO,
   GPIO_67_SSP3_CLK_VC_I2S_SCK_VC_SPI_CE0_N,
   GPIO_68_SSP3_FS_VC_I2S_WSIO_VC_SPI_CE1_N,
   GPIO_69_SSP2_FS_2_VC_PWM_0_CAWAKE_WCDMA_DEBUG_7,
   GPIO_70_SSP2_TXD_1_IrTx_CAREADY_WCDMA_DEBUG_6,
   GPIO_71_SSP2_RXD_1_IrRx_CAFLAG_WCDMA_DEBUG_5,
   GPIO_72_SSP2_FS_1_IrRtsSd_CADATA_WCDMA_DEBUG_4,
   GPIO_73_SSP2_TXD_0_UARTB4_UCTSN_ACWAKE_WCDMA_DEBUG_3,
   GPIO_74_SSP2_RXD_0_UARTB4_URTSN_ACREADY_WCDMA_DEBUG_2,
   GPIO_75_SSP2_CLK_UARTB4_UTXD_ACFLAG_WCDMA_DEBUG_1,
   GPIO_76_SSP2_FS_0_UARTB4_URXD_ACDATA_WCDMA_DEBUG_0,
   GPIO_77_SSP1_TXD_KP_ROW_OP_3_UARTB3_UCTSN_WCDMA_SYNC,
   GPIO_78_SSP1_RXD_KP_ROW_OP_2_UARTB3_URTSN_WCDMA_CLK3,
   GPIO_79_SSP1_CLK_KP_ROW_OP_1_UARTB3_UTXD_WCDMA_CLK2,
   GPIO_80_SSP1_FS_KP_ROW_OP_0_UARTB3_URXD_WCDMA_CLK1,
   GPIO_81_SSP0_TXD_KP_ROW_OP_7_UARTB2_UCTSN_RFGPO_0,
   GPIO_82_SSP0_RXD_KP_ROW_OP_6_UARTB2_URTSN_RFGPO_1,
   GPIO_83_SSP0_CLK_KP_ROW_OP_5_UARTB2_UTXD_RFGPO_2,
   GPIO_84_SSP0_FS_KP_ROW_OP_4_UARTB2_URXD_RFGPO_3,
   GPIO_85_SDIO2_CD_N_VC_TCK_SDIO3_CLK_VC_SPI_SCLK,
   GPIO_86_SDIO2_WP_VC_TDO_SDIO3_CMD_VC_SPI_MOSI_PM_DEBUG3,
   GPIO_87_SDIO2_DATA_4_VC_TDI_SDIO3_DATA_0_VC_SPI_MISO_PM_DEBUG2,
   GPIO_88_SDIO2_DATA_5_VC_TRSTB_SDIO3_DATA_1_VC_SPI_CE0_N_PM_DEBUG1,
   GPIO_89_SDIO2_DATA_6_VC_TMS_SDIO3_DATA_2_VC_SPI_CE1_N_PM_DEBUG0,
   GPIO_90_SDIO2_DATA_7_VC_TESTDEBUG_CLK_SDIO3_DATA_3_AFCPDM,
   GPIO_91_SDIO2_CLK_PTI_CLK,
   GPIO_92_SDIO2_CMD_UARTB2_URXD,
   GPIO_93_SDIO2_DATA_0_PTI_DAT0,
   GPIO_94_SDIO2_DATA_1_PTI_DAT1,
   GPIO_95_SDIO2_DATA_2_SWDIOTMS_PTI_DAT2,
   GPIO_96_SDIO2_DATA_3_SWDCLKTCK_PTI_DAT3,
   GPIO_97_UARTB4_URXD_VC_TE1_VC_URXD,
   GPIO_98_UARTB4_UTXD_VC_TE0_VC_UTXD,
   GPIO_99_NAND_AD0_SDIO3_DATA_0_SSP1_RXD_DEBUG_BUS15,
   GPIO_100_NAND_AD1_SDIO3_CLK_SSP1_CLK_DEBUG_BUS14,
   GPIO_101_NAND_AD2_SDIO3_DATA_3_SSP1_FS_WCDMA_UART_TXD_DEBUG_BUS13,
   GPIO_102_NAND_AD3_SDIO3_CMD_SSP1_TXD_WCDMA_UART_RXD_DEBUG_BUS12,
   GPIO_103_NAND_AD4_SDIO3_DATA_1_UARTB_URXD_WCDMA_DEBUG_7_DEBUG_BUS11,
   GPIO_104_NAND_AD5_SDIO3_DATA_2_UARTB_UCTSN_WCDMA_DEBUG_6_DEBUG_BUS10,
   GPIO_105_NAND_AD6_SDIO3_DATA_4_UARTB_URTSN_WCDMA_DEBUG_5_DEBUG_BUS09,
   GPIO_106_NAND_AD7_SDIO3_DATA_5_UARTB_UTXD_WCDMA_DEBUG_4_DEBUG_BUS08,
   GPIO_107_NAND_WEN_SDIO3_DATA_6_VC_TMS_WCDMA_DEBUG_3_DEBUG_BUS07,
   GPIO_108_NAND_OEN_SDIO3_DATA_7_VC_TDO_WCDMA_DEBUG_2_DEBUG_BUS06,
   GPIO_109_NAND_ALE_SDIO4_DATA_4_VC_TDI_WCDMA_DEBUG_1_DEBUG_BUS05,
   GPIO_110_NAND_CLE_SDIO4_DATA_5_VC_TCK_WCDMA_DEBUG_0_DEBUG_BUS04,
   GPIO_111_NAND_RDY1_SDIO4_CMD_VC_TRSTB_WCDMA_SYNC_DEBUG_BUS03,
   GPIO_112_NAND_RDY0_SDIO4_DATA_0_WCDMA_CLK3_DEBUG_BUS02,
   GPIO_113_NAND_CEN1_SDIO4_DATA_1_WCDMA_CLK2_DEBUG_BUS01,
   GPIO_114_NAND_CEN0_SDIO4_DATA_2_OSC2_OUT_WCDMA_CLK1_DEBUG_BUS00,
   GPIO_115_NAND_WP_SDIO4_DATA_3_OSC1_OUT,
   GPIO_116_ULPI1_STP_SDIO4_CLK_VC_TE1_IRD_OSC_10,
   GPIO_117_ULPI1_NXT_BSC1_SDA_GP_VC_TE2_IRD_OSC_9,
   GPIO_118_ULPI1_DIR_BSC1_SCL_GP_NORFLSH_WP_IRD_OSC_8,
   GPIO_119_ULPI1_DATA7_SSP2_FS_2_PWM_O_2_IRD_OSC_7,
   GPIO_120_ULPI1_DATA6_SSP2_FS_3_IRD_OSC_6,
   GPIO_121_ULPI1_DATA5_SSP2_TXD_1_IRD_OSC_5,
   GPIO_122_ULPI1_DATA4_SSP2_TXD_0_SDIO3_CMD_IRD_OSC_4,
   GPIO_123_ULPI1_DATA3_SSP2_RXD_0_SDIO3_DATA_0_IRD_OSC_3,
   GPIO_124_ULPI1_DATA2_SSP2_RXD_1_SDIO3_DATA_1_IRD_OSC_2,
   GPIO_125_ULPI1_DATA1_SSP2_FS_1_SDIO3_DATA_2_IRD_OSC_1,
   GPIO_126_ULPI1_DATA0_SSP2_FS_0_SDIO3_DATA_3_AP_RSTN ,
   GPIO_127_ULPI1_CLOCK_SSP2_CLK_SDIO3_CLK_IRD_OSC_0,
   GPIO_128_ULPI0_STP_CAWAKE_UARTB2_UTXD_AP_SCLK_I ,
   GPIO_129_ULPI0_NXT_CAREADY_UARTB2_URXD_AP_LRCK_I ,
   GPIO_130_ULPI0_DIR_CAFLAG_UARTB2_UCTSN_AP_IHF_DATA_I,
   GPIO_131_ULPI0_DATA7_CADATA_UARTB2_URTSN_AP_DAC_DATA_I,
   GPIO_132_ULPI0_DATA6_ACWAKE_UARTB3_UTXD_AP_ADC_DATA_O ,
   GPIO_133_ULPI0_DATA5_ACREADY_UARTB3_URXD_DAC_SCL_EN,
   GPIO_134_ULPI0_DATA4_ACFLAG_UARTB3_UCTSN_IHF_AP_EN,
   GPIO_135_ULPI0_DATA3_ACDATA_UARTB3_URTSN_VIBRA_AP_EN,
   GPIO_136_ULPI0_DATA2_SSP0_TXD_UARTB4_UTXD_HS_AP_EN,
   GPIO_137_ULPI0_DATA1_SSP0_RXD_UARTB4_URXD_EP_AP_EN,
   GPIO_138_ULPI0_DATA0_SSP0_FS_UARTB4_UCTSN_ADC_AP_EN,
   GPIO_139_ULPI0_CLOCK_SSP0_CLK_UARTB4_URTSN_AP_REF_2P4M_CLK,
   GPIO_140_SIM2_DET_SSP3_TXD_VC_TE1,
   GPIO_141_SIM2_DATA_SSP3_RXD_VC_TE0,
   GPIO_142_SIM2_CLK_SSP3_CLK_VC_TE2,
   GPIO_143_SIM2_RESETN_SSP3_FS_VC_GPIO_8,
   GPIO_144_SIM_DET_VC_PWM_1,
   GPIO_145_SIM_DATA_PWM_O_2_VC_GPIO_7,
   GPIO_146_SIM_CLK_VC_GPIO_6,
   GPIO_147_SIM_RESETN_VC_GPIO_5,
   GPIO_148_NORFLSH_CLK_N_SDIO4_DATA_6_SDIO1_DATA_2,
   GPIO_149_NORFLSH_RDY_SDIO4_DATA_7_SDIO1_DATA_1,
   GPIO_150_NORFLSH_AD00_SSP3_TXD_SDIO1_CMD,
   GPIO_151_NORFLSH_AD01_SSP3_RXD_SDIO1_DATA_0,
   GPIO_152_NORFLSH_AD02_SSP3_CLK_SDIO1_CLK,
   GPIO_153_NORFLSH_AD03_SSP3_FS_SDIO1_DATA_3,
   GPIO_154_NORFLSH_AD04_VC_PWM_0_KP_COL_IP_0,
   GPIO_155_NORFLSH_AD05_SSP2_TXD_1_SDIO1_DATA_1,
   GPIO_156_NORFLSH_AD06_SSP2_RXD_1_SDIO1_DATA_2,
   GPIO_157_NORFLSH_AD07_SSP2_FS_1_KP_COL_IP_7,
   GPIO_158_NORFLSH_AD08_SSP2_FS_3_KP_ROW_OP_6_VC_TRSTB,
   GPIO_159_NORFLSH_AD09_VC_GPIO_4_KP_ROW_OP_5_VC_TDO,
   GPIO_160_NORFLSH_AD10_CWS_SYS_REQ3_KP_ROW_OP_4,
   GPIO_161_NORFLSH_AD11_CWS_SYS_REQ2_KP_ROW_OP_3,
   GPIO_162_NORFLSH_AD12_CLKREQ_IN_3_KP_ROW_OP_2_IRD_OSC_10,
   GPIO_163_NORFLSH_AD13_CLKREQ_IN_2_KP_ROW_OP_1_IRD_OSC_9,
   GPIO_164_NORFLSH_AD14_SWDIOTMS_KP_ROW_OP_0_IRD_OSC_8,
   GPIO_165_NORFLSH_AD15_SWDCLKTCK_UARTB3_UTXD_IRD_OSC_7,
   GPIO_166_NORFLSH_ADLAT_EN_VC_GPIO_3_KP_COL_IP_1_IRD_OSC_6,
   GPIO_167_NORFLSH_AADLAT_EN_VC_GPIO_2_KP_COL_IP_2_IRD_OSC_5,
   GPIO_168_NORFLSH_ADDR16_PWM_O_5_IRD_OSC_4,
   GPIO_169_NORFLSH_ADDR17_PWM_O_2_IRD_OSC_3,
   GPIO_170_NORFLSH_ADDR18_PWM_O_1_IRD_OSC_2,
   GPIO_171_NORFLSH_ADDR19_VC_GPIO_1_PWM_O_0_IRD_OSC_1,
   GPIO_172_NORFLSH_ADDR20_SSP2_TXD_0_KP_COL_IP_3_IRD_OSC_0,
   GPIO_173_NORFLSH_ADDR21_SSP2_RXD_0_KP_COL_IP_4_VC_TDI,
   GPIO_174_NORFLSH_ADDR22_SSP2_CLK_KP_COL_IP_5_VC_TCK,
   GPIO_175_NORFLSH_ADDR23_SSP2_FS_0_KP_COL_IP_6_VC_TMS,
   GPIO_176_NORFLSH_OE_N_CLKOUT_3,
   GPIO_177_NORFLSH_CE0_N_CWS_SYS_REQ1_CLKOUT_2,
   GPIO_178_NORFLSH_CE1_N_VC_GPIO_0_UARTB3_URXD,
   GPIO_179_NORFLSH_WE_N,
   GPIO_180_SYSCLKEN,
   GPIO_181_CLK_CX8,
   GPIO_182_RXDATA3G2,
   GPIO_183_RXDATA3G1,
   GPIO_184_RXDATA3G0_MPHI_HAT0,
   GPIO_185_RTXEN2G_TXDATA3G2_MPHI_HAT1,
   GPIO_186_RTXDATA2G_TXDATA3G1_MPHI_HA0,
   GPIO_187_TXDATA3G0_MPHI_HRD_N,
   GPIO_188_GPEN03_MPHI_HWR_N,
   GPIO_189_SRI_D_MPHI_RUN,
   GPIO_190_SRI_E_MPHI_DATA0,
   GPIO_191_SRI_C_MPHI_DATA01,
   DUMMY_0_TRACEDT00_PTI_DAT0_MDN_DSP_TRACE_DAT0,
   DUMMY_1_TRACEDT01_PTI_DAT1_MDN_DSP_TRACE_DAT1,
   DUMMY_2_TRACEDT02_PTI_DAT2_MDN_DSP_TRACE_DAT2,
   DUMMY_3_TRACEDT03_PTI_DAT3_MDN_DSP_TRACE_DAT3,
   DUMMY_4_TRACEDT04_MDN_DSP_TRACE_DAT4,
   DUMMY_5_TRACEDT05_MDN_DSP_TRACE_DAT5,
   DUMMY_6_TRACEDT06_MDN_DSP_TRACE_DAT6,
   DUMMY_7_TRACEDT07_UARTB2_URXD_MDN_DSP_TRACE_DAT7,
   DUMMY_8_TRACEDT08,
   DUMMY_9_TRACEDT09,
   DUMMY_10_TRACEDT10,
   DUMMY_11_TRACEDT11,
   DUMMY_12_TRACEDT12,
   DUMMY_13_TRACEDT13,
   DUMMY_14_TRACEDT14,
   DUMMY_15_TRACEDT15,
   DUMMY_16_TRACECLK_PTI_CLK_MDN_DSP_TRACE_CLK,
   DUMMY_17_GPEN15_MPHI_HCE0_N,
   DUMMY_18_GPEN13_MPHI_HCE1_N,
   DUMMY_19_GPEN08_MPHI_DATA_2,
   DUMMY_20_GPEN07_MPHI_DATA_3,
   DUMMY_21_GPEN06_MPHI_DATA_4,
   DUMMY_22_GPEN05_MPHI_DATA_5,
   DUMMY_23_GPEN04_MPHI_DATA_6,
   DUMMY_24_GPEN14_MPHI_DATA_7,
   DUMMY_25_GPEN02_MPHI_DATA_8,
   DUMMY_26_GPEN01_MPHI_DATA_9,
   DUMMY_27_GPEN00_MPHI_DATA_10,
   DUMMY_28_GPEN11_MPHI_DATA_11,
   DUMMY_29_SIM2LDO_EN_MPHI_DATA_12,
   DUMMY_30_GPEN10_MPHI_DATA_13,
   DUMMY_31_GPEN12_MPHI_DATA_14,
   DUMMY_32_GPEN09_MPHI_DATA_15,
   gpio_defs_MAX_PINS
}
gpio_defs_e;

#define GPIO_REAL_PIN_BASE      0
/* Should be (GPIO_191_SRI_C_MPHI_DATA01+1), but hard number needed
 * by Linux header file referencing NUM_GPIO_IRQS which is
 * parsed by C pre-processor */
#define GPIO_REAL_PIN_COUNT     192

#define GPIO_HAS_DUMMY_PINS 1

#define GPIO_DUMMY_PIN_BASE     DUMMY_0_TRACEDT00_PTI_DAT0_MDN_DSP_TRACE_DAT0
#define GPIO_DUMMY_PIN_COUNT    33

#endif /* GPIO_DEFS_H */
