/*
 * DTS file for all NPCMX750 SoCs
 *
 * Copyright 2012 Tomer Maimon <tomer.maimon@nuvoton.com>
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/dts-v1/;
#include "nuvoton-npcm750.dtsi"
#include "nuvoton-npcm750-gpio.dtsi"

/ {
        model = "Nuvoton npcm750 Development Board (Device Tree)";
        compatible = "nuvoton,npcmx50";

 	aliases {
 		ethernet0 = &emc0;
		ethernet1 = &emc1;
		ethernet2 = &gmac0;
		ethernet3 = &gmac1;
		serial0 = &uart0;
		serial1 = &uart1;
		serial2 = &uart2;
		serial3 = &uart3;
		udc0 = &udc0;
		udc1 = &udc1;
		udc2 = &udc2;
		udc3 = &udc3;
		udc4 = &udc4;
		udc5 = &udc5;
		udc6 = &udc6;
		udc7 = &udc7;
		udc8 = &udc8;
		udc9 = &udc9;
		emmc1 = &sdhci1;
		emmc0 = &sdhci0;
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
		i2c7 = &i2c7;
		i2c8 = &i2c8;
		i2c9 = &i2c9;
		i2c10 = &i2c10;
		i2c11 = &i2c11;
		i2c12 = &i2c12;
		i2c13 = &i2c13;
		i2c14 = &i2c14;
		i2c15 = &i2c15;
	};

    memory {
		reg = <0 0x40000000>;
	};
	
	clocks {
		clk: clock-controller@f0801000 {
			status = "okay";
		}; 
	
	};
	
	ahb {	
		gmac0: eth@f0802000 {
			pinctrl-names = "default";
			pinctrl-0 = <&rg1_pins
						 &rg1mdio_pins>;
			phy-mode = "rgmii-id";
			status = "okay";
		};

		gmac1: eth@f0804000 {
			pinctrl-names = "default";
			pinctrl-0 = <&rg2_pins
						 &rg2mdio_pins>;
			phy-mode = "rgmii-id";
			status = "okay";
		};

		emc0: eth@f0825000 {
			pinctrl-names = "default";
			pinctrl-0 = <&r1_pins
						 &r1err_pins
						 &r1md_pins>;
			phy-mode = "rmii";
			#use-ncsi; /* add this to support ncsi */
			status = "okay";
		};

		emc1: eth@f0826000 {
			pinctrl-names = "default";
			pinctrl-0 = <&r2_pins
						 &r2err_pins
						 &r2md_pins>;
			phy-mode = "rmii";
			status = "okay";
		};

		ehci1: ehci@f0806000 {				
			status = "okay";
		};

		ohci1: ohci@f0807000 {				
			status = "okay";
		};
		
		udc0:udc@f0830000 {				
			status = "okay";
		};
		
		udc1:udc@f0831000 {				
			status = "okay";
		};

		udc2:udc@f0832000 {				
			status = "okay";
		};

		udc3:udc@f0833000 {				
			status = "okay";
		};

		udc4:udc@f0834000 {				
			status = "okay";
		};

		udc5:udc@f0835000 {				
			status = "okay";
		};
		
		udc6:udc@f0836000 {				
			status = "okay";
		};

		udc7:udc@f0837000 {				
			status = "okay";
		};
		
		udc8:udc@f0838000 {				
			status = "okay";
		};

		udc9:udc@f0839000 {				
			status = "okay";
		};

		aes:aes@f0858000 {				
			status = "okay";
		};

		sha:sha@f085a000 {				
			status = "okay";
		};
		
		spi0: spi@fb000000 {
			spi-nor@0 {
                partitions@80000000 {
            		compatible = "fixed-partitions";
                    #address-cells = <1>;
    		        #size-cells = <1>;
            		bbuboot1@0 {
            			label = "bb-uboot-1";
            			reg = <0x0000000 0x80000>;
            			read-only;
            		};
            		bbuboot2@80000 {
                        label = "bb-uboot-2";
            			reg = <0x0080000 0x80000>;
                        read-only;
            		};
            		envparam@100000 {
                        label = "env-param";
            			reg = <0x0100000 0x40000>;
                        read-only;
            		};
            		spare@140000 {
                        label = "spare";
            			reg = <0x0140000 0xC0000>;
            		};
            		kernel@200000 {
                        label = "kernel";
            			reg = <0x0200000 0x400000>;
            		};
            		rootfs@600000 {
                        label = "rootfs";
            			reg = <0x0600000 0x700000>;
            		};
            		spare1@D00000 {
                        label = "spare1";
            			reg = <0x0D00000 0x200000>;
            		};
            		spare2@0F00000 {
                        label = "spare2";
            			reg = <0x0F00000 0x200000>;
            		};
            		spare3@1100000 {
                        label = "spare3";
            			reg = <0x1100000 0x200000>;
            		};
            		spare4@1300000 {
                        label = "spare4";
            			reg = <0x1300000 0x0>;
            		};
        	    };
			};
		};
		spi3: spi@c0000000 {
				spi-nor@0 {
				partitions@A0000000 {
					compatible = "fixed-partitions";
					#address-cells = <1>;
					#size-cells = <1>;
					system1@0 {
						label = "spi3-system1";
						reg = <0x0 0x800000>;
					};
					system2@800000 {
						label = "spi3-system2";
						reg = <0x800000 0x0>;
					};
				};
			};
		};
		sdhci1: sdhci@f0842000 {
			pinctrl-names = "default";
			pinctrl-0 = <&sd1_pins>;
			/*bus-width = <8>;
			keep-power-in-suspend;	
			enable-sdio-wakeup;
			non-removable;*/
			status = "okay";
		};

		sdhci0: sdhci@f0840000 {
			pinctrl-names = "default";
			pinctrl-0 = <&mmc8_pins
						 &mmc_pins>;
		 	/*no-1-8-v;
		 	sdhci,auto-cmd12;*/
			status = "okay";
		};

	};

	apb {
	
		watchdog1: watchdog@f0009000 {
			status = "okay";
		};

		rng: rng@f000b000 {
			status = "okay";
		};

		uart0: uart0@f0001000 {				
			status = "okay";
		};

		uart1: uart1@f0002000 {				
			status = "okay";
		};

		uart2: uart2@f0003000 {				
			status = "okay";
		};

		uart3: uart3@f0004000 {
			pinctrl-names = "default";
			pinctrl-0 = <&uart2_pins>;
			status = "okay";
		};

		otp:otp@f0189000 {
			status = "okay";
		};

		lpc_kcs: lpc_kcs@f0007000 {
			kcs1: kcs1@0 {
				status = "okay";
			};

			kcs2: kcs2@0 {
				status = "okay";
			};

			kcs3: kcs3@0 {
				status = "okay";
			};
		};

		/* lm75 on SVB */
		i2c0: i2c-bus@f0080000 {
			#address-cells = <1>;
			#size-cells = <0>;
			status = "okay";

			lm75@48 {
				compatible = "lm75";
				reg = <0x48>;
				status = "okay";
			};
		};
		
		/* lm75 on EB */
		i2c1: i2c-bus@f0081000 {
			#address-cells = <1>;
			#size-cells = <0>;
			status = "okay";

			lm75@48 {
				compatible = "lm75";
				reg = <0x48>;
				status = "okay";
			};
		};
		
		/* tmp100 on EB */
		i2c2: i2c-bus@f0082000 {
			#address-cells = <1>;
			#size-cells = <0>;
			status = "okay";

			tmp100@48 {
				compatible = "tmp100";
				reg = <0x48>;
				status = "okay";
			};
		};
				
		/* tmp100 on SVB */
		i2c6: i2c-bus@f0086000 {
			#address-cells = <1>;
			#size-cells = <0>;
			status = "okay";

			tmp100@48 {
				compatible = "tmp100";
				reg = <0x48>;
				status = "okay";
			};
		};
		
		/* TEB bus3 */
		i2c3: i2c-bus@f0083000 {
			#address-cells = <1>;
			#size-cells = <0>;
			status = "okay";
		};
		
		/* TEB bus4 */
		i2c4: i2c-bus@f0084000 {
			#address-cells = <1>;
			#size-cells = <0>;
			status = "okay";
		};

		/* TEB bus5 */
		i2c5: i2c-bus@f0085000 {
			#address-cells = <1>;
			#size-cells = <0>;
			status = "okay";
		};

		/* TEB bus7 */
		i2c7: i2c-bus@f0087000 {
			#address-cells = <1>;
			#size-cells = <0>;
			status = "okay";
		};

		/* TEB bus8 */
		i2c8: i2c-bus@f0088000 {
			#address-cells = <1>;
			#size-cells = <0>;
			status = "okay";
		};

		/* TEB bus9 */
		i2c9: i2c-bus@f0089000 {
			#address-cells = <1>;
			#size-cells = <0>;
			status = "okay";
		};

		/* TEB bus10 */
		i2c10: i2c-bus@f008a000 {
			#address-cells = <1>;
			#size-cells = <0>;
			status = "okay";
		};

		/* TEB bus11 */
		i2c11: i2c-bus@f008b000 {
			#address-cells = <1>;
			#size-cells = <0>;
			status = "okay";
		};

		/* TEB bus14 */
		i2c14: i2c-bus@f008e000 {
			#address-cells = <1>;
			#size-cells = <0>;
			status = "okay";
		};

		/* TEB bus15 */
		i2c15: i2c-bus@f008f000 {
			#address-cells = <1>;
			#size-cells = <0>;
			status = "okay";
		};
		
        	mft: mft@0 {
			pinctrl-names = "default";
			pinctrl-0 = <&fanin0_pins
                         &fanin1_pins
                         &fanin2_pins
                         &fanin3_pins
                         &fanin4_pins
                         &fanin5_pins
                         &fanin6_pins
                         &fanin7_pins
                         &fanin8_pins
                         &fanin9_pins
                         &fanin10_pins
                         &fanin11_pins
                         &fanin12_pins
                         &fanin13_pins
                         &fanin14_pins
                         &fanin15_pins>;
			status = "okay";
	};
	
	};

		planar@01 {
		SVB {
			target = <&pinctrl>;
			__overlay__ {
				status = "okay";
				pinctrl-names = "default";
				pinctrl-0 = <
					&gpio0o_pins
					&gpio1_pins
					&gpio2o_pins
					&gpio3_pins
					/*&smb1d_pins
					&smb2d_pins*/
					&gpio8_pins
					&gpio9o_pins
					&gpio10_pins
					&gpio11o_pins
					/*&smb5b_pins
					&smb5c_pins*/
					&gpio16_pins
					&gpio17_pins
					/*&smb4b_pins
					&smb4c_pins
					&smb4d_pins*/
					&gpio24o_pins
					&gpio25ol_pins
					/*&smb5_pins
					&smb4_pins
					&smb3_pins*/
					&gpio32o_pins
					&spi0quad_pins
					/*&smb3c_pins
					&smb3b_pins*/
					/*&gpio41_pins
					&gpio42_pins*/
					&jtag2_pins
					/*&r1err_pins
					&gpio57_pins
					&gpio58_pins*/
					/*smb3d_pins*/
					&gpio61o_pins
					&gpio62o_pins
					&gpio63o_pins
					/*&gpio64_pins
					&gpio65_pins
					&gpio66_pins
					&gpio67_pins
					&gpio68_pins
					&gpio69_pins
					&gpio70_pins
					&gpio71_pins
					&gpio72_pins
					&gpio73_pins
					&gpio74_pins
					&gpio75_pins
					&gpio76_pins
					&gpio77_pins
					&gpio78_pins
					&gpio79_pins*/
					&gpio80_pins
					&gpio81_pins
					&gpio82_pins
					&gpio83_pins
					/*&smb5d_pins*/
					&lpc_pins
					/*&smb0_pins
					&smb1_pins
					&smb2_pins
					&smb2c_pins
					&smb2b_pins
					&smb1c_pins
					&smb1b_pins
					&smb8_pins*/
					&gpio132o_pins
					&gpio133_pins
					&gpio134_pins
					&gpio135_pins
					&gpio144_pins
					&gpio145_pins
					&gpio146_pins
					&gpio147_pins
					/*&gpio153_pins
					&gpio155_pins*/
					&gpio160_pins
					&gpio162_pins
					&gpio168_pins
					&gpio169_pins
					&gpio170_pins
					/*&smb6_pins
					&smb7_pins*/
					&gpio175_pins
					&gpio176_pins
					&gpio177o_pins
					&spi3_pins
					&gpio187o_pins
					&spi3quad_pins
					&gpio190_pins
					&gpio191o_pins
					&gpio192o_pins
					/*&smb0b_pins
					&smb0c_pins*/
					&gpio197ol_pins
					/*&smb0d_pins*/
					/*&gpio200_pins*/
					&gpio203o_pins
					&ddc_pins
					&gpio218_pins
					&gpio219ol_pins
					&gpio220ol_pins
					&gpio221o_pins
					&gpio222_pins
					&gpio223ol_pins
					&spix_pins
					&gpio228ol_pins
					&gpio231o_pins
					&gpio255_pins
				>;
			};
		};
	};

};
