--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Mar 05 12:46:56 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     UART
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets w_TX_DONE]
            27 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.312ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1B     CK             \CompDataSelect/s_counter_i2_set  (from w_TX_DONE +)
   Destination:    FD1S3DX    CD             \CompDataSelect/s_counter_i0  (to w_TX_DONE +)

   Delay:                   4.542ns  (28.6% logic, 71.4% route), 3 logic levels.

 Constraint Details:

      4.542ns data_path \CompDataSelect/s_counter_i2_set to \CompDataSelect/s_counter_i0 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.312ns

 Path Details: \CompDataSelect/s_counter_i2_set to \CompDataSelect/s_counter_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \CompDataSelect/s_counter_i2_set (from w_TX_DONE)
Route         2   e 1.002                                  \CompDataSelect/n394
LUT4        ---     0.448              B to Z              \CompDataSelect/i337_3_lut_rep_11
Route         8   e 1.287                                  \CompDataSelect/n627
LUT4        ---     0.448              B to Z              \CompDataSelect/s_counter_2__N_70_I_0_2_lut_4_lut
Route         2   e 0.954                                  \CompDataSelect/s_counter_2__N_73
                  --------
                    4.542  (28.6% logic, 71.4% route), 3 logic levels.


Passed:  The following path meets requirements by 0.312ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1B     CK             \CompDataSelect/s_counter_i2_set  (from w_TX_DONE +)
   Destination:    FD1S1B     D              \CompDataSelect/s_counter_i2_set  (to w_TX_DONE +)

   Delay:                   4.542ns  (28.6% logic, 71.4% route), 3 logic levels.

 Constraint Details:

      4.542ns data_path \CompDataSelect/s_counter_i2_set to \CompDataSelect/s_counter_i2_set meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.312ns

 Path Details: \CompDataSelect/s_counter_i2_set to \CompDataSelect/s_counter_i2_set

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \CompDataSelect/s_counter_i2_set (from w_TX_DONE)
Route         2   e 1.002                                  \CompDataSelect/n394
LUT4        ---     0.448              B to Z              \CompDataSelect/i337_3_lut_rep_11
Route         8   e 1.287                                  \CompDataSelect/n627
LUT4        ---     0.448              B to Z              \CompDataSelect/i15_3_lut
Route         2   e 0.954                                  \CompDataSelect/s_counter_2__N_66[2]
                  --------
                    4.542  (28.6% logic, 71.4% route), 3 logic levels.


Passed:  The following path meets requirements by 0.312ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1B     CK             \CompDataSelect/s_counter_i2_set  (from w_TX_DONE +)
   Destination:    FD1S1A     D              \CompDataSelect/s_counter_i2_reset  (to w_TX_DONE +)

   Delay:                   4.542ns  (28.6% logic, 71.4% route), 3 logic levels.

 Constraint Details:

      4.542ns data_path \CompDataSelect/s_counter_i2_set to \CompDataSelect/s_counter_i2_reset meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.312ns

 Path Details: \CompDataSelect/s_counter_i2_set to \CompDataSelect/s_counter_i2_reset

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \CompDataSelect/s_counter_i2_set (from w_TX_DONE)
Route         2   e 1.002                                  \CompDataSelect/n394
LUT4        ---     0.448              B to Z              \CompDataSelect/i337_3_lut_rep_11
Route         8   e 1.287                                  \CompDataSelect/n627
LUT4        ---     0.448              B to Z              \CompDataSelect/i15_3_lut
Route         2   e 0.954                                  \CompDataSelect/s_counter_2__N_66[2]
                  --------
                    4.542  (28.6% logic, 71.4% route), 3 logic levels.

Report: 4.688 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets S_UARTClock2]
            285 items scored, 51 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.994ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \CompRS232/r_Clk_Count_94__i3  (from S_UARTClock2 +)
   Destination:    FD1S3IX    D              \CompRS232/r_SM_Main_i0  (to S_UARTClock2 +)

   Delay:                   6.848ns  (32.1% logic, 67.9% route), 5 logic levels.

 Constraint Details:

      6.848ns data_path \CompRS232/r_Clk_Count_94__i3 to \CompRS232/r_SM_Main_i0 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 1.994ns

 Path Details: \CompRS232/r_Clk_Count_94__i3 to \CompRS232/r_SM_Main_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \CompRS232/r_Clk_Count_94__i3 (from S_UARTClock2)
Route         2   e 1.002                                  \CompRS232/r_Clk_Count[3]
LUT4        ---     0.448              B to Z              \CompRS232/i420_3_lut
Route         1   e 0.788                                  \CompRS232/n479
LUT4        ---     0.448              A to Z              \CompRS232/i443_4_lut
Route         8   e 1.287                                  \CompRS232/r_SM_Main_2__N_46[1]
LUT4        ---     0.448              D to Z              \CompRS232/i178_4_lut
Route         1   e 0.788                                  \CompRS232/n237
LUT4        ---     0.448              A to Z              \CompRS232/i179_3_lut
Route         1   e 0.788                                  \CompRS232/n238
                  --------
                    6.848  (32.1% logic, 67.9% route), 5 logic levels.


Error:  The following path violates requirements by 1.994ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \CompRS232/r_Clk_Count_94__i2  (from S_UARTClock2 +)
   Destination:    FD1S3IX    D              \CompRS232/r_SM_Main_i0  (to S_UARTClock2 +)

   Delay:                   6.848ns  (32.1% logic, 67.9% route), 5 logic levels.

 Constraint Details:

      6.848ns data_path \CompRS232/r_Clk_Count_94__i2 to \CompRS232/r_SM_Main_i0 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 1.994ns

 Path Details: \CompRS232/r_Clk_Count_94__i2 to \CompRS232/r_SM_Main_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \CompRS232/r_Clk_Count_94__i2 (from S_UARTClock2)
Route         2   e 1.002                                  \CompRS232/r_Clk_Count[2]
LUT4        ---     0.448              C to Z              \CompRS232/i420_3_lut
Route         1   e 0.788                                  \CompRS232/n479
LUT4        ---     0.448              A to Z              \CompRS232/i443_4_lut
Route         8   e 1.287                                  \CompRS232/r_SM_Main_2__N_46[1]
LUT4        ---     0.448              D to Z              \CompRS232/i178_4_lut
Route         1   e 0.788                                  \CompRS232/n237
LUT4        ---     0.448              A to Z              \CompRS232/i179_3_lut
Route         1   e 0.788                                  \CompRS232/n238
                  --------
                    6.848  (32.1% logic, 67.9% route), 5 logic levels.


Error:  The following path violates requirements by 1.994ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \CompRS232/r_Clk_Count_94__i1  (from S_UARTClock2 +)
   Destination:    FD1S3IX    D              \CompRS232/r_SM_Main_i0  (to S_UARTClock2 +)

   Delay:                   6.848ns  (32.1% logic, 67.9% route), 5 logic levels.

 Constraint Details:

      6.848ns data_path \CompRS232/r_Clk_Count_94__i1 to \CompRS232/r_SM_Main_i0 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 1.994ns

 Path Details: \CompRS232/r_Clk_Count_94__i1 to \CompRS232/r_SM_Main_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \CompRS232/r_Clk_Count_94__i1 (from S_UARTClock2)
Route         2   e 1.002                                  \CompRS232/r_Clk_Count[1]
LUT4        ---     0.448              A to Z              \CompRS232/i420_3_lut
Route         1   e 0.788                                  \CompRS232/n479
LUT4        ---     0.448              A to Z              \CompRS232/i443_4_lut
Route         8   e 1.287                                  \CompRS232/r_SM_Main_2__N_46[1]
LUT4        ---     0.448              D to Z              \CompRS232/i178_4_lut
Route         1   e 0.788                                  \CompRS232/n237
LUT4        ---     0.448              A to Z              \CompRS232/i179_3_lut
Route         1   e 0.788                                  \CompRS232/n238
                  --------
                    6.848  (32.1% logic, 67.9% route), 5 logic levels.

Warning: 6.994 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets \CompDataSelect/s_counter_2__N_69]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets w_TX_DONE]               |     5.000 ns|     4.688 ns|     3  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets S_UARTClock2]            |     5.000 ns|     6.994 ns|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets                          |             |             |
\CompDataSelect/s_counter_2__N_69]      |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\CompRS232/r_SM_Main_2__N_46[1]         |       8|      48|     94.12%
                                        |        |        |
\CompRS232/n479                         |       1|      45|     88.24%
                                        |        |        |
\CompRS232/n411                         |       7|      21|     41.18%
                                        |        |        |
\CompRS232/r_Clk_Count[1]               |       2|      15|     29.41%
                                        |        |        |
\CompRS232/r_Clk_Count[2]               |       2|      15|     29.41%
                                        |        |        |
\CompRS232/r_Clk_Count[3]               |       2|      15|     29.41%
                                        |        |        |
\CompRS232/n238                         |       1|      12|     23.53%
                                        |        |        |
\CompRS232/S_UARTClock2_enable_13       |       3|       9|     17.65%
                                        |        |        |
\CompRS232/n237                         |       1|       9|     17.65%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 51  Score: 55049

Constraints cover  312 paths, 78 nets, and 218 connections (76.5% coverage)


Peak memory: 78626816 bytes, TRCE: 1843200 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
