# KKNN-FPGA-Verilog-Vitis-
# KNN-FPGA-Verilog  **Accelerated KNN for FPGA: A Verilog Reference Design**  This project provides an open-source, hardware-accelerated implementation of the K-Nearest Neighbors (KNN) machine learning algorithm using Verilog HDL, optimized for FPGA platforms. Ideal for high-speed, low-latency, and energy-efficient edge AI applications.
