-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ConvolutionInputGene is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_V_V_empty_n : IN STD_LOGIC;
    in_V_V_read : OUT STD_LOGIC;
    out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_V_V_full_n : IN STD_LOGIC;
    out_V_V_write : OUT STD_LOGIC;
    numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    numReps_empty_n : IN STD_LOGIC;
    numReps_read : OUT STD_LOGIC;
    numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    numReps_out_full_n : IN STD_LOGIC;
    numReps_out_write : OUT STD_LOGIC );
end;


architecture behav of ConvolutionInputGene is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv46_0 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000000000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv46_37D4 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000011011111010100";
    constant ap_const_lv46_1 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000000000000001";
    constant ap_const_lv14_37D4 : STD_LOGIC_VECTOR (13 downto 0) := "11011111010100";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv32_B4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110100";
    constant ap_const_lv32_1F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111110111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal in_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln107_reg_992 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln153_reg_1051 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal icmp_ln107_reg_992_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln123_reg_996 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln123_reg_996_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal numReps_blk_n : STD_LOGIC;
    signal numReps_out_blk_n : STD_LOGIC;
    signal indvar_flatten_reg_303 : STD_LOGIC_VECTOR (45 downto 0);
    signal i_0_i_reg_314 : STD_LOGIC_VECTOR (13 downto 0);
    signal reg_392 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state7_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op178_read_state9 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter2 : BOOLEAN;
    signal ap_predicate_op227_write_state10 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln107_fu_474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln153_fu_655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal numReps_read_reg_958 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fu_419_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal bound_reg_968 : STD_LOGIC_VECTOR (45 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln104_fu_425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln104_reg_973 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln104_fu_430_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal icmp_ln105_fu_436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln105_reg_982 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_448_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln123_fu_483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln124_fu_501_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln124_reg_1000 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln132_fu_553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln132_reg_1025 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_fu_570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_reg_1029 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln138_fu_581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln138_reg_1033 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_fu_601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1037 : STD_LOGIC_VECTOR (0 downto 0);
    signal ofm_y_fu_615_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_y_reg_1041 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln144_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_1046 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_reg_1055 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_fu_380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_reg_1060 : STD_LOGIC_VECTOR (0 downto 0);
    signal outElem_V_fu_767_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal outElem_V_reg_1064 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state7 : STD_LOGIC;
    signal inputBuf_0_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_0_V_ce0 : STD_LOGIC;
    signal inputBuf_0_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputBuf_0_V_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_0_V_ce1 : STD_LOGIC;
    signal inputBuf_0_V_we1 : STD_LOGIC;
    signal inputBuf_1_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_1_V_ce0 : STD_LOGIC;
    signal inputBuf_1_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputBuf_1_V_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_1_V_ce1 : STD_LOGIC;
    signal inputBuf_1_V_we1 : STD_LOGIC;
    signal inputBuf_2_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_2_V_ce0 : STD_LOGIC;
    signal inputBuf_2_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputBuf_2_V_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_2_V_ce1 : STD_LOGIC;
    signal inputBuf_2_V_we1 : STD_LOGIC;
    signal inputBuf_3_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_3_V_ce0 : STD_LOGIC;
    signal inputBuf_3_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputBuf_3_V_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal inputBuf_3_V_ce1 : STD_LOGIC;
    signal inputBuf_3_V_we1 : STD_LOGIC;
    signal zext_ln129_fu_539_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln156_fu_792_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln110_fu_839_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal read_block_12_fu_96 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln105_fu_462_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln160_fu_683_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_block_fu_741_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_y_1_i_fu_100 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_1_fu_781_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_ofm_y_1_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_x_6_fu_104 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_x_fu_595_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_y_6_fu_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_y_fu_505_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_6_fu_112 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln144_fu_627_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_fu_725_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_x_6_fu_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_x_fu_564_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal count_simd_6_fu_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal count_simd_fu_547_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_30_fu_124 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_34_fu_827_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_31_fu_863_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_12_fu_128 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln160_fu_667_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_368_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal counter_internal_blo_fu_132 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln172_fu_712_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln321_20_fu_800_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln321_fu_847_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_419_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_419_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln105_fu_442_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln128_5_fu_515_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln128_fu_511_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln128_fu_519_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal shl_ln_fu_525_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_in_bloc_fu_533_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln153_fu_643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln153_1_fu_649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln105_fu_470_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln163_fu_661_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal read_block_13_fu_675_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal counter_internal_blo_24_fu_700_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln172_fu_706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln124_6_fu_752_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln129_1_fu_756_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal outElem_V_fu_767_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal current_block_write_32_fu_807_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln165_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_block_write_33_fu_819_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_fu_851_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln116_fu_857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op84_load_state8 : BOOLEAN;
    signal ap_enable_operation_84 : BOOLEAN;
    signal ap_enable_state8_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op168_load_state9 : BOOLEAN;
    signal ap_enable_operation_168 : BOOLEAN;
    signal ap_enable_state9_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op190_store_state9 : BOOLEAN;
    signal ap_enable_operation_190 : BOOLEAN;
    signal ap_predicate_op217_store_state9 : BOOLEAN;
    signal ap_enable_operation_217 : BOOLEAN;
    signal ap_predicate_op86_load_state8 : BOOLEAN;
    signal ap_enable_operation_86 : BOOLEAN;
    signal ap_predicate_op169_load_state9 : BOOLEAN;
    signal ap_enable_operation_169 : BOOLEAN;
    signal ap_predicate_op188_store_state9 : BOOLEAN;
    signal ap_enable_operation_188 : BOOLEAN;
    signal ap_predicate_op215_store_state9 : BOOLEAN;
    signal ap_enable_operation_215 : BOOLEAN;
    signal ap_predicate_op88_load_state8 : BOOLEAN;
    signal ap_enable_operation_88 : BOOLEAN;
    signal ap_predicate_op170_load_state9 : BOOLEAN;
    signal ap_enable_operation_170 : BOOLEAN;
    signal ap_predicate_op186_store_state9 : BOOLEAN;
    signal ap_enable_operation_186 : BOOLEAN;
    signal ap_predicate_op213_store_state9 : BOOLEAN;
    signal ap_enable_operation_213 : BOOLEAN;
    signal ap_predicate_op90_load_state8 : BOOLEAN;
    signal ap_enable_operation_90 : BOOLEAN;
    signal ap_predicate_op171_load_state9 : BOOLEAN;
    signal ap_enable_operation_171 : BOOLEAN;
    signal ap_predicate_op192_store_state9 : BOOLEAN;
    signal ap_enable_operation_192 : BOOLEAN;
    signal ap_predicate_op219_store_state9 : BOOLEAN;
    signal ap_enable_operation_219 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_419_p00 : STD_LOGIC_VECTOR (45 downto 0);
    signal ap_condition_436 : BOOLEAN;
    signal ap_condition_448 : BOOLEAN;
    signal ap_condition_459 : BOOLEAN;
    signal ap_condition_470 : BOOLEAN;

    component BlackBoxJam_mul_3ocq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (45 downto 0) );
    end component;


    component BlackBoxJam_mux_4pcA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ConvolutionInputGkbM IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    inputBuf_0_V_U : component ConvolutionInputGkbM
    generic map (
        DataWidth => 32,
        AddressRange => 60,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_0_V_address0,
        ce0 => inputBuf_0_V_ce0,
        q0 => inputBuf_0_V_q0,
        address1 => inputBuf_0_V_address1,
        ce1 => inputBuf_0_V_ce1,
        we1 => inputBuf_0_V_we1,
        d1 => in_V_V_dout);

    inputBuf_1_V_U : component ConvolutionInputGkbM
    generic map (
        DataWidth => 32,
        AddressRange => 60,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_1_V_address0,
        ce0 => inputBuf_1_V_ce0,
        q0 => inputBuf_1_V_q0,
        address1 => inputBuf_1_V_address1,
        ce1 => inputBuf_1_V_ce1,
        we1 => inputBuf_1_V_we1,
        d1 => in_V_V_dout);

    inputBuf_2_V_U : component ConvolutionInputGkbM
    generic map (
        DataWidth => 32,
        AddressRange => 60,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_2_V_address0,
        ce0 => inputBuf_2_V_ce0,
        q0 => inputBuf_2_V_q0,
        address1 => inputBuf_2_V_address1,
        ce1 => inputBuf_2_V_ce1,
        we1 => inputBuf_2_V_we1,
        d1 => in_V_V_dout);

    inputBuf_3_V_U : component ConvolutionInputGkbM
    generic map (
        DataWidth => 32,
        AddressRange => 60,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_3_V_address0,
        ce0 => inputBuf_3_V_ce0,
        q0 => inputBuf_3_V_q0,
        address1 => inputBuf_3_V_address1,
        ce1 => inputBuf_3_V_ce1,
        we1 => inputBuf_3_V_we1,
        d1 => in_V_V_dout);

    BlackBoxJam_mul_3ocq_U93 : component BlackBoxJam_mul_3ocq
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 15,
        dout_WIDTH => 46)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_419_p0,
        din1 => grp_fu_419_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_419_p2);

    BlackBoxJam_mux_4pcA_U94 : component BlackBoxJam_mux_4pcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => inputBuf_0_V_q0,
        din1 => inputBuf_1_V_q0,
        din2 => inputBuf_2_V_q0,
        din3 => inputBuf_3_V_q0,
        din4 => outElem_V_fu_767_p5,
        dout => outElem_V_fu_767_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state7))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state7)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state7);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    count_simd_6_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln132_fu_553_p2 = ap_const_lv1_0) and (icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                count_simd_6_fu_120 <= count_simd_fu_547_p2;
            elsif ((((icmp_ln135_fu_570_p2 = ap_const_lv1_0) and (icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln132_fu_553_p2 = ap_const_lv1_1) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln138_fu_581_p2 = ap_const_lv1_0) and (icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln135_fu_570_p2 = ap_const_lv1_1) and (icmp_ln132_fu_553_p2 = ap_const_lv1_1) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln141_fu_601_p2 = ap_const_lv1_0) and (icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln138_fu_581_p2 = ap_const_lv1_1) and (icmp_ln135_fu_570_p2 = ap_const_lv1_1) and (icmp_ln132_fu_553_p2 = ap_const_lv1_1) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln141_fu_601_p2 = ap_const_lv1_1) and (icmp_ln138_fu_581_p2 = ap_const_lv1_1) and (icmp_ln135_fu_570_p2 = ap_const_lv1_1) and (icmp_ln132_fu_553_p2 = ap_const_lv1_1) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                count_simd_6_fu_120 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    counter_internal_blo_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                counter_internal_blo_fu_132 <= select_ln172_fu_712_p3;
            elsif ((((icmp_ln113_fu_380_p2 = ap_const_lv1_1) and (icmp_ln107_fu_474_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                counter_internal_blo_fu_132 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    current_block_write_30_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln113_reg_1060 = ap_const_lv1_1) and (icmp_ln107_reg_992 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                current_block_write_30_fu_124 <= current_block_write_31_fu_863_p3;
            elsif (((ap_const_lv1_1 = and_ln153_reg_1051) and (icmp_ln107_reg_992 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                current_block_write_30_fu_124 <= current_block_write_34_fu_827_p3;
            elsif ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                current_block_write_30_fu_124 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    current_line_12_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln113_fu_380_p2 = ap_const_lv1_0) and (icmp_ln107_fu_474_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                current_line_12_fu_128 <= grp_fu_368_p2;
            elsif (((icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln153_fu_655_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                current_line_12_fu_128 <= select_ln160_fu_667_p3;
            elsif ((((icmp_ln113_fu_380_p2 = ap_const_lv1_1) and (icmp_ln107_fu_474_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                current_line_12_fu_128 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_0_i_reg_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_425_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                i_0_i_reg_314 <= i_fu_448_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                i_0_i_reg_314 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_303_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_425_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_reg_303 <= add_ln104_fu_430_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                indvar_flatten_reg_303 <= ap_const_lv46_0;
            end if; 
        end if;
    end process;

    inp_6_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln107_fu_474_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                inp_6_fu_112 <= inp_fu_725_p2;
            elsif (((icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln141_fu_601_p2 = ap_const_lv1_1) and (icmp_ln138_fu_581_p2 = ap_const_lv1_1) and (icmp_ln135_fu_570_p2 = ap_const_lv1_1) and (icmp_ln132_fu_553_p2 = ap_const_lv1_1) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                inp_6_fu_112 <= select_ln144_fu_627_p3;
            elsif ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                inp_6_fu_112 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    k_x_6_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln135_fu_570_p2 = ap_const_lv1_0) and (icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln132_fu_553_p2 = ap_const_lv1_1) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                k_x_6_fu_116 <= k_x_fu_564_p2;
            elsif ((((icmp_ln138_fu_581_p2 = ap_const_lv1_0) and (icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln135_fu_570_p2 = ap_const_lv1_1) and (icmp_ln132_fu_553_p2 = ap_const_lv1_1) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln141_fu_601_p2 = ap_const_lv1_0) and (icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln138_fu_581_p2 = ap_const_lv1_1) and (icmp_ln135_fu_570_p2 = ap_const_lv1_1) and (icmp_ln132_fu_553_p2 = ap_const_lv1_1) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln141_fu_601_p2 = ap_const_lv1_1) and (icmp_ln138_fu_581_p2 = ap_const_lv1_1) and (icmp_ln135_fu_570_p2 = ap_const_lv1_1) and (icmp_ln132_fu_553_p2 = ap_const_lv1_1) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                k_x_6_fu_116 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    k_y_6_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln138_fu_581_p2 = ap_const_lv1_0) and (icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln135_fu_570_p2 = ap_const_lv1_1) and (icmp_ln132_fu_553_p2 = ap_const_lv1_1) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                k_y_6_fu_108 <= k_y_fu_505_p2;
            elsif ((((icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln138_fu_581_p2 = ap_const_lv1_1) and (icmp_ln135_fu_570_p2 = ap_const_lv1_1) and (icmp_ln132_fu_553_p2 = ap_const_lv1_1) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                k_y_6_fu_108 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ofm_x_6_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln141_fu_601_p2 = ap_const_lv1_0) and (icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln138_fu_581_p2 = ap_const_lv1_1) and (icmp_ln135_fu_570_p2 = ap_const_lv1_1) and (icmp_ln132_fu_553_p2 = ap_const_lv1_1) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ofm_x_6_fu_104 <= ofm_x_fu_595_p2;
            elsif ((((icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln141_fu_601_p2 = ap_const_lv1_1) and (icmp_ln138_fu_581_p2 = ap_const_lv1_1) and (icmp_ln135_fu_570_p2 = ap_const_lv1_1) and (icmp_ln132_fu_553_p2 = ap_const_lv1_1) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                ofm_x_6_fu_104 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ofm_y_1_i_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln123_reg_996 = ap_const_lv1_1) and (icmp_ln141_reg_1037 = ap_const_lv1_1) and (icmp_ln138_reg_1033 = ap_const_lv1_1) and (icmp_ln135_reg_1029 = ap_const_lv1_1) and (icmp_ln132_reg_1025 = ap_const_lv1_1) and (icmp_ln107_reg_992 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ofm_y_1_i_fu_100 <= select_ln144_1_fu_781_p3;
            elsif ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ofm_y_1_i_fu_100 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    read_block_12_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln113_fu_380_p2 = ap_const_lv1_1) and (icmp_ln107_fu_474_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                read_block_12_fu_96 <= read_block_fu_741_p2;
            elsif (((icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln153_fu_655_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                read_block_12_fu_96 <= zext_ln160_fu_683_p1;
            elsif ((((icmp_ln113_fu_380_p2 = ap_const_lv1_0) and (icmp_ln107_fu_474_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln153_fu_655_p2) and (icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                read_block_12_fu_96 <= select_ln105_fu_462_p3;
            elsif ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                read_block_12_fu_96 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln153_reg_1051 <= and_ln153_fu_655_p2;
                icmp_ln123_reg_996 <= icmp_ln123_fu_483_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                bound_reg_968 <= grp_fu_419_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln104_reg_973 <= icmp_ln104_fu_425_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_425_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln105_reg_982 <= icmp_ln105_fu_436_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_reg_973 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln107_reg_992 <= icmp_ln107_fu_474_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln107_reg_992_pp0_iter2_reg <= icmp_ln107_reg_992;
                icmp_ln123_reg_996_pp0_iter2_reg <= icmp_ln123_reg_996;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln107_fu_474_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln113_reg_1060 <= icmp_ln113_fu_380_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln132_reg_1025 <= icmp_ln132_fu_553_p2;
                trunc_ln124_reg_1000 <= trunc_ln124_fu_501_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln132_fu_553_p2 = ap_const_lv1_1) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln135_reg_1029 <= icmp_ln135_fu_570_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln135_fu_570_p2 = ap_const_lv1_1) and (icmp_ln132_fu_553_p2 = ap_const_lv1_1) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln138_reg_1033 <= icmp_ln138_fu_581_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln138_fu_581_p2 = ap_const_lv1_1) and (icmp_ln135_fu_570_p2 = ap_const_lv1_1) and (icmp_ln132_fu_553_p2 = ap_const_lv1_1) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln141_reg_1037 <= icmp_ln141_fu_601_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln141_fu_601_p2 = ap_const_lv1_1) and (icmp_ln138_fu_581_p2 = ap_const_lv1_1) and (icmp_ln135_fu_570_p2 = ap_const_lv1_1) and (icmp_ln132_fu_553_p2 = ap_const_lv1_1) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln144_reg_1046 <= icmp_ln144_fu_621_p2;
                ofm_y_reg_1041 <= ofm_y_fu_615_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln153_fu_655_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln160_reg_1055 <= icmp_ln160_fu_374_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                numReps_read_reg_958 <= numReps_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln123_reg_996 = ap_const_lv1_1) and (icmp_ln107_reg_992 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                outElem_V_reg_1064 <= outElem_V_fu_767_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln107_fu_474_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln153_fu_655_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_392 <= current_line_12_fu_128;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, numReps_empty_n, numReps_out_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter1, icmp_ln104_fu_425_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln104_fu_425_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln104_fu_425_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln104_fu_430_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_303) + unsigned(ap_const_lv46_1));
    add_ln105_fu_442_p2 <= std_logic_vector(unsigned(i_0_i_reg_314) + unsigned(ap_const_lv14_1));
    add_ln128_fu_519_p2 <= std_logic_vector(unsigned(trunc_ln128_5_fu_515_p1) + unsigned(trunc_ln128_fu_511_p1));
    add_ln129_1_fu_756_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(trunc_ln124_6_fu_752_p1));
    add_ln163_fu_661_p2 <= std_logic_vector(unsigned(trunc_ln105_fu_470_p1) + unsigned(ap_const_lv5_1));
    and_ln153_fu_655_p2 <= (icmp_ln153_fu_643_p2 and icmp_ln153_1_fu_649_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(6);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(7);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter2, icmp_ln107_reg_992, ap_enable_reg_pp0_iter3, ap_predicate_op178_read_state9, ap_predicate_op227_write_state10)
    begin
                ap_block_pp0_stage0_01001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op227_write_state10 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op178_read_state9 = ap_const_boolean_1)) or ((icmp_ln107_reg_992 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter2, icmp_ln107_reg_992, ap_enable_reg_pp0_iter3, ap_predicate_op178_read_state9, ap_predicate_op227_write_state10)
    begin
                ap_block_pp0_stage0_11001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op227_write_state10 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op178_read_state9 = ap_const_boolean_1)) or ((icmp_ln107_reg_992 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter2, icmp_ln107_reg_992, ap_enable_reg_pp0_iter3, ap_predicate_op178_read_state9, ap_predicate_op227_write_state10)
    begin
                ap_block_pp0_stage0_subdone <= (((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op227_write_state10 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op178_read_state9 = ap_const_boolean_1)) or ((icmp_ln107_reg_992 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, numReps_empty_n, numReps_out_full_n)
    begin
                ap_block_state1 <= ((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state10_pp0_stage0_iter3_assign_proc : process(out_V_V_full_n, ap_predicate_op227_write_state10)
    begin
                ap_block_state10_pp0_stage0_iter3 <= ((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op227_write_state10 = ap_const_boolean_1));
    end process;

        ap_block_state7_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter2_assign_proc : process(in_V_V_empty_n, icmp_ln107_reg_992, ap_predicate_op178_read_state9)
    begin
                ap_block_state9_pp0_stage0_iter2 <= (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op178_read_state9 = ap_const_boolean_1)) or ((icmp_ln107_reg_992 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)));
    end process;


    ap_condition_436_assign_proc : process(icmp_ln107_reg_992, and_ln153_reg_1051, trunc_ln321_20_fu_800_p1)
    begin
                ap_condition_436 <= ((ap_const_lv1_1 = and_ln153_reg_1051) and (icmp_ln107_reg_992 = ap_const_lv1_0) and (trunc_ln321_20_fu_800_p1 = ap_const_lv2_0));
    end process;


    ap_condition_448_assign_proc : process(icmp_ln107_reg_992, and_ln153_reg_1051, trunc_ln321_20_fu_800_p1)
    begin
                ap_condition_448 <= ((ap_const_lv1_1 = and_ln153_reg_1051) and (icmp_ln107_reg_992 = ap_const_lv1_0) and (trunc_ln321_20_fu_800_p1 = ap_const_lv2_1));
    end process;


    ap_condition_459_assign_proc : process(icmp_ln107_reg_992, and_ln153_reg_1051, trunc_ln321_20_fu_800_p1)
    begin
                ap_condition_459 <= ((ap_const_lv1_1 = and_ln153_reg_1051) and (icmp_ln107_reg_992 = ap_const_lv1_0) and (trunc_ln321_20_fu_800_p1 = ap_const_lv2_2));
    end process;


    ap_condition_470_assign_proc : process(icmp_ln107_reg_992, and_ln153_reg_1051, trunc_ln321_20_fu_800_p1)
    begin
                ap_condition_470 <= ((ap_const_lv1_1 = and_ln153_reg_1051) and (icmp_ln107_reg_992 = ap_const_lv1_0) and (trunc_ln321_20_fu_800_p1 = ap_const_lv2_3));
    end process;


    ap_condition_pp0_exit_iter0_state7_assign_proc : process(icmp_ln104_fu_425_p2)
    begin
        if ((icmp_ln104_fu_425_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state7 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_168_assign_proc : process(ap_predicate_op168_load_state9)
    begin
                ap_enable_operation_168 <= (ap_predicate_op168_load_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_169_assign_proc : process(ap_predicate_op169_load_state9)
    begin
                ap_enable_operation_169 <= (ap_predicate_op169_load_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_170_assign_proc : process(ap_predicate_op170_load_state9)
    begin
                ap_enable_operation_170 <= (ap_predicate_op170_load_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_171_assign_proc : process(ap_predicate_op171_load_state9)
    begin
                ap_enable_operation_171 <= (ap_predicate_op171_load_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_186_assign_proc : process(ap_predicate_op186_store_state9)
    begin
                ap_enable_operation_186 <= (ap_predicate_op186_store_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_188_assign_proc : process(ap_predicate_op188_store_state9)
    begin
                ap_enable_operation_188 <= (ap_predicate_op188_store_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_190_assign_proc : process(ap_predicate_op190_store_state9)
    begin
                ap_enable_operation_190 <= (ap_predicate_op190_store_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_192_assign_proc : process(ap_predicate_op192_store_state9)
    begin
                ap_enable_operation_192 <= (ap_predicate_op192_store_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_213_assign_proc : process(ap_predicate_op213_store_state9)
    begin
                ap_enable_operation_213 <= (ap_predicate_op213_store_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_215_assign_proc : process(ap_predicate_op215_store_state9)
    begin
                ap_enable_operation_215 <= (ap_predicate_op215_store_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_217_assign_proc : process(ap_predicate_op217_store_state9)
    begin
                ap_enable_operation_217 <= (ap_predicate_op217_store_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_219_assign_proc : process(ap_predicate_op219_store_state9)
    begin
                ap_enable_operation_219 <= (ap_predicate_op219_store_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_84_assign_proc : process(ap_predicate_op84_load_state8)
    begin
                ap_enable_operation_84 <= (ap_predicate_op84_load_state8 = ap_const_boolean_1);
    end process;


    ap_enable_operation_86_assign_proc : process(ap_predicate_op86_load_state8)
    begin
                ap_enable_operation_86 <= (ap_predicate_op86_load_state8 = ap_const_boolean_1);
    end process;


    ap_enable_operation_88_assign_proc : process(ap_predicate_op88_load_state8)
    begin
                ap_enable_operation_88 <= (ap_predicate_op88_load_state8 = ap_const_boolean_1);
    end process;


    ap_enable_operation_90_assign_proc : process(ap_predicate_op90_load_state8)
    begin
                ap_enable_operation_90 <= (ap_predicate_op90_load_state8 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state8_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state8_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state9_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage0)
    begin
                ap_enable_state9_pp0_iter2_stage0 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op168_load_state9_assign_proc : process(icmp_ln107_reg_992, icmp_ln123_reg_996)
    begin
                ap_predicate_op168_load_state9 <= ((icmp_ln123_reg_996 = ap_const_lv1_1) and (icmp_ln107_reg_992 = ap_const_lv1_0));
    end process;


    ap_predicate_op169_load_state9_assign_proc : process(icmp_ln107_reg_992, icmp_ln123_reg_996)
    begin
                ap_predicate_op169_load_state9 <= ((icmp_ln123_reg_996 = ap_const_lv1_1) and (icmp_ln107_reg_992 = ap_const_lv1_0));
    end process;


    ap_predicate_op170_load_state9_assign_proc : process(icmp_ln107_reg_992, icmp_ln123_reg_996)
    begin
                ap_predicate_op170_load_state9 <= ((icmp_ln123_reg_996 = ap_const_lv1_1) and (icmp_ln107_reg_992 = ap_const_lv1_0));
    end process;


    ap_predicate_op171_load_state9_assign_proc : process(icmp_ln107_reg_992, icmp_ln123_reg_996)
    begin
                ap_predicate_op171_load_state9 <= ((icmp_ln123_reg_996 = ap_const_lv1_1) and (icmp_ln107_reg_992 = ap_const_lv1_0));
    end process;


    ap_predicate_op178_read_state9_assign_proc : process(icmp_ln107_reg_992, and_ln153_reg_1051)
    begin
                ap_predicate_op178_read_state9 <= ((ap_const_lv1_1 = and_ln153_reg_1051) and (icmp_ln107_reg_992 = ap_const_lv1_0));
    end process;


    ap_predicate_op186_store_state9_assign_proc : process(icmp_ln107_reg_992, and_ln153_reg_1051, trunc_ln321_20_fu_800_p1)
    begin
                ap_predicate_op186_store_state9 <= ((ap_const_lv1_1 = and_ln153_reg_1051) and (icmp_ln107_reg_992 = ap_const_lv1_0) and (trunc_ln321_20_fu_800_p1 = ap_const_lv2_2));
    end process;


    ap_predicate_op188_store_state9_assign_proc : process(icmp_ln107_reg_992, and_ln153_reg_1051, trunc_ln321_20_fu_800_p1)
    begin
                ap_predicate_op188_store_state9 <= ((ap_const_lv1_1 = and_ln153_reg_1051) and (icmp_ln107_reg_992 = ap_const_lv1_0) and (trunc_ln321_20_fu_800_p1 = ap_const_lv2_1));
    end process;


    ap_predicate_op190_store_state9_assign_proc : process(icmp_ln107_reg_992, and_ln153_reg_1051, trunc_ln321_20_fu_800_p1)
    begin
                ap_predicate_op190_store_state9 <= ((ap_const_lv1_1 = and_ln153_reg_1051) and (icmp_ln107_reg_992 = ap_const_lv1_0) and (trunc_ln321_20_fu_800_p1 = ap_const_lv2_0));
    end process;


    ap_predicate_op192_store_state9_assign_proc : process(icmp_ln107_reg_992, and_ln153_reg_1051, trunc_ln321_20_fu_800_p1)
    begin
                ap_predicate_op192_store_state9 <= ((ap_const_lv1_1 = and_ln153_reg_1051) and (icmp_ln107_reg_992 = ap_const_lv1_0) and (trunc_ln321_20_fu_800_p1 = ap_const_lv2_3));
    end process;


    ap_predicate_op213_store_state9_assign_proc : process(icmp_ln107_reg_992, trunc_ln321_fu_847_p1)
    begin
                ap_predicate_op213_store_state9 <= ((icmp_ln107_reg_992 = ap_const_lv1_1) and (trunc_ln321_fu_847_p1 = ap_const_lv2_2));
    end process;


    ap_predicate_op215_store_state9_assign_proc : process(icmp_ln107_reg_992, trunc_ln321_fu_847_p1)
    begin
                ap_predicate_op215_store_state9 <= ((icmp_ln107_reg_992 = ap_const_lv1_1) and (trunc_ln321_fu_847_p1 = ap_const_lv2_1));
    end process;


    ap_predicate_op217_store_state9_assign_proc : process(icmp_ln107_reg_992, trunc_ln321_fu_847_p1)
    begin
                ap_predicate_op217_store_state9 <= ((icmp_ln107_reg_992 = ap_const_lv1_1) and (trunc_ln321_fu_847_p1 = ap_const_lv2_0));
    end process;


    ap_predicate_op219_store_state9_assign_proc : process(icmp_ln107_reg_992, trunc_ln321_fu_847_p1)
    begin
                ap_predicate_op219_store_state9 <= ((icmp_ln107_reg_992 = ap_const_lv1_1) and (trunc_ln321_fu_847_p1 = ap_const_lv2_3));
    end process;


    ap_predicate_op227_write_state10_assign_proc : process(icmp_ln107_reg_992_pp0_iter2_reg, icmp_ln123_reg_996_pp0_iter2_reg)
    begin
                ap_predicate_op227_write_state10 <= ((icmp_ln107_reg_992_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln123_reg_996_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op84_load_state8_assign_proc : process(icmp_ln107_fu_474_p2, icmp_ln123_fu_483_p2)
    begin
                ap_predicate_op84_load_state8 <= ((icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op86_load_state8_assign_proc : process(icmp_ln107_fu_474_p2, icmp_ln123_fu_483_p2)
    begin
                ap_predicate_op86_load_state8 <= ((icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op88_load_state8_assign_proc : process(icmp_ln107_fu_474_p2, icmp_ln123_fu_483_p2)
    begin
                ap_predicate_op88_load_state8 <= ((icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op90_load_state8_assign_proc : process(icmp_ln107_fu_474_p2, icmp_ln123_fu_483_p2)
    begin
                ap_predicate_op90_load_state8 <= ((icmp_ln107_fu_474_p2 = ap_const_lv1_0) and (icmp_ln123_fu_483_p2 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_ofm_y_1_i_load_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, icmp_ln107_reg_992, icmp_ln123_reg_996, icmp_ln132_reg_1025, icmp_ln135_reg_1029, icmp_ln138_reg_1033, icmp_ln141_reg_1037, ofm_y_1_i_fu_100, select_ln144_1_fu_781_p3)
    begin
        if (((icmp_ln123_reg_996 = ap_const_lv1_1) and (icmp_ln141_reg_1037 = ap_const_lv1_1) and (icmp_ln138_reg_1033 = ap_const_lv1_1) and (icmp_ln135_reg_1029 = ap_const_lv1_1) and (icmp_ln132_reg_1025 = ap_const_lv1_1) and (icmp_ln107_reg_992 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_ofm_y_1_i_load <= select_ln144_1_fu_781_p3;
        else 
            ap_sig_allocacmp_ofm_y_1_i_load <= ofm_y_1_i_fu_100;
        end if; 
    end process;

    count_simd_fu_547_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(count_simd_6_fu_120));
    counter_internal_blo_24_fu_700_p2 <= std_logic_vector(unsigned(counter_internal_blo_fu_132) + unsigned(ap_const_lv32_1));
    current_block_write_31_fu_863_p3 <= 
        ap_const_lv32_0 when (icmp_ln116_fu_857_p2(0) = '1') else 
        current_block_write_fu_851_p2;
    current_block_write_32_fu_807_p2 <= std_logic_vector(unsigned(current_block_write_30_fu_124) + unsigned(ap_const_lv32_1));
    current_block_write_33_fu_819_p3 <= 
        ap_const_lv32_0 when (icmp_ln165_fu_813_p2(0) = '1') else 
        current_block_write_32_fu_807_p2;
    current_block_write_34_fu_827_p3 <= 
        current_block_write_33_fu_819_p3 when (icmp_ln160_reg_1055(0) = '1') else 
        current_block_write_30_fu_124;
    current_block_write_fu_851_p2 <= std_logic_vector(unsigned(current_block_write_30_fu_124) + unsigned(ap_const_lv32_1));
    current_line_in_bloc_fu_533_p2 <= std_logic_vector(unsigned(shl_ln_fu_525_p3) + unsigned(count_simd_6_fu_120));
    grp_fu_368_p2 <= std_logic_vector(unsigned(current_line_12_fu_128) + unsigned(ap_const_lv32_1));
    grp_fu_419_p0 <= grp_fu_419_p00(32 - 1 downto 0);
    grp_fu_419_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(numReps_read_reg_958),46));
    grp_fu_419_p1 <= ap_const_lv46_37D4(15 - 1 downto 0);
    i_fu_448_p3 <= 
        ap_const_lv14_1 when (icmp_ln105_fu_436_p2(0) = '1') else 
        add_ln105_fu_442_p2;
    icmp_ln104_fu_425_p2 <= "1" when (indvar_flatten_reg_303 = bound_reg_968) else "0";
    icmp_ln105_fu_436_p2 <= "1" when (i_0_i_reg_314 = ap_const_lv14_37D4) else "0";
    icmp_ln107_fu_474_p2 <= "1" when (unsigned(inp_6_fu_112) < unsigned(ap_const_lv32_B4)) else "0";
    icmp_ln113_fu_380_p2 <= "1" when (grp_fu_368_p2 = ap_const_lv32_3C) else "0";
    icmp_ln116_fu_857_p2 <= "1" when (current_block_write_fu_851_p2 = ap_const_lv32_4) else "0";
    icmp_ln123_fu_483_p2 <= "1" when (unsigned(counter_internal_blo_fu_132) < unsigned(ap_const_lv32_1F7)) else "0";
    icmp_ln132_fu_553_p2 <= "1" when (count_simd_fu_547_p2 = ap_const_lv32_2) else "0";
    icmp_ln135_fu_570_p2 <= "1" when (k_x_fu_564_p2 = ap_const_lv32_3) else "0";
    icmp_ln138_fu_581_p2 <= "1" when (k_y_fu_505_p2 = ap_const_lv32_3) else "0";
    icmp_ln141_fu_601_p2 <= "1" when (ofm_x_fu_595_p2 = ap_const_lv32_1C) else "0";
    icmp_ln144_fu_621_p2 <= "1" when (ofm_y_fu_615_p2 = ap_const_lv32_1C) else "0";
    icmp_ln153_1_fu_649_p2 <= "1" when (unsigned(select_ln105_fu_462_p3) < unsigned(ap_const_lv32_1E)) else "0";
    icmp_ln153_fu_643_p2 <= "1" when (unsigned(counter_internal_blo_fu_132) < unsigned(ap_const_lv32_3B)) else "0";
    icmp_ln160_fu_374_p2 <= "1" when (grp_fu_368_p2 = ap_const_lv32_3C) else "0";
    icmp_ln165_fu_813_p2 <= "1" when (current_block_write_32_fu_807_p2 = ap_const_lv32_4) else "0";
    icmp_ln172_fu_706_p2 <= "1" when (counter_internal_blo_24_fu_700_p2 = ap_const_lv32_1F7) else "0";

    in_V_V_blk_n_assign_proc : process(in_V_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, icmp_ln107_reg_992, and_ln153_reg_1051)
    begin
        if ((((ap_const_lv1_1 = and_ln153_reg_1051) and (icmp_ln107_reg_992 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln107_reg_992 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            in_V_V_blk_n <= in_V_V_empty_n;
        else 
            in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln107_reg_992, ap_predicate_op178_read_state9, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln107_reg_992 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op178_read_state9 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            in_V_V_read <= ap_const_logic_1;
        else 
            in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    inp_fu_725_p2 <= std_logic_vector(unsigned(inp_6_fu_112) + unsigned(ap_const_lv32_1));
    inputBuf_0_V_address0 <= zext_ln129_fu_539_p1(6 - 1 downto 0);

    inputBuf_0_V_address1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, icmp_ln107_reg_992, zext_ln156_fu_792_p1, zext_ln110_fu_839_p1, trunc_ln321_fu_847_p1, ap_condition_436)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if (((icmp_ln107_reg_992 = ap_const_lv1_1) and (trunc_ln321_fu_847_p1 = ap_const_lv2_0))) then 
                inputBuf_0_V_address1 <= zext_ln110_fu_839_p1(6 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_436)) then 
                inputBuf_0_V_address1 <= zext_ln156_fu_792_p1(6 - 1 downto 0);
            else 
                inputBuf_0_V_address1 <= "XXXXXX";
            end if;
        else 
            inputBuf_0_V_address1 <= "XXXXXX";
        end if; 
    end process;


    inputBuf_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_0_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln107_reg_992, and_ln153_reg_1051, ap_block_pp0_stage0_11001, trunc_ln321_20_fu_800_p1, trunc_ln321_fu_847_p1)
    begin
        if ((((ap_const_lv1_1 = and_ln153_reg_1051) and (icmp_ln107_reg_992 = ap_const_lv1_0) and (trunc_ln321_20_fu_800_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln107_reg_992 = ap_const_lv1_1) and (trunc_ln321_fu_847_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_0_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_V_we1_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln107_reg_992, and_ln153_reg_1051, ap_block_pp0_stage0_11001, trunc_ln321_20_fu_800_p1, trunc_ln321_fu_847_p1)
    begin
        if ((((ap_const_lv1_1 = and_ln153_reg_1051) and (icmp_ln107_reg_992 = ap_const_lv1_0) and (trunc_ln321_20_fu_800_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln107_reg_992 = ap_const_lv1_1) and (trunc_ln321_fu_847_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_0_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_1_V_address0 <= zext_ln129_fu_539_p1(6 - 1 downto 0);

    inputBuf_1_V_address1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, icmp_ln107_reg_992, zext_ln156_fu_792_p1, zext_ln110_fu_839_p1, trunc_ln321_fu_847_p1, ap_condition_448)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if (((icmp_ln107_reg_992 = ap_const_lv1_1) and (trunc_ln321_fu_847_p1 = ap_const_lv2_1))) then 
                inputBuf_1_V_address1 <= zext_ln110_fu_839_p1(6 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_448)) then 
                inputBuf_1_V_address1 <= zext_ln156_fu_792_p1(6 - 1 downto 0);
            else 
                inputBuf_1_V_address1 <= "XXXXXX";
            end if;
        else 
            inputBuf_1_V_address1 <= "XXXXXX";
        end if; 
    end process;


    inputBuf_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_1_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln107_reg_992, and_ln153_reg_1051, ap_block_pp0_stage0_11001, trunc_ln321_20_fu_800_p1, trunc_ln321_fu_847_p1)
    begin
        if ((((ap_const_lv1_1 = and_ln153_reg_1051) and (icmp_ln107_reg_992 = ap_const_lv1_0) and (trunc_ln321_20_fu_800_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln107_reg_992 = ap_const_lv1_1) and (trunc_ln321_fu_847_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_1_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_V_we1_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln107_reg_992, and_ln153_reg_1051, ap_block_pp0_stage0_11001, trunc_ln321_20_fu_800_p1, trunc_ln321_fu_847_p1)
    begin
        if ((((ap_const_lv1_1 = and_ln153_reg_1051) and (icmp_ln107_reg_992 = ap_const_lv1_0) and (trunc_ln321_20_fu_800_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln107_reg_992 = ap_const_lv1_1) and (trunc_ln321_fu_847_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_1_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_2_V_address0 <= zext_ln129_fu_539_p1(6 - 1 downto 0);

    inputBuf_2_V_address1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, icmp_ln107_reg_992, zext_ln156_fu_792_p1, zext_ln110_fu_839_p1, trunc_ln321_fu_847_p1, ap_condition_459)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if (((icmp_ln107_reg_992 = ap_const_lv1_1) and (trunc_ln321_fu_847_p1 = ap_const_lv2_2))) then 
                inputBuf_2_V_address1 <= zext_ln110_fu_839_p1(6 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_459)) then 
                inputBuf_2_V_address1 <= zext_ln156_fu_792_p1(6 - 1 downto 0);
            else 
                inputBuf_2_V_address1 <= "XXXXXX";
            end if;
        else 
            inputBuf_2_V_address1 <= "XXXXXX";
        end if; 
    end process;


    inputBuf_2_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_2_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln107_reg_992, and_ln153_reg_1051, ap_block_pp0_stage0_11001, trunc_ln321_20_fu_800_p1, trunc_ln321_fu_847_p1)
    begin
        if ((((ap_const_lv1_1 = and_ln153_reg_1051) and (icmp_ln107_reg_992 = ap_const_lv1_0) and (trunc_ln321_20_fu_800_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln107_reg_992 = ap_const_lv1_1) and (trunc_ln321_fu_847_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_2_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_V_we1_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln107_reg_992, and_ln153_reg_1051, ap_block_pp0_stage0_11001, trunc_ln321_20_fu_800_p1, trunc_ln321_fu_847_p1)
    begin
        if ((((ap_const_lv1_1 = and_ln153_reg_1051) and (icmp_ln107_reg_992 = ap_const_lv1_0) and (trunc_ln321_20_fu_800_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln107_reg_992 = ap_const_lv1_1) and (trunc_ln321_fu_847_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_2_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_3_V_address0 <= zext_ln129_fu_539_p1(6 - 1 downto 0);

    inputBuf_3_V_address1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, icmp_ln107_reg_992, zext_ln156_fu_792_p1, zext_ln110_fu_839_p1, trunc_ln321_fu_847_p1, ap_condition_470)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if (((icmp_ln107_reg_992 = ap_const_lv1_1) and (trunc_ln321_fu_847_p1 = ap_const_lv2_3))) then 
                inputBuf_3_V_address1 <= zext_ln110_fu_839_p1(6 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_470)) then 
                inputBuf_3_V_address1 <= zext_ln156_fu_792_p1(6 - 1 downto 0);
            else 
                inputBuf_3_V_address1 <= "XXXXXX";
            end if;
        else 
            inputBuf_3_V_address1 <= "XXXXXX";
        end if; 
    end process;


    inputBuf_3_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_3_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln107_reg_992, and_ln153_reg_1051, ap_block_pp0_stage0_11001, trunc_ln321_20_fu_800_p1, trunc_ln321_fu_847_p1)
    begin
        if ((((ap_const_lv1_1 = and_ln153_reg_1051) and (icmp_ln107_reg_992 = ap_const_lv1_0) and (trunc_ln321_20_fu_800_p1 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln107_reg_992 = ap_const_lv1_1) and (trunc_ln321_fu_847_p1 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_3_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_V_we1_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln107_reg_992, and_ln153_reg_1051, ap_block_pp0_stage0_11001, trunc_ln321_20_fu_800_p1, trunc_ln321_fu_847_p1)
    begin
        if ((((ap_const_lv1_1 = and_ln153_reg_1051) and (icmp_ln107_reg_992 = ap_const_lv1_0) and (trunc_ln321_20_fu_800_p1 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln107_reg_992 = ap_const_lv1_1) and (trunc_ln321_fu_847_p1 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_3_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_x_fu_564_p2 <= std_logic_vector(unsigned(k_x_6_fu_116) + unsigned(ap_const_lv32_1));
    k_y_fu_505_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(k_y_6_fu_108));

    numReps_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_blk_n <= numReps_empty_n;
        else 
            numReps_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    numReps_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_out_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_out_blk_n <= numReps_out_full_n;
        else 
            numReps_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    numReps_out_din <= numReps_dout;

    numReps_out_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_empty_n, numReps_out_full_n)
    begin
        if ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_out_write <= ap_const_logic_1;
        else 
            numReps_out_write <= ap_const_logic_0;
        end if; 
    end process;


    numReps_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_empty_n, numReps_out_full_n)
    begin
        if ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_read <= ap_const_logic_1;
        else 
            numReps_read <= ap_const_logic_0;
        end if; 
    end process;

    ofm_x_fu_595_p2 <= std_logic_vector(unsigned(ofm_x_6_fu_104) + unsigned(ap_const_lv32_1));
    ofm_y_fu_615_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_ofm_y_1_i_load) + unsigned(ap_const_lv32_1));
    outElem_V_fu_767_p5 <= std_logic_vector(unsigned(add_ln129_1_fu_756_p2) + unsigned(trunc_ln124_reg_1000));

    out_V_V_blk_n_assign_proc : process(out_V_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, icmp_ln107_reg_992_pp0_iter2_reg, icmp_ln123_reg_996_pp0_iter2_reg)
    begin
        if (((icmp_ln107_reg_992_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln123_reg_996_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            out_V_V_blk_n <= out_V_V_full_n;
        else 
            out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_V_V_din <= outElem_V_reg_1064;

    out_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op227_write_state10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op227_write_state10 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            out_V_V_write <= ap_const_logic_1;
        else 
            out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    read_block_13_fu_675_p3 <= 
        add_ln163_fu_661_p2 when (icmp_ln160_fu_374_p2(0) = '1') else 
        trunc_ln105_fu_470_p1;
    read_block_fu_741_p2 <= std_logic_vector(unsigned(select_ln105_fu_462_p3) + unsigned(ap_const_lv32_1));
    select_ln105_fu_462_p3 <= 
        ap_const_lv32_0 when (icmp_ln105_reg_982(0) = '1') else 
        read_block_12_fu_96;
    select_ln144_1_fu_781_p3 <= 
        ap_const_lv32_0 when (icmp_ln144_reg_1046(0) = '1') else 
        ofm_y_reg_1041;
    select_ln144_fu_627_p3 <= 
        ap_const_lv32_0 when (icmp_ln144_fu_621_p2(0) = '1') else 
        inp_6_fu_112;
    select_ln160_fu_667_p3 <= 
        ap_const_lv32_0 when (icmp_ln160_fu_374_p2(0) = '1') else 
        grp_fu_368_p2;
    select_ln172_fu_712_p3 <= 
        ap_const_lv32_0 when (icmp_ln172_fu_706_p2(0) = '1') else 
        counter_internal_blo_24_fu_700_p2;
    shl_ln_fu_525_p3 <= (add_ln128_fu_519_p2 & ap_const_lv1_0);
    trunc_ln105_fu_470_p1 <= select_ln105_fu_462_p3(5 - 1 downto 0);
    trunc_ln124_6_fu_752_p1 <= current_block_write_30_fu_124(2 - 1 downto 0);
    trunc_ln124_fu_501_p1 <= k_y_6_fu_108(2 - 1 downto 0);
    trunc_ln128_5_fu_515_p1 <= ofm_x_6_fu_104(31 - 1 downto 0);
    trunc_ln128_fu_511_p1 <= k_x_6_fu_116(31 - 1 downto 0);
    trunc_ln321_20_fu_800_p1 <= current_block_write_30_fu_124(2 - 1 downto 0);
    trunc_ln321_fu_847_p1 <= current_block_write_30_fu_124(2 - 1 downto 0);
    zext_ln110_fu_839_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_392),64));
    zext_ln129_fu_539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_line_in_bloc_fu_533_p2),64));
    zext_ln156_fu_792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_392),64));
    zext_ln160_fu_683_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(read_block_13_fu_675_p3),32));
end behav;
