Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 11 02:09:32 2019
| Host         : LAPTOP-N4P8E4G3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_zynq_ultra_ps_e_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_zynq_ultra_ps_e_0_0 (xilinx.com:ip:zynq_ultra_ps_e:3.2) from (Rev. 1) to (Rev. 2)

2. Upgrade messages
-------------------

Set parameter PSU__GPIO_EMIO__PERIPHERAL__IO to value 94 (source 'default')
WARNING: upgrade cannot add parameter PSU__USE__USB3_0_HUB with default value 0 : a parameter called PSU__USE__USB3_0_HUB already exists in zynq_ultra_ps_e_v3_2
WARNING: upgrade cannot add parameter PSU__USE__USB3_1_HUB with default value 0 : a parameter called PSU__USE__USB3_1_HUB already exists in zynq_ultra_ps_e_v3_2
Set parameter PSU__PROTECTION__FPD_SEGMENTS to value SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD5D0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware (source 'default')






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 11 02:09:32 2019
| Host         : LAPTOP-N4P8E4G3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_xlconstant_1_1'

1. Summary
----------

SUCCESS in the conversion of system_xlconstant_1_1 (xilinx.com:ip:xlconstant:1.1 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 11 02:09:32 2019
| Host         : LAPTOP-N4P8E4G3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_xlconstant_0_1'

1. Summary
----------

SUCCESS in the conversion of system_xlconstant_0_1 (xilinx.com:ip:xlconstant:1.1 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 11 02:09:32 2019
| Host         : LAPTOP-N4P8E4G3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_ps8_0_axi_periph_1'

1. Summary
----------

SUCCESS in the upgrade of system_ps8_0_axi_periph_1 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 18) to (Rev. 19)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 11 02:09:32 2019
| Host         : LAPTOP-N4P8E4G3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_proc_sys_reset_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_proc_sys_reset_0_0 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 11 02:09:32 2019
| Host         : LAPTOP-N4P8E4G3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_blk_mem_gen_2_0'

1. Summary
----------

SUCCESS in the upgrade of system_blk_mem_gen_2_0 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 2)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 11 02:09:32 2019
| Host         : LAPTOP-N4P8E4G3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_blk_mem_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_blk_mem_gen_0_0 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 2)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 11 02:09:32 2019
| Host         : LAPTOP-N4P8E4G3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_axi_gpio_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_axi_gpio_0_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 19) to (Rev. 20)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 11 02:09:32 2019
| Host         : LAPTOP-N4P8E4G3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_axi_bram_ctrl_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_axi_bram_ctrl_1_0 from xilinx.com:ip:axi_bram_ctrl:4.0 (Rev. 14) to xilinx.com:ip:axi_bram_ctrl:4.1

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'ECC_TYPE' from 'Hamming' to '0' has been ignored for IP 'system_axi_bram_ctrl_1_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 -user_name system_axi_bram_ctrl_1_0
set_property -dict "\
  CONFIG.BMG_INSTANCE {EXTERNAL} \
  CONFIG.BRAM_PORTA.MASTER_TYPE {BRAM_CTRL} \
  CONFIG.BRAM_PORTA.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTA.MEM_SIZE {16384} \
  CONFIG.BRAM_PORTA.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTA.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.CLKIF.ASSOCIATED_BUSIF {S_AXI:S_AXI_CTRL} \
  CONFIG.CLKIF.ASSOCIATED_RESET {s_axi_aresetn} \
  CONFIG.CLKIF.CLK_DOMAIN {system_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.CLKIF.FREQ_HZ {100000002} \
  CONFIG.CLKIF.PHASE {0.000} \
  CONFIG.C_SELECT_XPM {1} \
  CONFIG.Component_Name {system_axi_bram_ctrl_1_0} \
  CONFIG.DATA_WIDTH {32} \
  CONFIG.ECC_ONOFF_RESET_VALUE {0} \
  CONFIG.ECC_TYPE {0} \
  CONFIG.FAULT_INJECT {0} \
  CONFIG.ID_WIDTH {0} \
  CONFIG.MEM_DEPTH {4096} \
  CONFIG.PROTOCOL {AXI4} \
  CONFIG.RSTIF.POLARITY {ACTIVE_LOW} \
  CONFIG.SINGLE_PORT_BRAM {1} \
  CONFIG.SUPPORTS_NARROW_BURST {1} \
  CONFIG.S_AXI.ADDR_WIDTH {14} \
  CONFIG.S_AXI.ARUSER_WIDTH {0} \
  CONFIG.S_AXI.AWUSER_WIDTH {0} \
  CONFIG.S_AXI.BUSER_WIDTH {0} \
  CONFIG.S_AXI.CLK_DOMAIN {system_zynq_ultra_ps_e_0_0_pl_clk0} \
  CONFIG.S_AXI.DATA_WIDTH {32} \
  CONFIG.S_AXI.FREQ_HZ {100000002} \
  CONFIG.S_AXI.HAS_BRESP {1} \
  CONFIG.S_AXI.HAS_BURST {1} \
  CONFIG.S_AXI.HAS_CACHE {1} \
  CONFIG.S_AXI.HAS_LOCK {1} \
  CONFIG.S_AXI.HAS_PROT {1} \
  CONFIG.S_AXI.HAS_QOS {0} \
  CONFIG.S_AXI.HAS_REGION {0} \
  CONFIG.S_AXI.HAS_RRESP {1} \
  CONFIG.S_AXI.HAS_WSTRB {1} \
  CONFIG.S_AXI.ID_WIDTH {0} \
  CONFIG.S_AXI.MAX_BURST_LENGTH {256} \
  CONFIG.S_AXI.NUM_READ_OUTSTANDING {8} \
  CONFIG.S_AXI.NUM_READ_THREADS {1} \
  CONFIG.S_AXI.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI.PHASE {0.000} \
  CONFIG.S_AXI.PROTOCOL {AXI4} \
  CONFIG.S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.RUSER_WIDTH {0} \
  CONFIG.S_AXI.SUPPORTS_NARROW_BURST {1} \
  CONFIG.S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.WUSER_WIDTH {0} \
  CONFIG.USE_ECC {0} " [get_ips system_axi_bram_ctrl_1_0]







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 11 02:09:32 2019
| Host         : LAPTOP-N4P8E4G3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_axi_bram_ctrl_0_1'

1. Summary
----------

SUCCESS in the upgrade of system_axi_bram_ctrl_0_1 from xilinx.com:ip:axi_bram_ctrl:4.0 (Rev. 14) to xilinx.com:ip:axi_bram_ctrl:4.1






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 11 02:09:01 2019
| Host         : LAPTOP-N4P8E4G3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'extra_mem_0'

1. Summary
----------

SUCCESS in the upgrade of extra_mem_0 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 2)

