// Seed: 3326775560
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_5;
  tri1 id_6;
  integer id_7;
  wire id_8;
  assign id_7 = id_4 ? 1 : id_7;
  assign id_6 = 1;
  assign id_1 = 1;
  tri0 id_9 = id_4;
  assign id_5[1] = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_4;
  module_0(
      id_4, id_4, id_4, id_3
  );
  reg id_5 = 1;
  tri id_6;
  always
  fork
    id_1 <= id_5;
    begin
      foreach (id_7[1]) id_6 = "" === id_5;
      $display;
    end
    $display(id_5);
  join : id_8
endmodule
