INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab8_Task5/Lab8_Task5.srcs/sources_1/new/Ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab8_Task5/Lab8_Task5.srcs/sim_1/new/Ring_counter_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_counter_Sim
