Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr 30 00:18:22 2024
| Host         : DESKTOP-EODFDLH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab9_control_sets_placed.rpt
| Design       : lab9
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           17 |
|      4 |            1 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              38 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |              16 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------------------+------------------+------------------+----------------+
|        Clock Signal       |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------+-------------------------------+------------------+------------------+----------------+
|  UUT/Q                    |                               | reset_IBUF       |                1 |              2 |
|  genblk1[11].UUT2/Q_reg_0 |                               | reset_IBUF       |                1 |              2 |
|  genblk1[3].UUT2/Q_reg_0  |                               | reset_IBUF       |                1 |              2 |
|  genblk1[4].UUT2/Q_reg_0  |                               | reset_IBUF       |                1 |              2 |
|  genblk1[10].UUT2/Q_reg_0 |                               | reset_IBUF       |                1 |              2 |
|  genblk1[8].UUT2/Q_reg_0  |                               | reset_IBUF       |                1 |              2 |
|  genblk1[12].UUT2/Q_reg_0 |                               | reset_IBUF       |                1 |              2 |
|  genblk1[13].UUT2/Q_reg_0 |                               | reset_IBUF       |                1 |              2 |
|  genblk1[14].UUT2/Q_reg_0 |                               | reset_IBUF       |                1 |              2 |
|  genblk1[5].UUT2/Q_reg_0  |                               | reset_IBUF       |                1 |              2 |
|  genblk1[15].UUT2/Q_reg_0 |                               | reset_IBUF       |                1 |              2 |
|  genblk1[7].UUT2/Q_reg_0  |                               | reset_IBUF       |                1 |              2 |
|  genblk1[6].UUT2/Q_reg_0  |                               | reset_IBUF       |                1 |              2 |
|  genblk1[9].UUT2/Q_reg_0  |                               | reset_IBUF       |                1 |              2 |
|  genblk1[1].UUT2/Q_reg_0  |                               | reset_IBUF       |                1 |              2 |
|  genblk1[2].UUT2/Q_reg_0  |                               | reset_IBUF       |                1 |              2 |
|  genblk1[16].UUT2/Q_reg_0 |                               | reset_IBUF       |                1 |              2 |
|  clk_IBUF_BUFG            |                               | reset_IBUF       |                2 |              4 |
|  clk_IBUF_BUFG            | temp_index[2]_i_1_n_0         |                  |                1 |              8 |
|  clk_IBUF_BUFG            | FSM_sequential_c_state_reg__0 | reset_IBUF       |                2 |             16 |
+---------------------------+-------------------------------+------------------+------------------+----------------+


