#ifndef __MrcMcRegister0xxx_h__
#define __MrcMcRegister0xxx_h__
/** @file
  This file was automatically generated. Modify at your own risk.
  Note that no error checking is done in these functions so ensure that the correct values are passed.

 @copyright
  INTEL CONFIDENTIAL
  Copyright 2010 - 2016 Intel Corporation.

  The source code contained or described herein and all documents related to the
  source code ("Material") are owned by Intel Corporation or its suppliers or
  licensors. Title to the Material remains with Intel Corporation or its suppliers
  and licensors. The Material may contain trade secrets and proprietary and
  confidential information of Intel Corporation and its suppliers and licensors,
  and is protected by worldwide copyright and trade secret laws and treaty
  provisions. No part of the Material may be used, copied, reproduced, modified,
  published, uploaded, posted, transmitted, distributed, or disclosed in any way
  without Intel's prior express written permission.

  No license under any patent, copyright, trade secret or other intellectual
  property right is granted to or conferred upon you by disclosure or delivery
  of the Materials, either expressly, by implication, inducement, estoppel or
  otherwise. Any license under such intellectual property rights must be
  express and approved by Intel in writing.

  Unless otherwise agreed by Intel in writing, you may not remove or alter
  this notice or any other notice embedded in Materials by Intel or
  Intel's suppliers or licensors in any way.

  This file contains an 'Intel Peripheral Driver' and is uniquely identified as
  "Intel Reference Module" and is licensed for Intel CPUs and chipsets under
  the terms of your license agreement with Intel or your vendor. This file may
  be modified by the user, subject to additional terms of the license agreement.

@par Specification Reference:
**/

#pragma pack(push, 1)


#define DDRDATA0CH0_CR_RXTRAINRANK0_REG                                (0x00000000)

  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxRcvEnPi_MIN                    (0)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxRcvEnPi_HSH                    (0x09000000)

  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxDqsPPi_WID                     ( 6)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxDqsPPi_MIN                     (0)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxDqsPPi_HSH                     (0x06090000)

  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxEq_OFF                         (15)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxEq_WID                         ( 5)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxEq_MSK                         (0x000F8000)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxEq_MIN                         (0)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxEq_DEF                         (0x00000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxEq_HSH                         (0x050F0000)

  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxDqsNPi_OFF                     (20)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxDqsNPi_WID                     ( 6)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxDqsNPi_MIN                     (0)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxDqsNPi_HSH                     (0x06140000)

  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxVref_OFF                       (26)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxVref_WID                       ( 6)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxVref_MSK                       (0xFC000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxVref_MIN                       (-32)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxVref_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK0_RxVref_HSH                       (0x861A0000)

#define DDRDATA0CH0_CR_RXTRAINRANK1_REG                                (0x00000004)

  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxRcvEnPi_MIN                    (0)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxRcvEnPi_HSH                    (0x09000004)

  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxDqsPPi_WID                     ( 6)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxDqsPPi_MIN                     (0)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxDqsPPi_HSH                     (0x06090004)

  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxEq_OFF                         (15)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxEq_WID                         ( 5)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxEq_MSK                         (0x000F8000)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxEq_MIN                         (0)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxEq_DEF                         (0x00000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxEq_HSH                         (0x050F0004)

  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxDqsNPi_OFF                     (20)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxDqsNPi_WID                     ( 6)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxDqsNPi_MIN                     (0)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxDqsNPi_HSH                     (0x06140004)

  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxVref_OFF                       (26)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxVref_WID                       ( 6)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxVref_MSK                       (0xFC000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxVref_MIN                       (-32)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxVref_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK1_RxVref_HSH                       (0x861A0004)

#define DDRDATA0CH0_CR_RXTRAINRANK2_REG                                (0x00000008)

  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxRcvEnPi_MIN                    (0)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxRcvEnPi_HSH                    (0x09000008)

  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxDqsPPi_WID                     ( 6)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxDqsPPi_MIN                     (0)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxDqsPPi_HSH                     (0x06090008)

  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxEq_OFF                         (15)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxEq_WID                         ( 5)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxEq_MSK                         (0x000F8000)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxEq_MIN                         (0)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxEq_DEF                         (0x00000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxEq_HSH                         (0x050F0008)

  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxDqsNPi_OFF                     (20)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxDqsNPi_WID                     ( 6)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxDqsNPi_MIN                     (0)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxDqsNPi_HSH                     (0x06140008)

  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxVref_OFF                       (26)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxVref_WID                       ( 6)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxVref_MSK                       (0xFC000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxVref_MIN                       (-32)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxVref_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK2_RxVref_HSH                       (0x861A0008)

#define DDRDATA0CH0_CR_RXTRAINRANK3_REG                                (0x0000000C)

  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxRcvEnPi_MIN                    (0)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxRcvEnPi_HSH                    (0x0900000C)

  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxDqsPPi_WID                     ( 6)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxDqsPPi_MIN                     (0)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxDqsPPi_HSH                     (0x0609000C)

  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxEq_OFF                         (15)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxEq_WID                         ( 5)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxEq_MSK                         (0x000F8000)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxEq_MIN                         (0)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxEq_DEF                         (0x00000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxEq_HSH                         (0x050F000C)

  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxDqsNPi_OFF                     (20)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxDqsNPi_WID                     ( 6)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxDqsNPi_MIN                     (0)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxDqsNPi_HSH                     (0x0614000C)

  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxVref_OFF                       (26)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxVref_WID                       ( 6)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxVref_MSK                       (0xFC000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxVref_MIN                       (-32)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxVref_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXTRAINRANK3_RxVref_HSH                       (0x861A000C)

#define DDRDATA0CH0_CR_RXPERBITRANK0_REG                               (0x00000010)

  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane0_HSH                       (0x04000010)

  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane1_HSH                       (0x04040010)

  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane2_HSH                       (0x04080010)

  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane3_HSH                       (0x040C0010)

  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane4_HSH                       (0x04100010)

  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane5_HSH                       (0x04140010)

  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane6_HSH                       (0x04180010)

  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK0_Lane7_HSH                       (0x041C0010)

#define DDRDATA0CH0_CR_RXPERBITRANK1_REG                               (0x00000014)

  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane0_HSH                       (0x04000014)

  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane1_HSH                       (0x04040014)

  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane2_HSH                       (0x04080014)

  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane3_HSH                       (0x040C0014)

  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane4_HSH                       (0x04100014)

  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane5_HSH                       (0x04140014)

  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane6_HSH                       (0x04180014)

  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK1_Lane7_HSH                       (0x041C0014)

#define DDRDATA0CH0_CR_RXPERBITRANK2_REG                               (0x00000018)

  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane0_HSH                       (0x04000018)

  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane1_HSH                       (0x04040018)

  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane2_HSH                       (0x04080018)

  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane3_HSH                       (0x040C0018)

  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane4_HSH                       (0x04100018)

  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane5_HSH                       (0x04140018)

  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane6_HSH                       (0x04180018)

  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK2_Lane7_HSH                       (0x041C0018)

#define DDRDATA0CH0_CR_RXPERBITRANK3_REG                               (0x0000001C)

  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane0_HSH                       (0x0400001C)

  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane1_HSH                       (0x0404001C)

  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane2_HSH                       (0x0408001C)

  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane3_HSH                       (0x040C001C)

  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane4_HSH                       (0x0410001C)

  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane5_HSH                       (0x0414001C)

  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane6_HSH                       (0x0418001C)

  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_RXPERBITRANK3_Lane7_HSH                       (0x041C001C)

#define DDRDATA0CH0_CR_TXTRAINRANK0_REG                                (0x00000020)

  #define DDRDATA0CH0_CR_TXTRAINRANK0_TxDqDelay_OFF                    ( 0)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_TxDqDelay_WID                    ( 9)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_TxDqDelay_MIN                    (0)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA0CH0_CR_TXTRAINRANK0_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_TxDqDelay_HSH                    (0x09000020)

  #define DDRDATA0CH0_CR_TXTRAINRANK0_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_TxDqsDelay_WID                   ( 9)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_TxDqsDelay_MIN                   (0)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA0CH0_CR_TXTRAINRANK0_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_TxDqsDelay_HSH                   (0x09090020)

  #define DDRDATA0CH0_CR_TXTRAINRANK0_Spare0_OFF                       (18)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_Spare0_WID                       ( 2)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_Spare0_MSK                       (0x000C0000)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_Spare0_MIN                       (0)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA0CH0_CR_TXTRAINRANK0_Spare0_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_Spare0_HSH                       (0x02120020)

  #define DDRDATA0CH0_CR_TXTRAINRANK0_TxEqualization_OFF               (20)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_TxEqualization_WID               ( 6)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_TxEqualization_MIN               (0)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA0CH0_CR_TXTRAINRANK0_TxEqualization_DEF               (0x00000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_TxEqualization_HSH               (0x06140020)

  #define DDRDATA0CH0_CR_TXTRAINRANK0_Spare1_OFF                       (26)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_Spare1_WID                       ( 6)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_Spare1_MSK                       (0xFC000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_Spare1_MIN                       (0)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA0CH0_CR_TXTRAINRANK0_Spare1_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK0_Spare1_HSH                       (0x061A0020)

#define DDRDATA0CH0_CR_TXTRAINRANK1_REG                                (0x00000024)

  #define DDRDATA0CH0_CR_TXTRAINRANK1_TxDqDelay_OFF                    ( 0)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_TxDqDelay_WID                    ( 9)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_TxDqDelay_MIN                    (0)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA0CH0_CR_TXTRAINRANK1_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_TxDqDelay_HSH                    (0x09000024)

  #define DDRDATA0CH0_CR_TXTRAINRANK1_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_TxDqsDelay_WID                   ( 9)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_TxDqsDelay_MIN                   (0)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA0CH0_CR_TXTRAINRANK1_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_TxDqsDelay_HSH                   (0x09090024)

  #define DDRDATA0CH0_CR_TXTRAINRANK1_Spare0_OFF                       (18)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_Spare0_WID                       ( 2)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_Spare0_MSK                       (0x000C0000)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_Spare0_MIN                       (0)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA0CH0_CR_TXTRAINRANK1_Spare0_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_Spare0_HSH                       (0x02120024)

  #define DDRDATA0CH0_CR_TXTRAINRANK1_TxEqualization_OFF               (20)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_TxEqualization_WID               ( 6)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_TxEqualization_MIN               (0)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA0CH0_CR_TXTRAINRANK1_TxEqualization_DEF               (0x00000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_TxEqualization_HSH               (0x06140024)

  #define DDRDATA0CH0_CR_TXTRAINRANK1_Spare1_OFF                       (26)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_Spare1_WID                       ( 6)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_Spare1_MSK                       (0xFC000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_Spare1_MIN                       (0)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA0CH0_CR_TXTRAINRANK1_Spare1_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK1_Spare1_HSH                       (0x061A0024)

#define DDRDATA0CH0_CR_TXTRAINRANK2_REG                                (0x00000028)

  #define DDRDATA0CH0_CR_TXTRAINRANK2_TxDqDelay_OFF                    ( 0)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_TxDqDelay_WID                    ( 9)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_TxDqDelay_MIN                    (0)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA0CH0_CR_TXTRAINRANK2_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_TxDqDelay_HSH                    (0x09000028)

  #define DDRDATA0CH0_CR_TXTRAINRANK2_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_TxDqsDelay_WID                   ( 9)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_TxDqsDelay_MIN                   (0)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA0CH0_CR_TXTRAINRANK2_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_TxDqsDelay_HSH                   (0x09090028)

  #define DDRDATA0CH0_CR_TXTRAINRANK2_Spare0_OFF                       (18)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_Spare0_WID                       ( 2)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_Spare0_MSK                       (0x000C0000)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_Spare0_MIN                       (0)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA0CH0_CR_TXTRAINRANK2_Spare0_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_Spare0_HSH                       (0x02120028)

  #define DDRDATA0CH0_CR_TXTRAINRANK2_TxEqualization_OFF               (20)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_TxEqualization_WID               ( 6)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_TxEqualization_MIN               (0)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA0CH0_CR_TXTRAINRANK2_TxEqualization_DEF               (0x00000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_TxEqualization_HSH               (0x06140028)

  #define DDRDATA0CH0_CR_TXTRAINRANK2_Spare1_OFF                       (26)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_Spare1_WID                       ( 6)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_Spare1_MSK                       (0xFC000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_Spare1_MIN                       (0)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA0CH0_CR_TXTRAINRANK2_Spare1_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK2_Spare1_HSH                       (0x061A0028)

#define DDRDATA0CH0_CR_TXTRAINRANK3_REG                                (0x0000002C)

  #define DDRDATA0CH0_CR_TXTRAINRANK3_TxDqDelay_OFF                    ( 0)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_TxDqDelay_WID                    ( 9)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_TxDqDelay_MIN                    (0)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA0CH0_CR_TXTRAINRANK3_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_TxDqDelay_HSH                    (0x0900002C)

  #define DDRDATA0CH0_CR_TXTRAINRANK3_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_TxDqsDelay_WID                   ( 9)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_TxDqsDelay_MIN                   (0)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA0CH0_CR_TXTRAINRANK3_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_TxDqsDelay_HSH                   (0x0909002C)

  #define DDRDATA0CH0_CR_TXTRAINRANK3_Spare0_OFF                       (18)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_Spare0_WID                       ( 2)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_Spare0_MSK                       (0x000C0000)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_Spare0_MIN                       (0)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA0CH0_CR_TXTRAINRANK3_Spare0_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_Spare0_HSH                       (0x0212002C)

  #define DDRDATA0CH0_CR_TXTRAINRANK3_TxEqualization_OFF               (20)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_TxEqualization_WID               ( 6)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_TxEqualization_MIN               (0)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA0CH0_CR_TXTRAINRANK3_TxEqualization_DEF               (0x00000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_TxEqualization_HSH               (0x0614002C)

  #define DDRDATA0CH0_CR_TXTRAINRANK3_Spare1_OFF                       (26)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_Spare1_WID                       ( 6)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_Spare1_MSK                       (0xFC000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_Spare1_MIN                       (0)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA0CH0_CR_TXTRAINRANK3_Spare1_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXTRAINRANK3_Spare1_HSH                       (0x061A002C)

#define DDRDATA0CH0_CR_TXPERBITRANK0_REG                               (0x00000030)

  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane0_HSH                       (0x04000030)

  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane1_HSH                       (0x04040030)

  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane2_HSH                       (0x04080030)

  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane3_HSH                       (0x040C0030)

  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane4_HSH                       (0x04100030)

  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane5_HSH                       (0x04140030)

  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane6_HSH                       (0x04180030)

  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK0_Lane7_HSH                       (0x041C0030)

#define DDRDATA0CH0_CR_TXPERBITRANK1_REG                               (0x00000034)

  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane0_HSH                       (0x04000034)

  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane1_HSH                       (0x04040034)

  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane2_HSH                       (0x04080034)

  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane3_HSH                       (0x040C0034)

  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane4_HSH                       (0x04100034)

  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane5_HSH                       (0x04140034)

  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane6_HSH                       (0x04180034)

  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK1_Lane7_HSH                       (0x041C0034)

#define DDRDATA0CH0_CR_TXPERBITRANK2_REG                               (0x00000038)

  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane0_HSH                       (0x04000038)

  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane1_HSH                       (0x04040038)

  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane2_HSH                       (0x04080038)

  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane3_HSH                       (0x040C0038)

  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane4_HSH                       (0x04100038)

  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane5_HSH                       (0x04140038)

  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane6_HSH                       (0x04180038)

  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK2_Lane7_HSH                       (0x041C0038)

#define DDRDATA0CH0_CR_TXPERBITRANK3_REG                               (0x0000003C)

  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane0_HSH                       (0x0400003C)

  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane1_HSH                       (0x0404003C)

  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane2_HSH                       (0x0408003C)

  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane3_HSH                       (0x040C003C)

  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane4_HSH                       (0x0410003C)

  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane5_HSH                       (0x0414003C)

  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane6_HSH                       (0x0418003C)

  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA0CH0_CR_TXPERBITRANK3_Lane7_HSH                       (0x041C003C)

#define DDRDATA0CH0_CR_RCOMPDATA0_REG                                  (0x00000040)

  #define DDRDATA0CH0_CR_RCOMPDATA0_RcompDrvUp_OFF                     ( 0)
  #define DDRDATA0CH0_CR_RCOMPDATA0_RcompDrvUp_WID                     ( 6)
  #define DDRDATA0CH0_CR_RCOMPDATA0_RcompDrvUp_MSK                     (0x0000003F)
  #define DDRDATA0CH0_CR_RCOMPDATA0_RcompDrvUp_MIN                     (0)
  #define DDRDATA0CH0_CR_RCOMPDATA0_RcompDrvUp_MAX                     (63) // 0x0000003F
  #define DDRDATA0CH0_CR_RCOMPDATA0_RcompDrvUp_DEF                     (0x00000000)
  #define DDRDATA0CH0_CR_RCOMPDATA0_RcompDrvUp_HSH                     (0x06000040)

  #define DDRDATA0CH0_CR_RCOMPDATA0_Rsvd_OFF                           ( 6)
  #define DDRDATA0CH0_CR_RCOMPDATA0_Rsvd_WID                           ( 3)
  #define DDRDATA0CH0_CR_RCOMPDATA0_Rsvd_MSK                           (0x000001C0)
  #define DDRDATA0CH0_CR_RCOMPDATA0_Rsvd_MIN                           (0)
  #define DDRDATA0CH0_CR_RCOMPDATA0_Rsvd_MAX                           (7) // 0x00000007
  #define DDRDATA0CH0_CR_RCOMPDATA0_Rsvd_DEF                           (0x00000000)
  #define DDRDATA0CH0_CR_RCOMPDATA0_Rsvd_HSH                           (0x03060040)

  #define DDRDATA0CH0_CR_RCOMPDATA0_RcompDrvDown_OFF                   ( 9)
  #define DDRDATA0CH0_CR_RCOMPDATA0_RcompDrvDown_WID                   ( 6)
  #define DDRDATA0CH0_CR_RCOMPDATA0_RcompDrvDown_MSK                   (0x00007E00)
  #define DDRDATA0CH0_CR_RCOMPDATA0_RcompDrvDown_MIN                   (0)
  #define DDRDATA0CH0_CR_RCOMPDATA0_RcompDrvDown_MAX                   (63) // 0x0000003F
  #define DDRDATA0CH0_CR_RCOMPDATA0_RcompDrvDown_DEF                   (0x00000000)
  #define DDRDATA0CH0_CR_RCOMPDATA0_RcompDrvDown_HSH                   (0x06090040)

  #define DDRDATA0CH0_CR_RCOMPDATA0_VTComp_OFF                         (15)
  #define DDRDATA0CH0_CR_RCOMPDATA0_VTComp_WID                         ( 5)
  #define DDRDATA0CH0_CR_RCOMPDATA0_VTComp_MSK                         (0x000F8000)
  #define DDRDATA0CH0_CR_RCOMPDATA0_VTComp_MIN                         (0)
  #define DDRDATA0CH0_CR_RCOMPDATA0_VTComp_MAX                         (31) // 0x0000001F
  #define DDRDATA0CH0_CR_RCOMPDATA0_VTComp_DEF                         (0x00000000)
  #define DDRDATA0CH0_CR_RCOMPDATA0_VTComp_HSH                         (0x050F0040)

  #define DDRDATA0CH0_CR_RCOMPDATA0_SlewRateComp_OFF                   (20)
  #define DDRDATA0CH0_CR_RCOMPDATA0_SlewRateComp_WID                   ( 5)
  #define DDRDATA0CH0_CR_RCOMPDATA0_SlewRateComp_MSK                   (0x01F00000)
  #define DDRDATA0CH0_CR_RCOMPDATA0_SlewRateComp_MIN                   (0)
  #define DDRDATA0CH0_CR_RCOMPDATA0_SlewRateComp_MAX                   (31) // 0x0000001F
  #define DDRDATA0CH0_CR_RCOMPDATA0_SlewRateComp_DEF                   (0x00000000)
  #define DDRDATA0CH0_CR_RCOMPDATA0_SlewRateComp_HSH                   (0x05140040)

  #define DDRDATA0CH0_CR_RCOMPDATA0_Spare0_OFF                         (25)
  #define DDRDATA0CH0_CR_RCOMPDATA0_Spare0_WID                         ( 1)
  #define DDRDATA0CH0_CR_RCOMPDATA0_Spare0_MSK                         (0x02000000)
  #define DDRDATA0CH0_CR_RCOMPDATA0_Spare0_MIN                         (0)
  #define DDRDATA0CH0_CR_RCOMPDATA0_Spare0_MAX                         (1) // 0x00000001
  #define DDRDATA0CH0_CR_RCOMPDATA0_Spare0_DEF                         (0x00000000)
  #define DDRDATA0CH0_CR_RCOMPDATA0_Spare0_HSH                         (0x01190040)

  #define DDRDATA0CH0_CR_RCOMPDATA0_TcoComp_OFF                        (26)
  #define DDRDATA0CH0_CR_RCOMPDATA0_TcoComp_WID                        ( 6)
  #define DDRDATA0CH0_CR_RCOMPDATA0_TcoComp_MSK                        (0xFC000000)
  #define DDRDATA0CH0_CR_RCOMPDATA0_TcoComp_MIN                        (0)
  #define DDRDATA0CH0_CR_RCOMPDATA0_TcoComp_MAX                        (63) // 0x0000003F
  #define DDRDATA0CH0_CR_RCOMPDATA0_TcoComp_DEF                        (0x00000000)
  #define DDRDATA0CH0_CR_RCOMPDATA0_TcoComp_HSH                        (0x061A0040)

#define DDRDATA0CH0_CR_RCOMPDATA1_REG                                  (0x00000044)

  #define DDRDATA0CH0_CR_RCOMPDATA1_RcompOdtUp_OFF                     ( 0)
  #define DDRDATA0CH0_CR_RCOMPDATA1_RcompOdtUp_WID                     ( 6)
  #define DDRDATA0CH0_CR_RCOMPDATA1_RcompOdtUp_MSK                     (0x0000003F)
  #define DDRDATA0CH0_CR_RCOMPDATA1_RcompOdtUp_MIN                     (0)
  #define DDRDATA0CH0_CR_RCOMPDATA1_RcompOdtUp_MAX                     (63) // 0x0000003F
  #define DDRDATA0CH0_CR_RCOMPDATA1_RcompOdtUp_DEF                     (0x00000000)
  #define DDRDATA0CH0_CR_RCOMPDATA1_RcompOdtUp_HSH                     (0x06000044)

  #define DDRDATA0CH0_CR_RCOMPDATA1_PanicDrvDn_OFF                     ( 6)
  #define DDRDATA0CH0_CR_RCOMPDATA1_PanicDrvDn_WID                     (10)
  #define DDRDATA0CH0_CR_RCOMPDATA1_PanicDrvDn_MSK                     (0x0000FFC0)
  #define DDRDATA0CH0_CR_RCOMPDATA1_PanicDrvDn_MIN                     (0)
  #define DDRDATA0CH0_CR_RCOMPDATA1_PanicDrvDn_MAX                     (1023) // 0x000003FF
  #define DDRDATA0CH0_CR_RCOMPDATA1_PanicDrvDn_DEF                     (0x00000000)
  #define DDRDATA0CH0_CR_RCOMPDATA1_PanicDrvDn_HSH                     (0x0A060044)

  #define DDRDATA0CH0_CR_RCOMPDATA1_PanicDrvUp_OFF                     (16)
  #define DDRDATA0CH0_CR_RCOMPDATA1_PanicDrvUp_WID                     (10)
  #define DDRDATA0CH0_CR_RCOMPDATA1_PanicDrvUp_MSK                     (0x03FF0000)
  #define DDRDATA0CH0_CR_RCOMPDATA1_PanicDrvUp_MIN                     (0)
  #define DDRDATA0CH0_CR_RCOMPDATA1_PanicDrvUp_MAX                     (1023) // 0x000003FF
  #define DDRDATA0CH0_CR_RCOMPDATA1_PanicDrvUp_DEF                     (0x00000000)
  #define DDRDATA0CH0_CR_RCOMPDATA1_PanicDrvUp_HSH                     (0x0A100044)

  #define DDRDATA0CH0_CR_RCOMPDATA1_RcompOdtDown_OFF                   (26)
  #define DDRDATA0CH0_CR_RCOMPDATA1_RcompOdtDown_WID                   ( 6)
  #define DDRDATA0CH0_CR_RCOMPDATA1_RcompOdtDown_MSK                   (0xFC000000)
  #define DDRDATA0CH0_CR_RCOMPDATA1_RcompOdtDown_MIN                   (0)
  #define DDRDATA0CH0_CR_RCOMPDATA1_RcompOdtDown_MAX                   (63) // 0x0000003F
  #define DDRDATA0CH0_CR_RCOMPDATA1_RcompOdtDown_DEF                   (0x00000000)
  #define DDRDATA0CH0_CR_RCOMPDATA1_RcompOdtDown_HSH                   (0x061A0044)

#define DDRDATA0CH0_CR_TXXTALK_REG                                     (0x00000048)

  #define DDRDATA0CH0_CR_TXXTALK_Lane0_OFF                             ( 0)
  #define DDRDATA0CH0_CR_TXXTALK_Lane0_WID                             ( 4)
  #define DDRDATA0CH0_CR_TXXTALK_Lane0_MSK                             (0x0000000F)
  #define DDRDATA0CH0_CR_TXXTALK_Lane0_MIN                             (-8)
  #define DDRDATA0CH0_CR_TXXTALK_Lane0_MAX                             (7) // 0x00000007
  #define DDRDATA0CH0_CR_TXXTALK_Lane0_DEF                             (0x00000000)
  #define DDRDATA0CH0_CR_TXXTALK_Lane0_HSH                             (0x84000048)

  #define DDRDATA0CH0_CR_TXXTALK_Lane1_OFF                             ( 4)
  #define DDRDATA0CH0_CR_TXXTALK_Lane1_WID                             ( 4)
  #define DDRDATA0CH0_CR_TXXTALK_Lane1_MSK                             (0x000000F0)
  #define DDRDATA0CH0_CR_TXXTALK_Lane1_MIN                             (-8)
  #define DDRDATA0CH0_CR_TXXTALK_Lane1_MAX                             (7) // 0x00000007
  #define DDRDATA0CH0_CR_TXXTALK_Lane1_DEF                             (0x00000000)
  #define DDRDATA0CH0_CR_TXXTALK_Lane1_HSH                             (0x84040048)

  #define DDRDATA0CH0_CR_TXXTALK_Lane2_OFF                             ( 8)
  #define DDRDATA0CH0_CR_TXXTALK_Lane2_WID                             ( 4)
  #define DDRDATA0CH0_CR_TXXTALK_Lane2_MSK                             (0x00000F00)
  #define DDRDATA0CH0_CR_TXXTALK_Lane2_MIN                             (-8)
  #define DDRDATA0CH0_CR_TXXTALK_Lane2_MAX                             (7) // 0x00000007
  #define DDRDATA0CH0_CR_TXXTALK_Lane2_DEF                             (0x00000000)
  #define DDRDATA0CH0_CR_TXXTALK_Lane2_HSH                             (0x84080048)

  #define DDRDATA0CH0_CR_TXXTALK_Lane3_OFF                             (12)
  #define DDRDATA0CH0_CR_TXXTALK_Lane3_WID                             ( 4)
  #define DDRDATA0CH0_CR_TXXTALK_Lane3_MSK                             (0x0000F000)
  #define DDRDATA0CH0_CR_TXXTALK_Lane3_MIN                             (-8)
  #define DDRDATA0CH0_CR_TXXTALK_Lane3_MAX                             (7) // 0x00000007
  #define DDRDATA0CH0_CR_TXXTALK_Lane3_DEF                             (0x00000000)
  #define DDRDATA0CH0_CR_TXXTALK_Lane3_HSH                             (0x840C0048)

  #define DDRDATA0CH0_CR_TXXTALK_Lane4_OFF                             (16)
  #define DDRDATA0CH0_CR_TXXTALK_Lane4_WID                             ( 4)
  #define DDRDATA0CH0_CR_TXXTALK_Lane4_MSK                             (0x000F0000)
  #define DDRDATA0CH0_CR_TXXTALK_Lane4_MIN                             (-8)
  #define DDRDATA0CH0_CR_TXXTALK_Lane4_MAX                             (7) // 0x00000007
  #define DDRDATA0CH0_CR_TXXTALK_Lane4_DEF                             (0x00000000)
  #define DDRDATA0CH0_CR_TXXTALK_Lane4_HSH                             (0x84100048)

  #define DDRDATA0CH0_CR_TXXTALK_Lane5_OFF                             (20)
  #define DDRDATA0CH0_CR_TXXTALK_Lane5_WID                             ( 4)
  #define DDRDATA0CH0_CR_TXXTALK_Lane5_MSK                             (0x00F00000)
  #define DDRDATA0CH0_CR_TXXTALK_Lane5_MIN                             (-8)
  #define DDRDATA0CH0_CR_TXXTALK_Lane5_MAX                             (7) // 0x00000007
  #define DDRDATA0CH0_CR_TXXTALK_Lane5_DEF                             (0x00000000)
  #define DDRDATA0CH0_CR_TXXTALK_Lane5_HSH                             (0x84140048)

  #define DDRDATA0CH0_CR_TXXTALK_Lane6_OFF                             (24)
  #define DDRDATA0CH0_CR_TXXTALK_Lane6_WID                             ( 4)
  #define DDRDATA0CH0_CR_TXXTALK_Lane6_MSK                             (0x0F000000)
  #define DDRDATA0CH0_CR_TXXTALK_Lane6_MIN                             (-8)
  #define DDRDATA0CH0_CR_TXXTALK_Lane6_MAX                             (7) // 0x00000007
  #define DDRDATA0CH0_CR_TXXTALK_Lane6_DEF                             (0x00000000)
  #define DDRDATA0CH0_CR_TXXTALK_Lane6_HSH                             (0x84180048)

  #define DDRDATA0CH0_CR_TXXTALK_Lane7_OFF                             (28)
  #define DDRDATA0CH0_CR_TXXTALK_Lane7_WID                             ( 4)
  #define DDRDATA0CH0_CR_TXXTALK_Lane7_MSK                             (0xF0000000)
  #define DDRDATA0CH0_CR_TXXTALK_Lane7_MIN                             (-8)
  #define DDRDATA0CH0_CR_TXXTALK_Lane7_MAX                             (7) // 0x00000007
  #define DDRDATA0CH0_CR_TXXTALK_Lane7_DEF                             (0x00000000)
  #define DDRDATA0CH0_CR_TXXTALK_Lane7_HSH                             (0x841C0048)

#define DDRDATA0CH0_CR_RCOMPDATA2_REG                                  (0x0000004C)

  #define DDRDATA0CH0_CR_RCOMPDATA2_VttPanicUp_OFF                     ( 0)
  #define DDRDATA0CH0_CR_RCOMPDATA2_VttPanicUp_WID                     ( 8)
  #define DDRDATA0CH0_CR_RCOMPDATA2_VttPanicUp_MSK                     (0x000000FF)
  #define DDRDATA0CH0_CR_RCOMPDATA2_VttPanicUp_MIN                     (0)
  #define DDRDATA0CH0_CR_RCOMPDATA2_VttPanicUp_MAX                     (255) // 0x000000FF
  #define DDRDATA0CH0_CR_RCOMPDATA2_VttPanicUp_DEF                     (0x00000000)
  #define DDRDATA0CH0_CR_RCOMPDATA2_VttPanicUp_HSH                     (0x0800004C)

  #define DDRDATA0CH0_CR_RCOMPDATA2_VttPanicDn_OFF                     ( 8)
  #define DDRDATA0CH0_CR_RCOMPDATA2_VttPanicDn_WID                     ( 8)
  #define DDRDATA0CH0_CR_RCOMPDATA2_VttPanicDn_MSK                     (0x0000FF00)
  #define DDRDATA0CH0_CR_RCOMPDATA2_VttPanicDn_MIN                     (0)
  #define DDRDATA0CH0_CR_RCOMPDATA2_VttPanicDn_MAX                     (255) // 0x000000FF
  #define DDRDATA0CH0_CR_RCOMPDATA2_VttPanicDn_DEF                     (0x00000000)
  #define DDRDATA0CH0_CR_RCOMPDATA2_VttPanicDn_HSH                     (0x0808004C)

  #define DDRDATA0CH0_CR_RCOMPDATA2_Spare_OFF                          (16)
  #define DDRDATA0CH0_CR_RCOMPDATA2_Spare_WID                          (16)
  #define DDRDATA0CH0_CR_RCOMPDATA2_Spare_MSK                          (0xFFFF0000)
  #define DDRDATA0CH0_CR_RCOMPDATA2_Spare_MIN                          (0)
  #define DDRDATA0CH0_CR_RCOMPDATA2_Spare_MAX                          (65535) // 0x0000FFFF
  #define DDRDATA0CH0_CR_RCOMPDATA2_Spare_DEF                          (0x00000000)
  #define DDRDATA0CH0_CR_RCOMPDATA2_Spare_HSH                          (0x1010004C)

#define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_REG                            (0x00000050)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane0_OFF                    ( 0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane0_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane0_MSK                    (0x0000000F)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane0_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane0_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane0_HSH                    (0x04000050)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane1_OFF                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane1_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane1_MSK                    (0x000000F0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane1_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane1_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane1_HSH                    (0x04040050)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane2_OFF                    ( 8)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane2_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane2_MSK                    (0x00000F00)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane2_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane2_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane2_HSH                    (0x04080050)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane3_OFF                    (12)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane3_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane3_MSK                    (0x0000F000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane3_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane3_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane3_HSH                    (0x040C0050)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane4_OFF                    (16)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane4_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane4_MSK                    (0x000F0000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane4_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane4_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane4_HSH                    (0x04100050)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane5_OFF                    (20)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane5_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane5_MSK                    (0x00F00000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane5_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane5_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane5_HSH                    (0x04140050)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane6_OFF                    (24)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane6_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane6_MSK                    (0x0F000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane6_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane6_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane6_HSH                    (0x04180050)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane7_OFF                    (28)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane7_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane7_MSK                    (0xF0000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane7_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane7_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK0_Lane7_HSH                    (0x041C0050)

#define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_REG                            (0x00000054)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane0_OFF                    ( 0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane0_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane0_MSK                    (0x0000000F)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane0_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane0_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane0_HSH                    (0x04000054)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane1_OFF                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane1_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane1_MSK                    (0x000000F0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane1_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane1_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane1_HSH                    (0x04040054)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane2_OFF                    ( 8)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane2_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane2_MSK                    (0x00000F00)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane2_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane2_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane2_HSH                    (0x04080054)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane3_OFF                    (12)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane3_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane3_MSK                    (0x0000F000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane3_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane3_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane3_HSH                    (0x040C0054)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane4_OFF                    (16)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane4_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane4_MSK                    (0x000F0000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane4_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane4_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane4_HSH                    (0x04100054)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane5_OFF                    (20)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane5_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane5_MSK                    (0x00F00000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane5_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane5_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane5_HSH                    (0x04140054)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane6_OFF                    (24)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane6_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane6_MSK                    (0x0F000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane6_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane6_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane6_HSH                    (0x04180054)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane7_OFF                    (28)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane7_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane7_MSK                    (0xF0000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane7_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane7_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK1_Lane7_HSH                    (0x041C0054)

#define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_REG                            (0x00000058)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane0_OFF                    ( 0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane0_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane0_MSK                    (0x0000000F)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane0_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane0_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane0_HSH                    (0x04000058)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane1_OFF                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane1_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane1_MSK                    (0x000000F0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane1_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane1_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane1_HSH                    (0x04040058)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane2_OFF                    ( 8)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane2_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane2_MSK                    (0x00000F00)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane2_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane2_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane2_HSH                    (0x04080058)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane3_OFF                    (12)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane3_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane3_MSK                    (0x0000F000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane3_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane3_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane3_HSH                    (0x040C0058)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane4_OFF                    (16)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane4_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane4_MSK                    (0x000F0000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane4_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane4_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane4_HSH                    (0x04100058)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane5_OFF                    (20)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane5_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane5_MSK                    (0x00F00000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane5_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane5_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane5_HSH                    (0x04140058)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane6_OFF                    (24)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane6_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane6_MSK                    (0x0F000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane6_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane6_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane6_HSH                    (0x04180058)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane7_OFF                    (28)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane7_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane7_MSK                    (0xF0000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane7_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane7_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK2_Lane7_HSH                    (0x041C0058)

#define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_REG                            (0x0000005C)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane0_OFF                    ( 0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane0_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane0_MSK                    (0x0000000F)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane0_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane0_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane0_HSH                    (0x0400005C)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane1_OFF                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane1_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane1_MSK                    (0x000000F0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane1_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane1_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane1_HSH                    (0x0404005C)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane2_OFF                    ( 8)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane2_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane2_MSK                    (0x00000F00)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane2_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane2_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane2_HSH                    (0x0408005C)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane3_OFF                    (12)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane3_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane3_MSK                    (0x0000F000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane3_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane3_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane3_HSH                    (0x040C005C)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane4_OFF                    (16)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane4_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane4_MSK                    (0x000F0000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane4_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane4_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane4_HSH                    (0x0410005C)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane5_OFF                    (20)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane5_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane5_MSK                    (0x00F00000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane5_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane5_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane5_HSH                    (0x0414005C)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane6_OFF                    (24)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane6_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane6_MSK                    (0x0F000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane6_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane6_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane6_HSH                    (0x0418005C)

  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane7_OFF                    (28)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane7_WID                    ( 4)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane7_MSK                    (0xF0000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane7_MIN                    (0)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane7_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_RXOFFSETVDQRANK3_Lane7_HSH                    (0x041C005C)

#define DDRDATA0CH0_CR_DATATRAINFEEDBACK_REG                           (0x00000060)

  #define DDRDATA0CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_OFF       ( 0)
  #define DDRDATA0CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_WID       ( 9)
  #define DDRDATA0CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MSK       (0x000001FF)
  #define DDRDATA0CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MIN       (0)
  #define DDRDATA0CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MAX       (511) // 0x000001FF
  #define DDRDATA0CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_DEF       (0x00000000)
  #define DDRDATA0CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_HSH       (0x09000060)

  #define DDRDATA0CH0_CR_DATATRAINFEEDBACK_Spare_OFF                   ( 9)
  #define DDRDATA0CH0_CR_DATATRAINFEEDBACK_Spare_WID                   (23)
  #define DDRDATA0CH0_CR_DATATRAINFEEDBACK_Spare_MSK                   (0xFFFFFE00)
  #define DDRDATA0CH0_CR_DATATRAINFEEDBACK_Spare_MIN                   (0)
  #define DDRDATA0CH0_CR_DATATRAINFEEDBACK_Spare_MAX                   (8388607) // 0x007FFFFF
  #define DDRDATA0CH0_CR_DATATRAINFEEDBACK_Spare_DEF                   (0x00000000)
  #define DDRDATA0CH0_CR_DATATRAINFEEDBACK_Spare_HSH                   (0x17090060)

#define DDRDATA0CH0_CR_DLLPITESTANDADC_REG                             (0x00000064)

  #define DDRDATA0CH0_CR_DLLPITESTANDADC_RunTest_OFF                   ( 0)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_RunTest_WID                   ( 1)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_RunTest_MSK                   (0x00000001)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_RunTest_MIN                   (0)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_RunTest_MAX                   (1) // 0x00000001
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_RunTest_DEF                   (0x00000000)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_RunTest_HSH                   (0x01000064)

  #define DDRDATA0CH0_CR_DLLPITESTANDADC_Load_OFF                      ( 1)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_Load_WID                      ( 1)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_Load_MSK                      (0x00000002)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_Load_MIN                      (0)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_Load_MAX                      (1) // 0x00000001
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_Load_DEF                      (0x00000000)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_Load_HSH                      (0x01010064)

  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ModeHVM_OFF                   ( 2)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ModeHVM_WID                   ( 1)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ModeHVM_MSK                   (0x00000004)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ModeHVM_MIN                   (0)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ModeHVM_MAX                   (1) // 0x00000001
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ModeHVM_DEF                   (0x00000000)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ModeHVM_HSH                   (0x01020064)

  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ModeDV_OFF                    ( 3)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ModeDV_WID                    ( 1)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ModeDV_MSK                    (0x00000008)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ModeDV_MIN                    (0)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ModeDV_MAX                    (1) // 0x00000001
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ModeDV_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ModeDV_HSH                    (0x01030064)

  #define DDRDATA0CH0_CR_DLLPITESTANDADC_CalCfdl_OFF                   ( 4)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_CalCfdl_WID                   ( 1)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_CalCfdl_MSK                   (0x00000010)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_CalCfdl_MIN                   (0)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_CalCfdl_MAX                   (1) // 0x00000001
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_CalCfdl_DEF                   (0x00000000)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_CalCfdl_HSH                   (0x01040064)

  #define DDRDATA0CH0_CR_DLLPITESTANDADC_LoadCount_OFF                 ( 5)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_LoadCount_WID                 (10)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_LoadCount_MSK                 (0x00007FE0)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_LoadCount_MIN                 (0)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_LoadCount_MAX                 (1023) // 0x000003FF
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_LoadCount_DEF                 (0x00000000)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_LoadCount_HSH                 (0x0A050064)

  #define DDRDATA0CH0_CR_DLLPITESTANDADC_CountStatus_OFF               (15)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_CountStatus_WID               (10)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_CountStatus_MSK               (0x01FF8000)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_CountStatus_MIN               (0)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_CountStatus_MAX               (1023) // 0x000003FF
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_CountStatus_DEF               (0x00000000)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_CountStatus_HSH               (0x0A0F0064)

  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ModeADC_OFF                   (25)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ModeADC_WID                   ( 1)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ModeADC_MSK                   (0x02000000)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ModeADC_MIN                   (0)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ModeADC_MAX                   (1) // 0x00000001
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ModeADC_DEF                   (0x00000000)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ModeADC_HSH                   (0x01190064)

  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCClkDiv_OFF                 (26)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCClkDiv_WID                 ( 2)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCClkDiv_MSK                 (0x0C000000)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCClkDiv_MIN                 (0)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCClkDiv_MAX                 (3) // 0x00000003
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCClkDiv_DEF                 (0x00000000)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCClkDiv_HSH                 (0x021A0064)

  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_OFF             (28)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_WID             ( 1)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MSK             (0x10000000)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MIN             (0)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MAX             (1) // 0x00000001
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_DEF             (0x00000000)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_HSH             (0x011C0064)

  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCChopEn_OFF                 (29)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCChopEn_WID                 ( 1)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCChopEn_MSK                 (0x20000000)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCChopEn_MIN                 (0)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCChopEn_MAX                 (1) // 0x00000001
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCChopEn_DEF                 (0x00000000)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCChopEn_HSH                 (0x011D0064)

  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCDone_OFF                   (30)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCDone_WID                   ( 1)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCDone_MSK                   (0x40000000)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCDone_MIN                   (0)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCDone_MAX                   (1) // 0x00000001
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCDone_DEF                   (0x00000000)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_ADCDone_HSH                   (0x011E0064)

  #define DDRDATA0CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_OFF          (31)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_WID          ( 1)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MSK          (0x80000000)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MIN          (0)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MAX          (1) // 0x00000001
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_DEF          (0x00000000)
  #define DDRDATA0CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_HSH          (0x011F0064)

#define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_REG                         (0x00000068)

  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_OFF     ( 0)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_WID     ( 6)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MSK     (0x0000003F)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MIN     (-32)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MAX     (31) // 0x0000001F
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_DEF     (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_HSH     (0x86000068)

  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_OFF   ( 6)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_WID   ( 6)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MSK   (0x00000FC0)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MIN   (-32)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MAX   (31) // 0x0000001F
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_DEF   (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_HSH   (0x86060068)

  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_OFF     (12)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_WID     ( 5)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MSK     (0x0001F000)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MIN     (-16)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MAX     (15) // 0x0000000F
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_DEF     (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_HSH     (0x850C0068)

  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_OFF   (17)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_WID   ( 5)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MSK   (0x003E0000)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MIN   (-16)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MAX   (15) // 0x0000000F
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_DEF   (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_HSH   (0x85110068)

  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_OFF       (22)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_WID       ( 5)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MSK       (0x07C00000)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MIN       (-16)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MAX       (15) // 0x0000000F
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_DEF       (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_HSH       (0x85160068)

  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_OFF  (27)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_WID  ( 5)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MSK  (0xF8000000)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MIN  (-16)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MAX  (15) // 0x0000000F
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_DEF  (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_HSH  (0x851B0068)

#define DDRDATA0CH0_CR_DDRCRDATACONTROL1_REG                           (0x0000006C)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_RefPi_OFF                   ( 0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_RefPi_WID                   ( 4)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_RefPi_MSK                   (0x0000000F)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_RefPi_MIN                   (-8)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_RefPi_MAX                   (7) // 0x00000007
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_RefPi_DEF                   (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_RefPi_HSH                   (0x8400006C)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_DllMask_OFF                 ( 4)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_DllMask_WID                 ( 2)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_DllMask_MSK                 (0x00000030)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_DllMask_MIN                 (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_DllMask_MAX                 (3) // 0x00000003
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_DllMask_DEF                 (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_DllMask_HSH                 (0x0204006C)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_DllWeakLock_OFF             ( 6)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_DllWeakLock_WID             ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MSK             (0x00000040)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MIN             (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MAX             (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_DllWeakLock_DEF             (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_DllWeakLock_HSH             (0x0106006C)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_OFF      ( 7)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_WID      ( 3)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MSK      (0x00000380)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MIN      (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MAX      (7) // 0x00000007
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_DEF      (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_HSH      (0x0307006C)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_OFF               (10)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_WID               ( 4)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MSK               (0x00003C00)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MIN               (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MAX               (15) // 0x0000000F
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_DEF               (0x00000008)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_HSH               (0x040A006C)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_OdtDelay_OFF                (14)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_OdtDelay_WID                ( 4)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_OdtDelay_MSK                (0x0003C000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_OdtDelay_MIN                (-8)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_OdtDelay_MAX                (7) // 0x00000007
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_OdtDelay_DEF                (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_OdtDelay_HSH                (0x840E006C)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_OdtDuration_OFF             (18)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_OdtDuration_WID             ( 3)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_OdtDuration_MSK             (0x001C0000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_OdtDuration_MIN             (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_OdtDuration_MAX             (7) // 0x00000007
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_OdtDuration_DEF             (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_OdtDuration_HSH             (0x0312006C)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_OFF           (21)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_WID           ( 4)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MSK           (0x01E00000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MIN           (-8)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MAX           (7) // 0x00000007
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_DEF           (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_HSH           (0x8415006C)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_OFF        (25)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_WID        ( 3)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MSK        (0x0E000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MIN        (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MAX        (7) // 0x00000007
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_DEF        (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_HSH        (0x0319006C)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_OFF          (28)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_WID          ( 3)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MSK          (0x70000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MIN          (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MAX          (7) // 0x00000007
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_DEF          (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_HSH          (0x031C006C)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_OFF          (31)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_WID          ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MSK          (0x80000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MIN          (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MAX          (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_DEF          (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_HSH          (0x011F006C)

#define DDRDATA0CH0_CR_DDRCRDATACONTROL2_REG                           (0x00000070)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_OFF            ( 0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_WID            ( 5)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MSK            (0x0000001F)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MIN            (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MAX            (31) // 0x0000001F
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_DEF            (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_HSH            (0x05000070)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_OFF             ( 5)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_WID             ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MSK             (0x00000020)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MIN             (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MAX             (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_DEF             (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_HSH             (0x01050070)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_ForceRxOn_OFF               ( 6)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_ForceRxOn_WID               ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MSK               (0x00000040)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MIN               (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MAX               (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_ForceRxOn_DEF               (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_ForceRxOn_HSH               (0x01060070)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_LeakerComp_OFF              ( 7)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_LeakerComp_WID              ( 2)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_LeakerComp_MSK              (0x00000180)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_LeakerComp_MIN              (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_LeakerComp_MAX              (3) // 0x00000003
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_LeakerComp_DEF              (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_LeakerComp_HSH              (0x02070070)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_OFF          ( 9)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_WID          ( 4)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MSK          (0x00001E00)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MIN          (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MAX          (15) // 0x0000000F
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_DEF          (0x00000008)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_HSH          (0x04090070)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_OFF             (13)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_WID             ( 5)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MSK             (0x0003E000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MIN             (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MAX             (31) // 0x0000001F
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_DEF             (0x00000011)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_HSH             (0x050D0070)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_OFF             (18)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_WID             ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MSK             (0x00040000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MIN             (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MAX             (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_DEF             (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_HSH             (0x01120070)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_OFF         (19)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_WID         ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MSK         (0x00080000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MIN         (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_DEF         (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_HSH         (0x01130070)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_OFF                (20)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_WID                ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MSK                (0x00100000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MIN                (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MAX                (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_DEF                (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_HSH                (0x01140070)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_OFF               (21)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_WID               ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MSK               (0x00200000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MIN               (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MAX               (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_DEF               (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_HSH               (0x01150070)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnVttOdt_OFF                (22)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnVttOdt_WID                ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MSK                (0x00400000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MIN                (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MAX                (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnVttOdt_DEF                (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnVttOdt_HSH                (0x01160070)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_OFF            (23)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_WID            ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MSK            (0x00800000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MIN            (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MAX            (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_DEF            (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_HSH            (0x01170070)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_TxEqDis_OFF                 (24)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_TxEqDis_WID                 ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_TxEqDis_MSK                 (0x01000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_TxEqDis_MIN                 (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_TxEqDis_MAX                 (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_TxEqDis_DEF                 (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_TxEqDis_HSH                 (0x01180070)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_OFF           (25)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_WID           ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MSK           (0x02000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MIN           (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MAX           (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_DEF           (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_HSH           (0x01190070)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_Cben_OFF                    (26)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_Cben_WID                    ( 3)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_Cben_MSK                    (0x1C000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_Cben_MIN                    (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_Cben_MAX                    (7) // 0x00000007
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_Cben_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_Cben_HSH                    (0x031A0070)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_OFF         (29)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_WID         ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MSK         (0x20000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MIN         (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_HSH         (0x011D0070)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_OFF         (30)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_WID         ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MSK         (0x40000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MIN         (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_HSH         (0x011E0070)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_OFF         (31)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_WID         ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MSK         (0x80000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MIN         (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MAX         (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_DEF         (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_HSH         (0x011F0070)

#define DDRDATA0CH0_CR_DDRCRVREFCONTROL_REG                            (0x00000074)

  #define DDRDATA0CH0_CR_DDRCRVREFCONTROL_VrefCtl_OFF                  ( 0)
  #define DDRDATA0CH0_CR_DDRCRVREFCONTROL_VrefCtl_WID                  (24)
  #define DDRDATA0CH0_CR_DDRCRVREFCONTROL_VrefCtl_MSK                  (0x00FFFFFF)
  #define DDRDATA0CH0_CR_DDRCRVREFCONTROL_VrefCtl_MIN                  (0)
  #define DDRDATA0CH0_CR_DDRCRVREFCONTROL_VrefCtl_MAX                  (16777215) // 0x00FFFFFF
  #define DDRDATA0CH0_CR_DDRCRVREFCONTROL_VrefCtl_DEF                  (0x000E453A)
  #define DDRDATA0CH0_CR_DDRCRVREFCONTROL_VrefCtl_HSH                  (0x18000074)

  #define DDRDATA0CH0_CR_DDRCRVREFCONTROL_OutputCode_OFF               (24)
  #define DDRDATA0CH0_CR_DDRCRVREFCONTROL_OutputCode_WID               ( 8)
  #define DDRDATA0CH0_CR_DDRCRVREFCONTROL_OutputCode_MSK               (0xFF000000)
  #define DDRDATA0CH0_CR_DDRCRVREFCONTROL_OutputCode_MIN               (0)
  #define DDRDATA0CH0_CR_DDRCRVREFCONTROL_OutputCode_MAX               (255) // 0x000000FF
  #define DDRDATA0CH0_CR_DDRCRVREFCONTROL_OutputCode_DEF               (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVREFCONTROL_OutputCode_HSH               (0x08180074)

#define DDRDATA0CH0_CR_DDRCRVSSHICONTROL_REG                           (0x00000078)

  #define DDRDATA0CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_OFF                ( 0)
  #define DDRDATA0CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_WID                (25)
  #define DDRDATA0CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MSK                (0x01FFFFFF)
  #define DDRDATA0CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MIN                (0)
  #define DDRDATA0CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MAX                (33554431) // 0x01FFFFFF
  #define DDRDATA0CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_DEF                (0x014D8234)
  #define DDRDATA0CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_HSH                (0x19000078)

  #define DDRDATA0CH0_CR_DDRCRVSSHICONTROL_OutputCode_OFF              (25)
  #define DDRDATA0CH0_CR_DDRCRVSSHICONTROL_OutputCode_WID              ( 7)
  #define DDRDATA0CH0_CR_DDRCRVSSHICONTROL_OutputCode_MSK              (0xFE000000)
  #define DDRDATA0CH0_CR_DDRCRVSSHICONTROL_OutputCode_MIN              (0)
  #define DDRDATA0CH0_CR_DDRCRVSSHICONTROL_OutputCode_MAX              (127) // 0x0000007F
  #define DDRDATA0CH0_CR_DDRCRVSSHICONTROL_OutputCode_DEF              (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVSSHICONTROL_OutputCode_HSH              (0x07190078)

#define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_REG                        (0x0000007C)

  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_OFF          ( 0)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_WID          ( 6)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MSK          (0x0000003F)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MIN          (-32)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MAX          (31) // 0x0000001F
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_DEF          (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_HSH          (0x8600007C)

  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_OFF          ( 6)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_WID          ( 6)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MSK          (0x00000FC0)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MIN          (-32)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_DEF          (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_HSH          (0x8606007C)

  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_OFF           (12)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_WID           ( 6)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MSK           (0x0003F000)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MIN           (-32)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MAX           (31) // 0x0000001F
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_DEF           (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_HSH           (0x860C007C)

  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_OFF          (18)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_WID          ( 6)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MSK          (0x00FC0000)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MIN          (-32)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_DEF          (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_HSH          (0x8612007C)

  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_OFF           (24)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_WID           ( 7)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MSK           (0x7F000000)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MIN           (-64)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MAX           (63) // 0x0000003F
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_DEF           (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_HSH           (0x8718007C)

  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_OFF                (31)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_WID                ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MSK                (0x80000000)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MIN                (0)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MAX                (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_DEF                (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_HSH                (0x011F007C)

#define DDRDATA0CH0_CR_DDRCRDATACONTROL0_REG                           (0x00000080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_OFF          ( 0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_WID          ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MSK          (0x00000001)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MIN          (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_DEF          (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_HSH          (0x01000080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_OFF          ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_WID          ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MSK          (0x00000002)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MIN          (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_DEF          (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_HSH          (0x01010080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_OFF          ( 2)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_WID          ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MSK          (0x00000004)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MIN          (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_DEF          (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_HSH          (0x01020080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_OFF    ( 3)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_WID    ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MSK    (0x00000008)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MIN    (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MAX    (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_DEF    (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_HSH    (0x01030080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxOn_OFF                    ( 4)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxOn_WID                    ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxOn_MSK                    (0x00000010)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxOn_MIN                    (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxOn_MAX                    (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxOn_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxOn_HSH                    (0x01040080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RfOn_OFF                    ( 5)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RfOn_WID                    ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RfOn_MSK                    (0x00000020)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RfOn_MIN                    (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RfOn_MAX                    (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RfOn_DEF                    (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RfOn_HSH                    (0x01050080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxPiOn_OFF                  ( 6)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxPiOn_WID                  ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxPiOn_MSK                  (0x00000040)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxPiOn_MIN                  (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxPiOn_DEF                  (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxPiOn_HSH                  (0x01060080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxPiOn_OFF                  ( 7)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxPiOn_WID                  ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxPiOn_MSK                  (0x00000080)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxPiOn_MIN                  (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxPiOn_DEF                  (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxPiOn_HSH                  (0x01070080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_OFF        ( 8)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_WID        ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MSK        (0x00000100)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MIN        (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_DEF        (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_HSH        (0x01080080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_OFF        ( 9)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_WID        ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MSK        (0x00000200)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MIN        (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_DEF        (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_HSH        (0x01090080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxDisable_OFF               (10)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxDisable_WID               ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxDisable_MSK               (0x00000400)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxDisable_MIN               (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxDisable_MAX               (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxDisable_DEF               (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxDisable_HSH               (0x010A0080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxDisable_OFF               (11)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxDisable_WID               ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxDisable_MSK               (0x00000800)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxDisable_MIN               (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxDisable_MAX               (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxDisable_DEF               (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxDisable_HSH               (0x010B0080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxLong_OFF                  (12)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxLong_WID                  ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxLong_MSK                  (0x00001000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxLong_MIN                  (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxLong_MAX                  (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxLong_DEF                  (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_TxLong_HSH                  (0x010C0080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_OFF               (13)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_WID               ( 2)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MSK               (0x00006000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MIN               (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MAX               (3) // 0x00000003
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_DEF               (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_HSH               (0x020D0080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxReadPointer_OFF           (15)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxReadPointer_WID           ( 3)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MSK           (0x00038000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MIN           (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MAX           (7) // 0x00000007
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxReadPointer_DEF           (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_RxReadPointer_HSH           (0x030F0080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_OFF              (18)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_WID              ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MSK              (0x00040000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MIN              (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MAX              (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_DEF              (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_HSH              (0x01120080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_OFF            (19)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_WID            ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MSK            (0x00080000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MIN            (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MAX            (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_DEF            (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_HSH            (0x01130080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ReadRFRd_OFF                (20)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ReadRFRd_WID                ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MSK                (0x00100000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MIN                (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MAX                (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ReadRFRd_DEF                (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ReadRFRd_HSH                (0x01140080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ReadRFWr_OFF                (21)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ReadRFWr_WID                ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MSK                (0x00200000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MIN                (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MAX                (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ReadRFWr_DEF                (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ReadRFWr_HSH                (0x01150080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ReadRFRank_OFF              (22)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ReadRFRank_WID              ( 2)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MSK              (0x00C00000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MIN              (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MAX              (3) // 0x00000003
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ReadRFRank_DEF              (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ReadRFRank_HSH              (0x02160080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_OFF              (24)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_WID              ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MSK              (0x01000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MIN              (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MAX              (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_DEF              (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_HSH              (0x01180080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_OdtSampOff_OFF              (25)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_OdtSampOff_WID              ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MSK              (0x02000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MIN              (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MAX              (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_OdtSampOff_DEF              (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_OdtSampOff_HSH              (0x01190080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_OFF        (26)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_WID        ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MSK        (0x04000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MIN        (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MAX        (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_DEF        (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_HSH        (0x011A0080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_OFF         (27)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_WID         ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MSK         (0x08000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MIN         (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MAX         (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_DEF         (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_HSH         (0x011B0080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_OFF              (28)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_WID              ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MSK              (0x10000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MIN              (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MAX              (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_DEF              (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_HSH              (0x011C0080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_OFF          (29)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_WID          ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MSK          (0x20000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MIN          (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MAX          (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_DEF          (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_HSH          (0x011D0080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_OFF         (30)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_WID         ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MSK         (0x40000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MIN         (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MAX         (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_DEF         (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_HSH         (0x011E0080)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_OFF            (31)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_WID            ( 1)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MSK            (0x80000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MIN            (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MAX            (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_DEF            (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_HSH            (0x011F0080)

#define DDRDATA0CH0_CR_DDRCRVREFADJUST1_REG                            (0x00000084)

  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_OFF                ( 0)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_WID                ( 7)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MSK                (0x0000007F)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MIN                (-64)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MAX                (63) // 0x0000003F
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_DEF                (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_HSH                (0x87000084)

  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_OFF               ( 7)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_WID               ( 7)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MSK               (0x00003F80)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MIN               (-64)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_DEF               (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_HSH               (0x87070084)

  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_OFF               (14)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_WID               ( 7)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MSK               (0x001FC000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MIN               (-64)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_DEF               (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_HSH               (0x870E0084)

  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_OFF             (21)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_WID             ( 1)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MSK             (0x00200000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MIN             (0)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MAX             (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_DEF             (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_HSH             (0x01150084)

  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_OFF            (22)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_WID            ( 1)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MSK            (0x00400000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MIN            (0)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MAX            (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_DEF            (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_HSH            (0x01160084)

  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_OFF            (23)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_WID            ( 1)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MSK            (0x00800000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MIN            (0)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MAX            (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_DEF            (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_HSH            (0x01170084)

  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_OFF             (24)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_WID             ( 2)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MSK             (0x03000000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MIN             (0)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MAX             (3) // 0x00000003
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_DEF             (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_HSH             (0x02180084)

  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_OFF            (26)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_WID            ( 1)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MSK            (0x04000000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MIN            (0)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MAX            (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_DEF            (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_HSH            (0x011A0084)

  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_Rsvd_OFF                     (27)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_Rsvd_WID                     ( 2)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_Rsvd_MSK                     (0x18000000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_Rsvd_MIN                     (0)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_Rsvd_MAX                     (3) // 0x00000003
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_Rsvd_DEF                     (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_Rsvd_HSH                     (0x021B0084)

  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_caSlowBW_OFF                 (29)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_caSlowBW_WID                 ( 1)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_caSlowBW_MSK                 (0x20000000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_caSlowBW_MIN                 (0)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_caSlowBW_MAX                 (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_caSlowBW_DEF                 (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_caSlowBW_HSH                 (0x011D0084)

  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_OFF                (30)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_WID                ( 1)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MSK                (0x40000000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MIN                (0)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_DEF                (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_HSH                (0x011E0084)

  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_OFF                (31)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_WID                ( 1)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MSK                (0x80000000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MIN                (0)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_DEF                (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_HSH                (0x011F0084)

#define DDRDATA0CH0_CR_DDRCRDATACONTROL3_REG                           (0x00000088)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_OFF        ( 0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_WID        ( 3)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MSK        (0x00000007)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MIN        (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MAX        (7) // 0x00000007
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_DEF        (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_HSH        (0x03000088)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_OFF        ( 3)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_WID        ( 3)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MSK        (0x00000038)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MIN        (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MAX        (7) // 0x00000007
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_DEF        (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_HSH        (0x03030088)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_OFF        ( 6)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_WID        ( 3)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MSK        (0x000001C0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MIN        (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MAX        (7) // 0x00000007
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_DEF        (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_HSH        (0x03060088)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_OFF        ( 9)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_WID        ( 3)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MSK        (0x00000E00)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MIN        (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MAX        (7) // 0x00000007
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_DEF        (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_HSH        (0x03090088)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_OFF        (12)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_WID        ( 3)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MSK        (0x00007000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MIN        (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MAX        (7) // 0x00000007
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_DEF        (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_HSH        (0x030C0088)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_OFF        (15)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_WID        ( 3)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MSK        (0x00038000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MIN        (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MAX        (7) // 0x00000007
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_DEF        (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_HSH        (0x030F0088)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_OFF        (18)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_WID        ( 3)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MSK        (0x001C0000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MIN        (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MAX        (7) // 0x00000007
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_DEF        (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_HSH        (0x03120088)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_OFF        (21)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_WID        ( 3)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MSK        (0x00E00000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MIN        (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MAX        (7) // 0x00000007
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_DEF        (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_HSH        (0x03150088)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_OFF                (24)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_WID                ( 3)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MSK                (0x07000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MIN                (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MAX                (7) // 0x00000007
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_DEF                (0x00000003)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_HSH                (0x03180088)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_OFF             (27)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_WID             ( 3)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MSK             (0x38000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MIN             (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MAX             (7) // 0x00000007
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_DEF             (0x00000003)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_HSH             (0x031B0088)

  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_OFF                (30)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_WID                ( 2)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MSK                (0xC0000000)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MIN                (0)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MAX                (3) // 0x00000003
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_DEF                (0x00000001)
  #define DDRDATA0CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_HSH                (0x021E0088)

#define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_REG                          (0x0000008C)

  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Target_OFF                 ( 0)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Target_WID                 ( 4)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Target_MSK                 (0x0000000F)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Target_MIN                 (0)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Target_MAX                 (15) // 0x0000000F
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Target_DEF                 (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Target_HSH                 (0x0400008C)

  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Panic_OFF                  ( 4)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Panic_WID                  ( 5)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Panic_MSK                  (0x000001F0)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Panic_MIN                  (0)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Panic_MAX                  (31) // 0x0000001F
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Panic_DEF                  (0x00000010)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Panic_HSH                  (0x0504008C)

  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_OFF            ( 9)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_WID            ( 2)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MSK            (0x00000600)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MIN            (0)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MAX            (3) // 0x00000003
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_DEF            (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_HSH            (0x0209008C)

  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_OFF         (11)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_WID         ( 1)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MSK         (0x00000800)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MIN         (0)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_DEF         (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_HSH         (0x010B008C)

  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_OFF             (12)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_WID             ( 1)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MSK             (0x00001000)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MIN             (0)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MAX             (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_DEF             (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_HSH             (0x010C008C)

  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_OFF            (13)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_WID            ( 3)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MSK            (0x0000E000)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MIN            (0)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MAX            (7) // 0x00000007
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_DEF            (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_HSH            (0x030D008C)

  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_OFF      (16)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_WID      ( 1)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MSK      (0x00010000)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MIN      (0)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MAX      (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_DEF      (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_HSH      (0x0110008C)

  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Spares_OFF                 (17)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Spares_WID                 ( 8)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Spares_MSK                 (0x01FE0000)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Spares_MIN                 (0)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Spares_MAX                 (255) // 0x000000FF
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Spares_DEF                 (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Spares_HSH                 (0x0811008C)

  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_OFF             (25)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_WID             ( 1)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MSK             (0x02000000)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MIN             (0)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MAX             (1) // 0x00000001
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_DEF             (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_HSH             (0x0119008C)

  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_OFF         (26)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_WID         ( 6)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MSK         (0xFC000000)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MIN         (0)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MAX         (63) // 0x0000003F
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_DEF         (0x00000000)
  #define DDRDATA0CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_HSH         (0x061A008C)

#define DDRDATA0CH1_CR_RXTRAINRANK0_REG                                (0x00000100)

  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxRcvEnPi_MIN                    (0)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxRcvEnPi_HSH                    (0x09000100)

  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxDqsPPi_WID                     ( 6)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxDqsPPi_MIN                     (0)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxDqsPPi_HSH                     (0x06090100)

  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxEq_OFF                         (15)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxEq_WID                         ( 5)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxEq_MSK                         (0x000F8000)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxEq_MIN                         (0)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxEq_DEF                         (0x00000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxEq_HSH                         (0x050F0100)

  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxDqsNPi_OFF                     (20)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxDqsNPi_WID                     ( 6)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxDqsNPi_MIN                     (0)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxDqsNPi_HSH                     (0x06140100)

  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxVref_OFF                       (26)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxVref_WID                       ( 6)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxVref_MSK                       (0xFC000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxVref_MIN                       (-32)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxVref_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK0_RxVref_HSH                       (0x861A0100)

#define DDRDATA0CH1_CR_RXTRAINRANK1_REG                                (0x00000104)

  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxRcvEnPi_MIN                    (0)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxRcvEnPi_HSH                    (0x09000104)

  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxDqsPPi_WID                     ( 6)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxDqsPPi_MIN                     (0)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxDqsPPi_HSH                     (0x06090104)

  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxEq_OFF                         (15)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxEq_WID                         ( 5)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxEq_MSK                         (0x000F8000)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxEq_MIN                         (0)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxEq_DEF                         (0x00000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxEq_HSH                         (0x050F0104)

  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxDqsNPi_OFF                     (20)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxDqsNPi_WID                     ( 6)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxDqsNPi_MIN                     (0)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxDqsNPi_HSH                     (0x06140104)

  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxVref_OFF                       (26)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxVref_WID                       ( 6)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxVref_MSK                       (0xFC000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxVref_MIN                       (-32)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxVref_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK1_RxVref_HSH                       (0x861A0104)

#define DDRDATA0CH1_CR_RXTRAINRANK2_REG                                (0x00000108)

  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxRcvEnPi_MIN                    (0)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxRcvEnPi_HSH                    (0x09000108)

  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxDqsPPi_WID                     ( 6)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxDqsPPi_MIN                     (0)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxDqsPPi_HSH                     (0x06090108)

  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxEq_OFF                         (15)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxEq_WID                         ( 5)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxEq_MSK                         (0x000F8000)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxEq_MIN                         (0)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxEq_DEF                         (0x00000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxEq_HSH                         (0x050F0108)

  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxDqsNPi_OFF                     (20)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxDqsNPi_WID                     ( 6)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxDqsNPi_MIN                     (0)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxDqsNPi_HSH                     (0x06140108)

  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxVref_OFF                       (26)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxVref_WID                       ( 6)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxVref_MSK                       (0xFC000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxVref_MIN                       (-32)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxVref_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK2_RxVref_HSH                       (0x861A0108)

#define DDRDATA0CH1_CR_RXTRAINRANK3_REG                                (0x0000010C)

  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxRcvEnPi_MIN                    (0)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxRcvEnPi_HSH                    (0x0900010C)

  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxDqsPPi_WID                     ( 6)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxDqsPPi_MIN                     (0)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxDqsPPi_HSH                     (0x0609010C)

  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxEq_OFF                         (15)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxEq_WID                         ( 5)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxEq_MSK                         (0x000F8000)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxEq_MIN                         (0)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxEq_DEF                         (0x00000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxEq_HSH                         (0x050F010C)

  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxDqsNPi_OFF                     (20)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxDqsNPi_WID                     ( 6)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxDqsNPi_MIN                     (0)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxDqsNPi_HSH                     (0x0614010C)

  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxVref_OFF                       (26)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxVref_WID                       ( 6)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxVref_MSK                       (0xFC000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxVref_MIN                       (-32)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxVref_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXTRAINRANK3_RxVref_HSH                       (0x861A010C)

#define DDRDATA0CH1_CR_RXPERBITRANK0_REG                               (0x00000110)

  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane0_HSH                       (0x04000110)

  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane1_HSH                       (0x04040110)

  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane2_HSH                       (0x04080110)

  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane3_HSH                       (0x040C0110)

  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane4_HSH                       (0x04100110)

  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane5_HSH                       (0x04140110)

  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane6_HSH                       (0x04180110)

  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK0_Lane7_HSH                       (0x041C0110)

#define DDRDATA0CH1_CR_RXPERBITRANK1_REG                               (0x00000114)

  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane0_HSH                       (0x04000114)

  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane1_HSH                       (0x04040114)

  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane2_HSH                       (0x04080114)

  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane3_HSH                       (0x040C0114)

  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane4_HSH                       (0x04100114)

  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane5_HSH                       (0x04140114)

  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane6_HSH                       (0x04180114)

  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK1_Lane7_HSH                       (0x041C0114)

#define DDRDATA0CH1_CR_RXPERBITRANK2_REG                               (0x00000118)

  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane0_HSH                       (0x04000118)

  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane1_HSH                       (0x04040118)

  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane2_HSH                       (0x04080118)

  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane3_HSH                       (0x040C0118)

  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane4_HSH                       (0x04100118)

  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane5_HSH                       (0x04140118)

  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane6_HSH                       (0x04180118)

  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK2_Lane7_HSH                       (0x041C0118)

#define DDRDATA0CH1_CR_RXPERBITRANK3_REG                               (0x0000011C)

  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane0_HSH                       (0x0400011C)

  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane1_HSH                       (0x0404011C)

  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane2_HSH                       (0x0408011C)

  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane3_HSH                       (0x040C011C)

  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane4_HSH                       (0x0410011C)

  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane5_HSH                       (0x0414011C)

  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane6_HSH                       (0x0418011C)

  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_RXPERBITRANK3_Lane7_HSH                       (0x041C011C)

#define DDRDATA0CH1_CR_TXTRAINRANK0_REG                                (0x00000120)

  #define DDRDATA0CH1_CR_TXTRAINRANK0_TxDqDelay_OFF                    ( 0)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_TxDqDelay_WID                    ( 9)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_TxDqDelay_MIN                    (0)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA0CH1_CR_TXTRAINRANK0_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_TxDqDelay_HSH                    (0x09000120)

  #define DDRDATA0CH1_CR_TXTRAINRANK0_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_TxDqsDelay_WID                   ( 9)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_TxDqsDelay_MIN                   (0)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA0CH1_CR_TXTRAINRANK0_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_TxDqsDelay_HSH                   (0x09090120)

  #define DDRDATA0CH1_CR_TXTRAINRANK0_Spare0_OFF                       (18)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_Spare0_WID                       ( 2)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_Spare0_MSK                       (0x000C0000)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_Spare0_MIN                       (0)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA0CH1_CR_TXTRAINRANK0_Spare0_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_Spare0_HSH                       (0x02120120)

  #define DDRDATA0CH1_CR_TXTRAINRANK0_TxEqualization_OFF               (20)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_TxEqualization_WID               ( 6)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_TxEqualization_MIN               (0)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA0CH1_CR_TXTRAINRANK0_TxEqualization_DEF               (0x00000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_TxEqualization_HSH               (0x06140120)

  #define DDRDATA0CH1_CR_TXTRAINRANK0_Spare1_OFF                       (26)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_Spare1_WID                       ( 6)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_Spare1_MSK                       (0xFC000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_Spare1_MIN                       (0)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA0CH1_CR_TXTRAINRANK0_Spare1_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK0_Spare1_HSH                       (0x061A0120)

#define DDRDATA0CH1_CR_TXTRAINRANK1_REG                                (0x00000124)

  #define DDRDATA0CH1_CR_TXTRAINRANK1_TxDqDelay_OFF                    ( 0)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_TxDqDelay_WID                    ( 9)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_TxDqDelay_MIN                    (0)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA0CH1_CR_TXTRAINRANK1_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_TxDqDelay_HSH                    (0x09000124)

  #define DDRDATA0CH1_CR_TXTRAINRANK1_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_TxDqsDelay_WID                   ( 9)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_TxDqsDelay_MIN                   (0)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA0CH1_CR_TXTRAINRANK1_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_TxDqsDelay_HSH                   (0x09090124)

  #define DDRDATA0CH1_CR_TXTRAINRANK1_Spare0_OFF                       (18)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_Spare0_WID                       ( 2)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_Spare0_MSK                       (0x000C0000)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_Spare0_MIN                       (0)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA0CH1_CR_TXTRAINRANK1_Spare0_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_Spare0_HSH                       (0x02120124)

  #define DDRDATA0CH1_CR_TXTRAINRANK1_TxEqualization_OFF               (20)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_TxEqualization_WID               ( 6)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_TxEqualization_MIN               (0)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA0CH1_CR_TXTRAINRANK1_TxEqualization_DEF               (0x00000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_TxEqualization_HSH               (0x06140124)

  #define DDRDATA0CH1_CR_TXTRAINRANK1_Spare1_OFF                       (26)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_Spare1_WID                       ( 6)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_Spare1_MSK                       (0xFC000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_Spare1_MIN                       (0)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA0CH1_CR_TXTRAINRANK1_Spare1_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK1_Spare1_HSH                       (0x061A0124)

#define DDRDATA0CH1_CR_TXTRAINRANK2_REG                                (0x00000128)

  #define DDRDATA0CH1_CR_TXTRAINRANK2_TxDqDelay_OFF                    ( 0)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_TxDqDelay_WID                    ( 9)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_TxDqDelay_MIN                    (0)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA0CH1_CR_TXTRAINRANK2_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_TxDqDelay_HSH                    (0x09000128)

  #define DDRDATA0CH1_CR_TXTRAINRANK2_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_TxDqsDelay_WID                   ( 9)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_TxDqsDelay_MIN                   (0)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA0CH1_CR_TXTRAINRANK2_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_TxDqsDelay_HSH                   (0x09090128)

  #define DDRDATA0CH1_CR_TXTRAINRANK2_Spare0_OFF                       (18)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_Spare0_WID                       ( 2)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_Spare0_MSK                       (0x000C0000)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_Spare0_MIN                       (0)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA0CH1_CR_TXTRAINRANK2_Spare0_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_Spare0_HSH                       (0x02120128)

  #define DDRDATA0CH1_CR_TXTRAINRANK2_TxEqualization_OFF               (20)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_TxEqualization_WID               ( 6)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_TxEqualization_MIN               (0)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA0CH1_CR_TXTRAINRANK2_TxEqualization_DEF               (0x00000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_TxEqualization_HSH               (0x06140128)

  #define DDRDATA0CH1_CR_TXTRAINRANK2_Spare1_OFF                       (26)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_Spare1_WID                       ( 6)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_Spare1_MSK                       (0xFC000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_Spare1_MIN                       (0)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA0CH1_CR_TXTRAINRANK2_Spare1_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK2_Spare1_HSH                       (0x061A0128)

#define DDRDATA0CH1_CR_TXTRAINRANK3_REG                                (0x0000012C)

  #define DDRDATA0CH1_CR_TXTRAINRANK3_TxDqDelay_OFF                    ( 0)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_TxDqDelay_WID                    ( 9)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_TxDqDelay_MIN                    (0)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA0CH1_CR_TXTRAINRANK3_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_TxDqDelay_HSH                    (0x0900012C)

  #define DDRDATA0CH1_CR_TXTRAINRANK3_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_TxDqsDelay_WID                   ( 9)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_TxDqsDelay_MIN                   (0)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA0CH1_CR_TXTRAINRANK3_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_TxDqsDelay_HSH                   (0x0909012C)

  #define DDRDATA0CH1_CR_TXTRAINRANK3_Spare0_OFF                       (18)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_Spare0_WID                       ( 2)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_Spare0_MSK                       (0x000C0000)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_Spare0_MIN                       (0)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA0CH1_CR_TXTRAINRANK3_Spare0_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_Spare0_HSH                       (0x0212012C)

  #define DDRDATA0CH1_CR_TXTRAINRANK3_TxEqualization_OFF               (20)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_TxEqualization_WID               ( 6)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_TxEqualization_MIN               (0)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA0CH1_CR_TXTRAINRANK3_TxEqualization_DEF               (0x00000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_TxEqualization_HSH               (0x0614012C)

  #define DDRDATA0CH1_CR_TXTRAINRANK3_Spare1_OFF                       (26)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_Spare1_WID                       ( 6)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_Spare1_MSK                       (0xFC000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_Spare1_MIN                       (0)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA0CH1_CR_TXTRAINRANK3_Spare1_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXTRAINRANK3_Spare1_HSH                       (0x061A012C)

#define DDRDATA0CH1_CR_TXPERBITRANK0_REG                               (0x00000130)

  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane0_HSH                       (0x04000130)

  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane1_HSH                       (0x04040130)

  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane2_HSH                       (0x04080130)

  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane3_HSH                       (0x040C0130)

  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane4_HSH                       (0x04100130)

  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane5_HSH                       (0x04140130)

  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane6_HSH                       (0x04180130)

  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK0_Lane7_HSH                       (0x041C0130)

#define DDRDATA0CH1_CR_TXPERBITRANK1_REG                               (0x00000134)

  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane0_HSH                       (0x04000134)

  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane1_HSH                       (0x04040134)

  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane2_HSH                       (0x04080134)

  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane3_HSH                       (0x040C0134)

  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane4_HSH                       (0x04100134)

  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane5_HSH                       (0x04140134)

  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane6_HSH                       (0x04180134)

  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK1_Lane7_HSH                       (0x041C0134)

#define DDRDATA0CH1_CR_TXPERBITRANK2_REG                               (0x00000138)

  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane0_HSH                       (0x04000138)

  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane1_HSH                       (0x04040138)

  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane2_HSH                       (0x04080138)

  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane3_HSH                       (0x040C0138)

  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane4_HSH                       (0x04100138)

  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane5_HSH                       (0x04140138)

  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane6_HSH                       (0x04180138)

  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK2_Lane7_HSH                       (0x041C0138)

#define DDRDATA0CH1_CR_TXPERBITRANK3_REG                               (0x0000013C)

  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane0_HSH                       (0x0400013C)

  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane1_HSH                       (0x0404013C)

  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane2_HSH                       (0x0408013C)

  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane3_HSH                       (0x040C013C)

  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane4_HSH                       (0x0410013C)

  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane5_HSH                       (0x0414013C)

  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane6_HSH                       (0x0418013C)

  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA0CH1_CR_TXPERBITRANK3_Lane7_HSH                       (0x041C013C)

#define DDRDATA0CH1_CR_RCOMPDATA0_REG                                  (0x00000140)

  #define DDRDATA0CH1_CR_RCOMPDATA0_RcompDrvUp_OFF                     ( 0)
  #define DDRDATA0CH1_CR_RCOMPDATA0_RcompDrvUp_WID                     ( 6)
  #define DDRDATA0CH1_CR_RCOMPDATA0_RcompDrvUp_MSK                     (0x0000003F)
  #define DDRDATA0CH1_CR_RCOMPDATA0_RcompDrvUp_MIN                     (0)
  #define DDRDATA0CH1_CR_RCOMPDATA0_RcompDrvUp_MAX                     (63) // 0x0000003F
  #define DDRDATA0CH1_CR_RCOMPDATA0_RcompDrvUp_DEF                     (0x00000000)
  #define DDRDATA0CH1_CR_RCOMPDATA0_RcompDrvUp_HSH                     (0x06000140)

  #define DDRDATA0CH1_CR_RCOMPDATA0_Rsvd_OFF                           ( 6)
  #define DDRDATA0CH1_CR_RCOMPDATA0_Rsvd_WID                           ( 3)
  #define DDRDATA0CH1_CR_RCOMPDATA0_Rsvd_MSK                           (0x000001C0)
  #define DDRDATA0CH1_CR_RCOMPDATA0_Rsvd_MIN                           (0)
  #define DDRDATA0CH1_CR_RCOMPDATA0_Rsvd_MAX                           (7) // 0x00000007
  #define DDRDATA0CH1_CR_RCOMPDATA0_Rsvd_DEF                           (0x00000000)
  #define DDRDATA0CH1_CR_RCOMPDATA0_Rsvd_HSH                           (0x03060140)

  #define DDRDATA0CH1_CR_RCOMPDATA0_RcompDrvDown_OFF                   ( 9)
  #define DDRDATA0CH1_CR_RCOMPDATA0_RcompDrvDown_WID                   ( 6)
  #define DDRDATA0CH1_CR_RCOMPDATA0_RcompDrvDown_MSK                   (0x00007E00)
  #define DDRDATA0CH1_CR_RCOMPDATA0_RcompDrvDown_MIN                   (0)
  #define DDRDATA0CH1_CR_RCOMPDATA0_RcompDrvDown_MAX                   (63) // 0x0000003F
  #define DDRDATA0CH1_CR_RCOMPDATA0_RcompDrvDown_DEF                   (0x00000000)
  #define DDRDATA0CH1_CR_RCOMPDATA0_RcompDrvDown_HSH                   (0x06090140)

  #define DDRDATA0CH1_CR_RCOMPDATA0_VTComp_OFF                         (15)
  #define DDRDATA0CH1_CR_RCOMPDATA0_VTComp_WID                         ( 5)
  #define DDRDATA0CH1_CR_RCOMPDATA0_VTComp_MSK                         (0x000F8000)
  #define DDRDATA0CH1_CR_RCOMPDATA0_VTComp_MIN                         (0)
  #define DDRDATA0CH1_CR_RCOMPDATA0_VTComp_MAX                         (31) // 0x0000001F
  #define DDRDATA0CH1_CR_RCOMPDATA0_VTComp_DEF                         (0x00000000)
  #define DDRDATA0CH1_CR_RCOMPDATA0_VTComp_HSH                         (0x050F0140)

  #define DDRDATA0CH1_CR_RCOMPDATA0_SlewRateComp_OFF                   (20)
  #define DDRDATA0CH1_CR_RCOMPDATA0_SlewRateComp_WID                   ( 5)
  #define DDRDATA0CH1_CR_RCOMPDATA0_SlewRateComp_MSK                   (0x01F00000)
  #define DDRDATA0CH1_CR_RCOMPDATA0_SlewRateComp_MIN                   (0)
  #define DDRDATA0CH1_CR_RCOMPDATA0_SlewRateComp_MAX                   (31) // 0x0000001F
  #define DDRDATA0CH1_CR_RCOMPDATA0_SlewRateComp_DEF                   (0x00000000)
  #define DDRDATA0CH1_CR_RCOMPDATA0_SlewRateComp_HSH                   (0x05140140)

  #define DDRDATA0CH1_CR_RCOMPDATA0_Spare0_OFF                         (25)
  #define DDRDATA0CH1_CR_RCOMPDATA0_Spare0_WID                         ( 1)
  #define DDRDATA0CH1_CR_RCOMPDATA0_Spare0_MSK                         (0x02000000)
  #define DDRDATA0CH1_CR_RCOMPDATA0_Spare0_MIN                         (0)
  #define DDRDATA0CH1_CR_RCOMPDATA0_Spare0_MAX                         (1) // 0x00000001
  #define DDRDATA0CH1_CR_RCOMPDATA0_Spare0_DEF                         (0x00000000)
  #define DDRDATA0CH1_CR_RCOMPDATA0_Spare0_HSH                         (0x01190140)

  #define DDRDATA0CH1_CR_RCOMPDATA0_TcoComp_OFF                        (26)
  #define DDRDATA0CH1_CR_RCOMPDATA0_TcoComp_WID                        ( 6)
  #define DDRDATA0CH1_CR_RCOMPDATA0_TcoComp_MSK                        (0xFC000000)
  #define DDRDATA0CH1_CR_RCOMPDATA0_TcoComp_MIN                        (0)
  #define DDRDATA0CH1_CR_RCOMPDATA0_TcoComp_MAX                        (63) // 0x0000003F
  #define DDRDATA0CH1_CR_RCOMPDATA0_TcoComp_DEF                        (0x00000000)
  #define DDRDATA0CH1_CR_RCOMPDATA0_TcoComp_HSH                        (0x061A0140)

#define DDRDATA0CH1_CR_RCOMPDATA1_REG                                  (0x00000144)

  #define DDRDATA0CH1_CR_RCOMPDATA1_RcompOdtUp_OFF                     ( 0)
  #define DDRDATA0CH1_CR_RCOMPDATA1_RcompOdtUp_WID                     ( 6)
  #define DDRDATA0CH1_CR_RCOMPDATA1_RcompOdtUp_MSK                     (0x0000003F)
  #define DDRDATA0CH1_CR_RCOMPDATA1_RcompOdtUp_MIN                     (0)
  #define DDRDATA0CH1_CR_RCOMPDATA1_RcompOdtUp_MAX                     (63) // 0x0000003F
  #define DDRDATA0CH1_CR_RCOMPDATA1_RcompOdtUp_DEF                     (0x00000000)
  #define DDRDATA0CH1_CR_RCOMPDATA1_RcompOdtUp_HSH                     (0x06000144)

  #define DDRDATA0CH1_CR_RCOMPDATA1_PanicDrvDn_OFF                     ( 6)
  #define DDRDATA0CH1_CR_RCOMPDATA1_PanicDrvDn_WID                     (10)
  #define DDRDATA0CH1_CR_RCOMPDATA1_PanicDrvDn_MSK                     (0x0000FFC0)
  #define DDRDATA0CH1_CR_RCOMPDATA1_PanicDrvDn_MIN                     (0)
  #define DDRDATA0CH1_CR_RCOMPDATA1_PanicDrvDn_MAX                     (1023) // 0x000003FF
  #define DDRDATA0CH1_CR_RCOMPDATA1_PanicDrvDn_DEF                     (0x00000000)
  #define DDRDATA0CH1_CR_RCOMPDATA1_PanicDrvDn_HSH                     (0x0A060144)

  #define DDRDATA0CH1_CR_RCOMPDATA1_PanicDrvUp_OFF                     (16)
  #define DDRDATA0CH1_CR_RCOMPDATA1_PanicDrvUp_WID                     (10)
  #define DDRDATA0CH1_CR_RCOMPDATA1_PanicDrvUp_MSK                     (0x03FF0000)
  #define DDRDATA0CH1_CR_RCOMPDATA1_PanicDrvUp_MIN                     (0)
  #define DDRDATA0CH1_CR_RCOMPDATA1_PanicDrvUp_MAX                     (1023) // 0x000003FF
  #define DDRDATA0CH1_CR_RCOMPDATA1_PanicDrvUp_DEF                     (0x00000000)
  #define DDRDATA0CH1_CR_RCOMPDATA1_PanicDrvUp_HSH                     (0x0A100144)

  #define DDRDATA0CH1_CR_RCOMPDATA1_RcompOdtDown_OFF                   (26)
  #define DDRDATA0CH1_CR_RCOMPDATA1_RcompOdtDown_WID                   ( 6)
  #define DDRDATA0CH1_CR_RCOMPDATA1_RcompOdtDown_MSK                   (0xFC000000)
  #define DDRDATA0CH1_CR_RCOMPDATA1_RcompOdtDown_MIN                   (0)
  #define DDRDATA0CH1_CR_RCOMPDATA1_RcompOdtDown_MAX                   (63) // 0x0000003F
  #define DDRDATA0CH1_CR_RCOMPDATA1_RcompOdtDown_DEF                   (0x00000000)
  #define DDRDATA0CH1_CR_RCOMPDATA1_RcompOdtDown_HSH                   (0x061A0144)

#define DDRDATA0CH1_CR_TXXTALK_REG                                     (0x00000148)

  #define DDRDATA0CH1_CR_TXXTALK_Lane0_OFF                             ( 0)
  #define DDRDATA0CH1_CR_TXXTALK_Lane0_WID                             ( 4)
  #define DDRDATA0CH1_CR_TXXTALK_Lane0_MSK                             (0x0000000F)
  #define DDRDATA0CH1_CR_TXXTALK_Lane0_MIN                             (-8)
  #define DDRDATA0CH1_CR_TXXTALK_Lane0_MAX                             (7) // 0x00000007
  #define DDRDATA0CH1_CR_TXXTALK_Lane0_DEF                             (0x00000000)
  #define DDRDATA0CH1_CR_TXXTALK_Lane0_HSH                             (0x84000148)

  #define DDRDATA0CH1_CR_TXXTALK_Lane1_OFF                             ( 4)
  #define DDRDATA0CH1_CR_TXXTALK_Lane1_WID                             ( 4)
  #define DDRDATA0CH1_CR_TXXTALK_Lane1_MSK                             (0x000000F0)
  #define DDRDATA0CH1_CR_TXXTALK_Lane1_MIN                             (-8)
  #define DDRDATA0CH1_CR_TXXTALK_Lane1_MAX                             (7) // 0x00000007
  #define DDRDATA0CH1_CR_TXXTALK_Lane1_DEF                             (0x00000000)
  #define DDRDATA0CH1_CR_TXXTALK_Lane1_HSH                             (0x84040148)

  #define DDRDATA0CH1_CR_TXXTALK_Lane2_OFF                             ( 8)
  #define DDRDATA0CH1_CR_TXXTALK_Lane2_WID                             ( 4)
  #define DDRDATA0CH1_CR_TXXTALK_Lane2_MSK                             (0x00000F00)
  #define DDRDATA0CH1_CR_TXXTALK_Lane2_MIN                             (-8)
  #define DDRDATA0CH1_CR_TXXTALK_Lane2_MAX                             (7) // 0x00000007
  #define DDRDATA0CH1_CR_TXXTALK_Lane2_DEF                             (0x00000000)
  #define DDRDATA0CH1_CR_TXXTALK_Lane2_HSH                             (0x84080148)

  #define DDRDATA0CH1_CR_TXXTALK_Lane3_OFF                             (12)
  #define DDRDATA0CH1_CR_TXXTALK_Lane3_WID                             ( 4)
  #define DDRDATA0CH1_CR_TXXTALK_Lane3_MSK                             (0x0000F000)
  #define DDRDATA0CH1_CR_TXXTALK_Lane3_MIN                             (-8)
  #define DDRDATA0CH1_CR_TXXTALK_Lane3_MAX                             (7) // 0x00000007
  #define DDRDATA0CH1_CR_TXXTALK_Lane3_DEF                             (0x00000000)
  #define DDRDATA0CH1_CR_TXXTALK_Lane3_HSH                             (0x840C0148)

  #define DDRDATA0CH1_CR_TXXTALK_Lane4_OFF                             (16)
  #define DDRDATA0CH1_CR_TXXTALK_Lane4_WID                             ( 4)
  #define DDRDATA0CH1_CR_TXXTALK_Lane4_MSK                             (0x000F0000)
  #define DDRDATA0CH1_CR_TXXTALK_Lane4_MIN                             (-8)
  #define DDRDATA0CH1_CR_TXXTALK_Lane4_MAX                             (7) // 0x00000007
  #define DDRDATA0CH1_CR_TXXTALK_Lane4_DEF                             (0x00000000)
  #define DDRDATA0CH1_CR_TXXTALK_Lane4_HSH                             (0x84100148)

  #define DDRDATA0CH1_CR_TXXTALK_Lane5_OFF                             (20)
  #define DDRDATA0CH1_CR_TXXTALK_Lane5_WID                             ( 4)
  #define DDRDATA0CH1_CR_TXXTALK_Lane5_MSK                             (0x00F00000)
  #define DDRDATA0CH1_CR_TXXTALK_Lane5_MIN                             (-8)
  #define DDRDATA0CH1_CR_TXXTALK_Lane5_MAX                             (7) // 0x00000007
  #define DDRDATA0CH1_CR_TXXTALK_Lane5_DEF                             (0x00000000)
  #define DDRDATA0CH1_CR_TXXTALK_Lane5_HSH                             (0x84140148)

  #define DDRDATA0CH1_CR_TXXTALK_Lane6_OFF                             (24)
  #define DDRDATA0CH1_CR_TXXTALK_Lane6_WID                             ( 4)
  #define DDRDATA0CH1_CR_TXXTALK_Lane6_MSK                             (0x0F000000)
  #define DDRDATA0CH1_CR_TXXTALK_Lane6_MIN                             (-8)
  #define DDRDATA0CH1_CR_TXXTALK_Lane6_MAX                             (7) // 0x00000007
  #define DDRDATA0CH1_CR_TXXTALK_Lane6_DEF                             (0x00000000)
  #define DDRDATA0CH1_CR_TXXTALK_Lane6_HSH                             (0x84180148)

  #define DDRDATA0CH1_CR_TXXTALK_Lane7_OFF                             (28)
  #define DDRDATA0CH1_CR_TXXTALK_Lane7_WID                             ( 4)
  #define DDRDATA0CH1_CR_TXXTALK_Lane7_MSK                             (0xF0000000)
  #define DDRDATA0CH1_CR_TXXTALK_Lane7_MIN                             (-8)
  #define DDRDATA0CH1_CR_TXXTALK_Lane7_MAX                             (7) // 0x00000007
  #define DDRDATA0CH1_CR_TXXTALK_Lane7_DEF                             (0x00000000)
  #define DDRDATA0CH1_CR_TXXTALK_Lane7_HSH                             (0x841C0148)

#define DDRDATA0CH1_CR_RCOMPDATA2_REG                                  (0x0000014C)

  #define DDRDATA0CH1_CR_RCOMPDATA2_VttPanicUp_OFF                     ( 0)
  #define DDRDATA0CH1_CR_RCOMPDATA2_VttPanicUp_WID                     ( 8)
  #define DDRDATA0CH1_CR_RCOMPDATA2_VttPanicUp_MSK                     (0x000000FF)
  #define DDRDATA0CH1_CR_RCOMPDATA2_VttPanicUp_MIN                     (0)
  #define DDRDATA0CH1_CR_RCOMPDATA2_VttPanicUp_MAX                     (255) // 0x000000FF
  #define DDRDATA0CH1_CR_RCOMPDATA2_VttPanicUp_DEF                     (0x00000000)
  #define DDRDATA0CH1_CR_RCOMPDATA2_VttPanicUp_HSH                     (0x0800014C)

  #define DDRDATA0CH1_CR_RCOMPDATA2_VttPanicDn_OFF                     ( 8)
  #define DDRDATA0CH1_CR_RCOMPDATA2_VttPanicDn_WID                     ( 8)
  #define DDRDATA0CH1_CR_RCOMPDATA2_VttPanicDn_MSK                     (0x0000FF00)
  #define DDRDATA0CH1_CR_RCOMPDATA2_VttPanicDn_MIN                     (0)
  #define DDRDATA0CH1_CR_RCOMPDATA2_VttPanicDn_MAX                     (255) // 0x000000FF
  #define DDRDATA0CH1_CR_RCOMPDATA2_VttPanicDn_DEF                     (0x00000000)
  #define DDRDATA0CH1_CR_RCOMPDATA2_VttPanicDn_HSH                     (0x0808014C)

  #define DDRDATA0CH1_CR_RCOMPDATA2_Spare_OFF                          (16)
  #define DDRDATA0CH1_CR_RCOMPDATA2_Spare_WID                          (16)
  #define DDRDATA0CH1_CR_RCOMPDATA2_Spare_MSK                          (0xFFFF0000)
  #define DDRDATA0CH1_CR_RCOMPDATA2_Spare_MIN                          (0)
  #define DDRDATA0CH1_CR_RCOMPDATA2_Spare_MAX                          (65535) // 0x0000FFFF
  #define DDRDATA0CH1_CR_RCOMPDATA2_Spare_DEF                          (0x00000000)
  #define DDRDATA0CH1_CR_RCOMPDATA2_Spare_HSH                          (0x1010014C)

#define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_REG                            (0x00000150)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane0_OFF                    ( 0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane0_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane0_MSK                    (0x0000000F)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane0_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane0_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane0_HSH                    (0x04000150)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane1_OFF                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane1_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane1_MSK                    (0x000000F0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane1_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane1_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane1_HSH                    (0x04040150)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane2_OFF                    ( 8)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane2_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane2_MSK                    (0x00000F00)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane2_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane2_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane2_HSH                    (0x04080150)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane3_OFF                    (12)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane3_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane3_MSK                    (0x0000F000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane3_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane3_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane3_HSH                    (0x040C0150)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane4_OFF                    (16)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane4_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane4_MSK                    (0x000F0000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane4_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane4_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane4_HSH                    (0x04100150)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane5_OFF                    (20)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane5_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane5_MSK                    (0x00F00000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane5_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane5_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane5_HSH                    (0x04140150)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane6_OFF                    (24)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane6_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane6_MSK                    (0x0F000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane6_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane6_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane6_HSH                    (0x04180150)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane7_OFF                    (28)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane7_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane7_MSK                    (0xF0000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane7_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane7_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK0_Lane7_HSH                    (0x041C0150)

#define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_REG                            (0x00000154)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane0_OFF                    ( 0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane0_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane0_MSK                    (0x0000000F)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane0_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane0_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane0_HSH                    (0x04000154)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane1_OFF                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane1_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane1_MSK                    (0x000000F0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane1_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane1_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane1_HSH                    (0x04040154)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane2_OFF                    ( 8)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane2_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane2_MSK                    (0x00000F00)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane2_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane2_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane2_HSH                    (0x04080154)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane3_OFF                    (12)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane3_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane3_MSK                    (0x0000F000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane3_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane3_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane3_HSH                    (0x040C0154)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane4_OFF                    (16)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane4_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane4_MSK                    (0x000F0000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane4_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane4_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane4_HSH                    (0x04100154)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane5_OFF                    (20)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane5_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane5_MSK                    (0x00F00000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane5_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane5_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane5_HSH                    (0x04140154)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane6_OFF                    (24)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane6_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane6_MSK                    (0x0F000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane6_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane6_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane6_HSH                    (0x04180154)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane7_OFF                    (28)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane7_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane7_MSK                    (0xF0000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane7_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane7_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK1_Lane7_HSH                    (0x041C0154)

#define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_REG                            (0x00000158)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane0_OFF                    ( 0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane0_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane0_MSK                    (0x0000000F)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane0_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane0_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane0_HSH                    (0x04000158)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane1_OFF                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane1_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane1_MSK                    (0x000000F0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane1_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane1_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane1_HSH                    (0x04040158)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane2_OFF                    ( 8)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane2_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane2_MSK                    (0x00000F00)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane2_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane2_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane2_HSH                    (0x04080158)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane3_OFF                    (12)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane3_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane3_MSK                    (0x0000F000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane3_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane3_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane3_HSH                    (0x040C0158)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane4_OFF                    (16)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane4_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane4_MSK                    (0x000F0000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane4_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane4_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane4_HSH                    (0x04100158)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane5_OFF                    (20)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane5_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane5_MSK                    (0x00F00000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane5_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane5_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane5_HSH                    (0x04140158)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane6_OFF                    (24)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane6_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane6_MSK                    (0x0F000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane6_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane6_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane6_HSH                    (0x04180158)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane7_OFF                    (28)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane7_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane7_MSK                    (0xF0000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane7_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane7_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK2_Lane7_HSH                    (0x041C0158)

#define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_REG                            (0x0000015C)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane0_OFF                    ( 0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane0_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane0_MSK                    (0x0000000F)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane0_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane0_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane0_HSH                    (0x0400015C)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane1_OFF                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane1_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane1_MSK                    (0x000000F0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane1_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane1_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane1_HSH                    (0x0404015C)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane2_OFF                    ( 8)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane2_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane2_MSK                    (0x00000F00)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane2_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane2_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane2_HSH                    (0x0408015C)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane3_OFF                    (12)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane3_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane3_MSK                    (0x0000F000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane3_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane3_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane3_HSH                    (0x040C015C)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane4_OFF                    (16)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane4_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane4_MSK                    (0x000F0000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane4_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane4_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane4_HSH                    (0x0410015C)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane5_OFF                    (20)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane5_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane5_MSK                    (0x00F00000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane5_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane5_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane5_HSH                    (0x0414015C)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane6_OFF                    (24)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane6_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane6_MSK                    (0x0F000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane6_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane6_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane6_HSH                    (0x0418015C)

  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane7_OFF                    (28)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane7_WID                    ( 4)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane7_MSK                    (0xF0000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane7_MIN                    (0)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane7_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_RXOFFSETVDQRANK3_Lane7_HSH                    (0x041C015C)

#define DDRDATA0CH1_CR_DATATRAINFEEDBACK_REG                           (0x00000160)

  #define DDRDATA0CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_OFF       ( 0)
  #define DDRDATA0CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_WID       ( 9)
  #define DDRDATA0CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MSK       (0x000001FF)
  #define DDRDATA0CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MIN       (0)
  #define DDRDATA0CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MAX       (511) // 0x000001FF
  #define DDRDATA0CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_DEF       (0x00000000)
  #define DDRDATA0CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_HSH       (0x09000160)

  #define DDRDATA0CH1_CR_DATATRAINFEEDBACK_Spare_OFF                   ( 9)
  #define DDRDATA0CH1_CR_DATATRAINFEEDBACK_Spare_WID                   (23)
  #define DDRDATA0CH1_CR_DATATRAINFEEDBACK_Spare_MSK                   (0xFFFFFE00)
  #define DDRDATA0CH1_CR_DATATRAINFEEDBACK_Spare_MIN                   (0)
  #define DDRDATA0CH1_CR_DATATRAINFEEDBACK_Spare_MAX                   (8388607) // 0x007FFFFF
  #define DDRDATA0CH1_CR_DATATRAINFEEDBACK_Spare_DEF                   (0x00000000)
  #define DDRDATA0CH1_CR_DATATRAINFEEDBACK_Spare_HSH                   (0x17090160)

#define DDRDATA0CH1_CR_DLLPITESTANDADC_REG                             (0x00000164)

  #define DDRDATA0CH1_CR_DLLPITESTANDADC_RunTest_OFF                   ( 0)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_RunTest_WID                   ( 1)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_RunTest_MSK                   (0x00000001)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_RunTest_MIN                   (0)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_RunTest_MAX                   (1) // 0x00000001
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_RunTest_DEF                   (0x00000000)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_RunTest_HSH                   (0x01000164)

  #define DDRDATA0CH1_CR_DLLPITESTANDADC_Load_OFF                      ( 1)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_Load_WID                      ( 1)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_Load_MSK                      (0x00000002)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_Load_MIN                      (0)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_Load_MAX                      (1) // 0x00000001
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_Load_DEF                      (0x00000000)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_Load_HSH                      (0x01010164)

  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ModeHVM_OFF                   ( 2)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ModeHVM_WID                   ( 1)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ModeHVM_MSK                   (0x00000004)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ModeHVM_MIN                   (0)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ModeHVM_MAX                   (1) // 0x00000001
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ModeHVM_DEF                   (0x00000000)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ModeHVM_HSH                   (0x01020164)

  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ModeDV_OFF                    ( 3)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ModeDV_WID                    ( 1)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ModeDV_MSK                    (0x00000008)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ModeDV_MIN                    (0)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ModeDV_MAX                    (1) // 0x00000001
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ModeDV_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ModeDV_HSH                    (0x01030164)

  #define DDRDATA0CH1_CR_DLLPITESTANDADC_CalCfdl_OFF                   ( 4)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_CalCfdl_WID                   ( 1)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_CalCfdl_MSK                   (0x00000010)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_CalCfdl_MIN                   (0)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_CalCfdl_MAX                   (1) // 0x00000001
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_CalCfdl_DEF                   (0x00000000)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_CalCfdl_HSH                   (0x01040164)

  #define DDRDATA0CH1_CR_DLLPITESTANDADC_LoadCount_OFF                 ( 5)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_LoadCount_WID                 (10)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_LoadCount_MSK                 (0x00007FE0)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_LoadCount_MIN                 (0)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_LoadCount_MAX                 (1023) // 0x000003FF
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_LoadCount_DEF                 (0x00000000)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_LoadCount_HSH                 (0x0A050164)

  #define DDRDATA0CH1_CR_DLLPITESTANDADC_CountStatus_OFF               (15)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_CountStatus_WID               (10)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_CountStatus_MSK               (0x01FF8000)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_CountStatus_MIN               (0)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_CountStatus_MAX               (1023) // 0x000003FF
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_CountStatus_DEF               (0x00000000)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_CountStatus_HSH               (0x0A0F0164)

  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ModeADC_OFF                   (25)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ModeADC_WID                   ( 1)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ModeADC_MSK                   (0x02000000)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ModeADC_MIN                   (0)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ModeADC_MAX                   (1) // 0x00000001
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ModeADC_DEF                   (0x00000000)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ModeADC_HSH                   (0x01190164)

  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCClkDiv_OFF                 (26)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCClkDiv_WID                 ( 2)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCClkDiv_MSK                 (0x0C000000)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCClkDiv_MIN                 (0)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCClkDiv_MAX                 (3) // 0x00000003
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCClkDiv_DEF                 (0x00000000)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCClkDiv_HSH                 (0x021A0164)

  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_OFF             (28)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_WID             ( 1)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MSK             (0x10000000)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MIN             (0)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MAX             (1) // 0x00000001
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_DEF             (0x00000000)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_HSH             (0x011C0164)

  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCChopEn_OFF                 (29)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCChopEn_WID                 ( 1)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCChopEn_MSK                 (0x20000000)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCChopEn_MIN                 (0)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCChopEn_MAX                 (1) // 0x00000001
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCChopEn_DEF                 (0x00000000)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCChopEn_HSH                 (0x011D0164)

  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCDone_OFF                   (30)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCDone_WID                   ( 1)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCDone_MSK                   (0x40000000)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCDone_MIN                   (0)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCDone_MAX                   (1) // 0x00000001
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCDone_DEF                   (0x00000000)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_ADCDone_HSH                   (0x011E0164)

  #define DDRDATA0CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_OFF          (31)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_WID          ( 1)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MSK          (0x80000000)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MIN          (0)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MAX          (1) // 0x00000001
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_DEF          (0x00000000)
  #define DDRDATA0CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_HSH          (0x011F0164)

#define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_REG                         (0x00000168)

  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_OFF     ( 0)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_WID     ( 6)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MSK     (0x0000003F)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MIN     (-32)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MAX     (31) // 0x0000001F
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_DEF     (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_HSH     (0x86000168)

  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_OFF   ( 6)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_WID   ( 6)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MSK   (0x00000FC0)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MIN   (-32)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MAX   (31) // 0x0000001F
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_DEF   (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_HSH   (0x86060168)

  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_OFF     (12)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_WID     ( 5)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MSK     (0x0001F000)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MIN     (-16)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MAX     (15) // 0x0000000F
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_DEF     (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_HSH     (0x850C0168)

  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_OFF   (17)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_WID   ( 5)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MSK   (0x003E0000)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MIN   (-16)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MAX   (15) // 0x0000000F
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_DEF   (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_HSH   (0x85110168)

  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_OFF       (22)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_WID       ( 5)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MSK       (0x07C00000)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MIN       (-16)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MAX       (15) // 0x0000000F
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_DEF       (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_HSH       (0x85160168)

  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_OFF  (27)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_WID  ( 5)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MSK  (0xF8000000)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MIN  (-16)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MAX  (15) // 0x0000000F
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_DEF  (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_HSH  (0x851B0168)

#define DDRDATA0CH1_CR_DDRCRDATACONTROL1_REG                           (0x0000016C)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_RefPi_OFF                   ( 0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_RefPi_WID                   ( 4)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_RefPi_MSK                   (0x0000000F)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_RefPi_MIN                   (-8)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_RefPi_MAX                   (7) // 0x00000007
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_RefPi_DEF                   (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_RefPi_HSH                   (0x8400016C)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_DllMask_OFF                 ( 4)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_DllMask_WID                 ( 2)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_DllMask_MSK                 (0x00000030)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_DllMask_MIN                 (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_DllMask_MAX                 (3) // 0x00000003
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_DllMask_DEF                 (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_DllMask_HSH                 (0x0204016C)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_DllWeakLock_OFF             ( 6)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_DllWeakLock_WID             ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MSK             (0x00000040)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MIN             (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MAX             (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_DllWeakLock_DEF             (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_DllWeakLock_HSH             (0x0106016C)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_OFF      ( 7)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_WID      ( 3)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MSK      (0x00000380)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MIN      (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MAX      (7) // 0x00000007
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_DEF      (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_HSH      (0x0307016C)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_OFF               (10)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_WID               ( 4)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MSK               (0x00003C00)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MIN               (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MAX               (15) // 0x0000000F
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_DEF               (0x00000008)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_HSH               (0x040A016C)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_OdtDelay_OFF                (14)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_OdtDelay_WID                ( 4)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_OdtDelay_MSK                (0x0003C000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_OdtDelay_MIN                (-8)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_OdtDelay_MAX                (7) // 0x00000007
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_OdtDelay_DEF                (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_OdtDelay_HSH                (0x840E016C)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_OdtDuration_OFF             (18)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_OdtDuration_WID             ( 3)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_OdtDuration_MSK             (0x001C0000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_OdtDuration_MIN             (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_OdtDuration_MAX             (7) // 0x00000007
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_OdtDuration_DEF             (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_OdtDuration_HSH             (0x0312016C)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_OFF           (21)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_WID           ( 4)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MSK           (0x01E00000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MIN           (-8)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MAX           (7) // 0x00000007
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_DEF           (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_HSH           (0x8415016C)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_OFF        (25)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_WID        ( 3)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MSK        (0x0E000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MIN        (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MAX        (7) // 0x00000007
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_DEF        (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_HSH        (0x0319016C)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_OFF          (28)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_WID          ( 3)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MSK          (0x70000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MIN          (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MAX          (7) // 0x00000007
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_DEF          (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_HSH          (0x031C016C)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_OFF          (31)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_WID          ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MSK          (0x80000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MIN          (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MAX          (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_DEF          (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_HSH          (0x011F016C)

#define DDRDATA0CH1_CR_DDRCRDATACONTROL2_REG                           (0x00000170)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_OFF            ( 0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_WID            ( 5)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MSK            (0x0000001F)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MIN            (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MAX            (31) // 0x0000001F
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_DEF            (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_HSH            (0x05000170)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_OFF             ( 5)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_WID             ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MSK             (0x00000020)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MIN             (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MAX             (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_DEF             (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_HSH             (0x01050170)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_ForceRxOn_OFF               ( 6)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_ForceRxOn_WID               ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MSK               (0x00000040)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MIN               (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MAX               (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_ForceRxOn_DEF               (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_ForceRxOn_HSH               (0x01060170)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_LeakerComp_OFF              ( 7)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_LeakerComp_WID              ( 2)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_LeakerComp_MSK              (0x00000180)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_LeakerComp_MIN              (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_LeakerComp_MAX              (3) // 0x00000003
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_LeakerComp_DEF              (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_LeakerComp_HSH              (0x02070170)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_OFF          ( 9)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_WID          ( 4)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MSK          (0x00001E00)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MIN          (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MAX          (15) // 0x0000000F
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_DEF          (0x00000008)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_HSH          (0x04090170)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_OFF             (13)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_WID             ( 5)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MSK             (0x0003E000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MIN             (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MAX             (31) // 0x0000001F
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_DEF             (0x00000011)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_HSH             (0x050D0170)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_OFF             (18)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_WID             ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MSK             (0x00040000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MIN             (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MAX             (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_DEF             (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_HSH             (0x01120170)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_OFF         (19)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_WID         ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MSK         (0x00080000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MIN         (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_DEF         (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_HSH         (0x01130170)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_OFF                (20)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_WID                ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MSK                (0x00100000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MIN                (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MAX                (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_DEF                (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_HSH                (0x01140170)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_OFF               (21)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_WID               ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MSK               (0x00200000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MIN               (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MAX               (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_DEF               (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_HSH               (0x01150170)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnVttOdt_OFF                (22)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnVttOdt_WID                ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MSK                (0x00400000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MIN                (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MAX                (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnVttOdt_DEF                (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnVttOdt_HSH                (0x01160170)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_OFF            (23)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_WID            ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MSK            (0x00800000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MIN            (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MAX            (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_DEF            (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_HSH            (0x01170170)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_TxEqDis_OFF                 (24)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_TxEqDis_WID                 ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_TxEqDis_MSK                 (0x01000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_TxEqDis_MIN                 (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_TxEqDis_MAX                 (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_TxEqDis_DEF                 (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_TxEqDis_HSH                 (0x01180170)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_OFF           (25)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_WID           ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MSK           (0x02000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MIN           (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MAX           (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_DEF           (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_HSH           (0x01190170)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_Cben_OFF                    (26)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_Cben_WID                    ( 3)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_Cben_MSK                    (0x1C000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_Cben_MIN                    (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_Cben_MAX                    (7) // 0x00000007
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_Cben_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_Cben_HSH                    (0x031A0170)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_OFF         (29)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_WID         ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MSK         (0x20000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MIN         (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_HSH         (0x011D0170)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_OFF         (30)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_WID         ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MSK         (0x40000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MIN         (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_HSH         (0x011E0170)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_OFF         (31)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_WID         ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MSK         (0x80000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MIN         (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MAX         (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_DEF         (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_HSH         (0x011F0170)

#define DDRDATA0CH1_CR_DDRCRVREFCONTROL_REG                            (0x00000174)

  #define DDRDATA0CH1_CR_DDRCRVREFCONTROL_VrefCtl_OFF                  ( 0)
  #define DDRDATA0CH1_CR_DDRCRVREFCONTROL_VrefCtl_WID                  (24)
  #define DDRDATA0CH1_CR_DDRCRVREFCONTROL_VrefCtl_MSK                  (0x00FFFFFF)
  #define DDRDATA0CH1_CR_DDRCRVREFCONTROL_VrefCtl_MIN                  (0)
  #define DDRDATA0CH1_CR_DDRCRVREFCONTROL_VrefCtl_MAX                  (16777215) // 0x00FFFFFF
  #define DDRDATA0CH1_CR_DDRCRVREFCONTROL_VrefCtl_DEF                  (0x000E453A)
  #define DDRDATA0CH1_CR_DDRCRVREFCONTROL_VrefCtl_HSH                  (0x18000174)

  #define DDRDATA0CH1_CR_DDRCRVREFCONTROL_OutputCode_OFF               (24)
  #define DDRDATA0CH1_CR_DDRCRVREFCONTROL_OutputCode_WID               ( 8)
  #define DDRDATA0CH1_CR_DDRCRVREFCONTROL_OutputCode_MSK               (0xFF000000)
  #define DDRDATA0CH1_CR_DDRCRVREFCONTROL_OutputCode_MIN               (0)
  #define DDRDATA0CH1_CR_DDRCRVREFCONTROL_OutputCode_MAX               (255) // 0x000000FF
  #define DDRDATA0CH1_CR_DDRCRVREFCONTROL_OutputCode_DEF               (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVREFCONTROL_OutputCode_HSH               (0x08180174)

#define DDRDATA0CH1_CR_DDRCRVSSHICONTROL_REG                           (0x00000178)

  #define DDRDATA0CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_OFF                ( 0)
  #define DDRDATA0CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_WID                (25)
  #define DDRDATA0CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MSK                (0x01FFFFFF)
  #define DDRDATA0CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MIN                (0)
  #define DDRDATA0CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MAX                (33554431) // 0x01FFFFFF
  #define DDRDATA0CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_DEF                (0x014D8234)
  #define DDRDATA0CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_HSH                (0x19000178)

  #define DDRDATA0CH1_CR_DDRCRVSSHICONTROL_OutputCode_OFF              (25)
  #define DDRDATA0CH1_CR_DDRCRVSSHICONTROL_OutputCode_WID              ( 7)
  #define DDRDATA0CH1_CR_DDRCRVSSHICONTROL_OutputCode_MSK              (0xFE000000)
  #define DDRDATA0CH1_CR_DDRCRVSSHICONTROL_OutputCode_MIN              (0)
  #define DDRDATA0CH1_CR_DDRCRVSSHICONTROL_OutputCode_MAX              (127) // 0x0000007F
  #define DDRDATA0CH1_CR_DDRCRVSSHICONTROL_OutputCode_DEF              (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVSSHICONTROL_OutputCode_HSH              (0x07190178)

#define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_REG                        (0x0000017C)

  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_OFF          ( 0)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_WID          ( 6)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MSK          (0x0000003F)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MIN          (-32)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MAX          (31) // 0x0000001F
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_DEF          (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_HSH          (0x8600017C)

  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_OFF          ( 6)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_WID          ( 6)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MSK          (0x00000FC0)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MIN          (-32)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_DEF          (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_HSH          (0x8606017C)

  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_OFF           (12)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_WID           ( 6)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MSK           (0x0003F000)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MIN           (-32)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MAX           (31) // 0x0000001F
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_DEF           (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_HSH           (0x860C017C)

  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_OFF          (18)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_WID          ( 6)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MSK          (0x00FC0000)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MIN          (-32)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_DEF          (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_HSH          (0x8612017C)

  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_OFF           (24)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_WID           ( 7)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MSK           (0x7F000000)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MIN           (-64)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MAX           (63) // 0x0000003F
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_DEF           (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_HSH           (0x8718017C)

  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_OFF                (31)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_WID                ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MSK                (0x80000000)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MIN                (0)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MAX                (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_DEF                (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_HSH                (0x011F017C)

#define DDRDATA0CH1_CR_DDRCRDATACONTROL0_REG                           (0x00000180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_OFF          ( 0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_WID          ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MSK          (0x00000001)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MIN          (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_DEF          (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_HSH          (0x01000180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_OFF          ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_WID          ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MSK          (0x00000002)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MIN          (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_DEF          (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_HSH          (0x01010180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_OFF          ( 2)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_WID          ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MSK          (0x00000004)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MIN          (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_DEF          (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_HSH          (0x01020180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_OFF    ( 3)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_WID    ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MSK    (0x00000008)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MIN    (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MAX    (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_DEF    (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_HSH    (0x01030180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxOn_OFF                    ( 4)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxOn_WID                    ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxOn_MSK                    (0x00000010)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxOn_MIN                    (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxOn_MAX                    (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxOn_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxOn_HSH                    (0x01040180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RfOn_OFF                    ( 5)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RfOn_WID                    ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RfOn_MSK                    (0x00000020)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RfOn_MIN                    (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RfOn_MAX                    (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RfOn_DEF                    (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RfOn_HSH                    (0x01050180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxPiOn_OFF                  ( 6)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxPiOn_WID                  ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxPiOn_MSK                  (0x00000040)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxPiOn_MIN                  (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxPiOn_DEF                  (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxPiOn_HSH                  (0x01060180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxPiOn_OFF                  ( 7)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxPiOn_WID                  ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxPiOn_MSK                  (0x00000080)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxPiOn_MIN                  (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxPiOn_DEF                  (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxPiOn_HSH                  (0x01070180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_OFF        ( 8)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_WID        ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MSK        (0x00000100)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MIN        (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_DEF        (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_HSH        (0x01080180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_OFF        ( 9)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_WID        ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MSK        (0x00000200)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MIN        (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_DEF        (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_HSH        (0x01090180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxDisable_OFF               (10)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxDisable_WID               ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxDisable_MSK               (0x00000400)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxDisable_MIN               (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxDisable_MAX               (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxDisable_DEF               (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxDisable_HSH               (0x010A0180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxDisable_OFF               (11)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxDisable_WID               ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxDisable_MSK               (0x00000800)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxDisable_MIN               (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxDisable_MAX               (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxDisable_DEF               (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxDisable_HSH               (0x010B0180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxLong_OFF                  (12)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxLong_WID                  ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxLong_MSK                  (0x00001000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxLong_MIN                  (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxLong_MAX                  (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxLong_DEF                  (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_TxLong_HSH                  (0x010C0180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_OFF               (13)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_WID               ( 2)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MSK               (0x00006000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MIN               (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MAX               (3) // 0x00000003
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_DEF               (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_HSH               (0x020D0180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxReadPointer_OFF           (15)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxReadPointer_WID           ( 3)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MSK           (0x00038000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MIN           (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MAX           (7) // 0x00000007
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxReadPointer_DEF           (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_RxReadPointer_HSH           (0x030F0180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_OFF              (18)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_WID              ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MSK              (0x00040000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MIN              (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MAX              (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_DEF              (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_HSH              (0x01120180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_OFF            (19)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_WID            ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MSK            (0x00080000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MIN            (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MAX            (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_DEF            (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_HSH            (0x01130180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ReadRFRd_OFF                (20)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ReadRFRd_WID                ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MSK                (0x00100000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MIN                (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MAX                (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ReadRFRd_DEF                (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ReadRFRd_HSH                (0x01140180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ReadRFWr_OFF                (21)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ReadRFWr_WID                ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MSK                (0x00200000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MIN                (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MAX                (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ReadRFWr_DEF                (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ReadRFWr_HSH                (0x01150180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ReadRFRank_OFF              (22)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ReadRFRank_WID              ( 2)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MSK              (0x00C00000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MIN              (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MAX              (3) // 0x00000003
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ReadRFRank_DEF              (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ReadRFRank_HSH              (0x02160180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_OFF              (24)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_WID              ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MSK              (0x01000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MIN              (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MAX              (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_DEF              (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_HSH              (0x01180180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_OdtSampOff_OFF              (25)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_OdtSampOff_WID              ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MSK              (0x02000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MIN              (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MAX              (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_OdtSampOff_DEF              (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_OdtSampOff_HSH              (0x01190180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_OFF        (26)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_WID        ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MSK        (0x04000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MIN        (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MAX        (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_DEF        (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_HSH        (0x011A0180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_OFF         (27)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_WID         ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MSK         (0x08000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MIN         (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MAX         (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_DEF         (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_HSH         (0x011B0180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_OFF              (28)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_WID              ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MSK              (0x10000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MIN              (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MAX              (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_DEF              (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_HSH              (0x011C0180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_OFF          (29)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_WID          ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MSK          (0x20000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MIN          (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MAX          (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_DEF          (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_HSH          (0x011D0180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_OFF         (30)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_WID         ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MSK         (0x40000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MIN         (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MAX         (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_DEF         (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_HSH         (0x011E0180)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_OFF            (31)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_WID            ( 1)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MSK            (0x80000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MIN            (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MAX            (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_DEF            (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_HSH            (0x011F0180)

#define DDRDATA0CH1_CR_DDRCRVREFADJUST1_REG                            (0x00000184)

  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_OFF                ( 0)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_WID                ( 7)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MSK                (0x0000007F)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MIN                (-64)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MAX                (63) // 0x0000003F
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_DEF                (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_HSH                (0x87000184)

  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_OFF               ( 7)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_WID               ( 7)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MSK               (0x00003F80)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MIN               (-64)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_DEF               (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_HSH               (0x87070184)

  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_OFF               (14)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_WID               ( 7)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MSK               (0x001FC000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MIN               (-64)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_DEF               (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_HSH               (0x870E0184)

  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_OFF             (21)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_WID             ( 1)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MSK             (0x00200000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MIN             (0)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MAX             (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_DEF             (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_HSH             (0x01150184)

  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_OFF            (22)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_WID            ( 1)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MSK            (0x00400000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MIN            (0)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MAX            (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_DEF            (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_HSH            (0x01160184)

  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_OFF            (23)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_WID            ( 1)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MSK            (0x00800000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MIN            (0)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MAX            (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_DEF            (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_HSH            (0x01170184)

  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_OFF             (24)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_WID             ( 2)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MSK             (0x03000000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MIN             (0)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MAX             (3) // 0x00000003
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_DEF             (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_HSH             (0x02180184)

  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_OFF            (26)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_WID            ( 1)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MSK            (0x04000000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MIN            (0)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MAX            (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_DEF            (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_HSH            (0x011A0184)

  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_Rsvd_OFF                     (27)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_Rsvd_WID                     ( 2)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_Rsvd_MSK                     (0x18000000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_Rsvd_MIN                     (0)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_Rsvd_MAX                     (3) // 0x00000003
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_Rsvd_DEF                     (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_Rsvd_HSH                     (0x021B0184)

  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_caSlowBW_OFF                 (29)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_caSlowBW_WID                 ( 1)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_caSlowBW_MSK                 (0x20000000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_caSlowBW_MIN                 (0)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_caSlowBW_MAX                 (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_caSlowBW_DEF                 (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_caSlowBW_HSH                 (0x011D0184)

  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_OFF                (30)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_WID                ( 1)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MSK                (0x40000000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MIN                (0)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_DEF                (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_HSH                (0x011E0184)

  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_OFF                (31)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_WID                ( 1)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MSK                (0x80000000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MIN                (0)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_DEF                (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_HSH                (0x011F0184)

#define DDRDATA0CH1_CR_DDRCRDATACONTROL3_REG                           (0x00000188)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_OFF        ( 0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_WID        ( 3)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MSK        (0x00000007)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MIN        (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MAX        (7) // 0x00000007
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_DEF        (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_HSH        (0x03000188)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_OFF        ( 3)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_WID        ( 3)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MSK        (0x00000038)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MIN        (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MAX        (7) // 0x00000007
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_DEF        (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_HSH        (0x03030188)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_OFF        ( 6)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_WID        ( 3)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MSK        (0x000001C0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MIN        (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MAX        (7) // 0x00000007
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_DEF        (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_HSH        (0x03060188)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_OFF        ( 9)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_WID        ( 3)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MSK        (0x00000E00)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MIN        (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MAX        (7) // 0x00000007
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_DEF        (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_HSH        (0x03090188)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_OFF        (12)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_WID        ( 3)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MSK        (0x00007000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MIN        (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MAX        (7) // 0x00000007
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_DEF        (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_HSH        (0x030C0188)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_OFF        (15)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_WID        ( 3)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MSK        (0x00038000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MIN        (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MAX        (7) // 0x00000007
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_DEF        (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_HSH        (0x030F0188)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_OFF        (18)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_WID        ( 3)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MSK        (0x001C0000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MIN        (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MAX        (7) // 0x00000007
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_DEF        (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_HSH        (0x03120188)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_OFF        (21)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_WID        ( 3)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MSK        (0x00E00000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MIN        (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MAX        (7) // 0x00000007
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_DEF        (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_HSH        (0x03150188)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_OFF                (24)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_WID                ( 3)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MSK                (0x07000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MIN                (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MAX                (7) // 0x00000007
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_DEF                (0x00000003)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_HSH                (0x03180188)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_OFF             (27)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_WID             ( 3)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MSK             (0x38000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MIN             (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MAX             (7) // 0x00000007
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_DEF             (0x00000003)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_HSH             (0x031B0188)

  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_OFF                (30)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_WID                ( 2)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MSK                (0xC0000000)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MIN                (0)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MAX                (3) // 0x00000003
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_DEF                (0x00000001)
  #define DDRDATA0CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_HSH                (0x021E0188)

#define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_REG                          (0x0000018C)

  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Target_OFF                 ( 0)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Target_WID                 ( 4)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Target_MSK                 (0x0000000F)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Target_MIN                 (0)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Target_MAX                 (15) // 0x0000000F
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Target_DEF                 (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Target_HSH                 (0x0400018C)

  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Panic_OFF                  ( 4)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Panic_WID                  ( 5)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Panic_MSK                  (0x000001F0)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Panic_MIN                  (0)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Panic_MAX                  (31) // 0x0000001F
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Panic_DEF                  (0x00000010)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Panic_HSH                  (0x0504018C)

  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_OFF            ( 9)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_WID            ( 2)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MSK            (0x00000600)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MIN            (0)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MAX            (3) // 0x00000003
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_DEF            (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_HSH            (0x0209018C)

  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_OFF         (11)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_WID         ( 1)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MSK         (0x00000800)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MIN         (0)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_DEF         (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_HSH         (0x010B018C)

  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_OFF             (12)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_WID             ( 1)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MSK             (0x00001000)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MIN             (0)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MAX             (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_DEF             (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_HSH             (0x010C018C)

  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_OFF            (13)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_WID            ( 3)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MSK            (0x0000E000)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MIN            (0)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MAX            (7) // 0x00000007
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_DEF            (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_HSH            (0x030D018C)

  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_OFF      (16)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_WID      ( 1)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MSK      (0x00010000)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MIN      (0)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MAX      (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_DEF      (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_HSH      (0x0110018C)

  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Spares_OFF                 (17)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Spares_WID                 ( 8)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Spares_MSK                 (0x01FE0000)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Spares_MIN                 (0)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Spares_MAX                 (255) // 0x000000FF
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Spares_DEF                 (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Spares_HSH                 (0x0811018C)

  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_OFF             (25)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_WID             ( 1)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MSK             (0x02000000)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MIN             (0)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MAX             (1) // 0x00000001
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_DEF             (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_HSH             (0x0119018C)

  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_OFF         (26)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_WID         ( 6)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MSK         (0xFC000000)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MIN         (0)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MAX         (63) // 0x0000003F
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_DEF         (0x00000000)
  #define DDRDATA0CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_HSH         (0x061A018C)

#define DDRDATA1CH0_CR_RXTRAINRANK0_REG                                (0x00000200)

  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxRcvEnPi_MIN                    (0)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxRcvEnPi_HSH                    (0x09000200)

  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxDqsPPi_WID                     ( 6)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxDqsPPi_MIN                     (0)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxDqsPPi_HSH                     (0x06090200)

  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxEq_OFF                         (15)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxEq_WID                         ( 5)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxEq_MSK                         (0x000F8000)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxEq_MIN                         (0)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxEq_DEF                         (0x00000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxEq_HSH                         (0x050F0200)

  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxDqsNPi_OFF                     (20)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxDqsNPi_WID                     ( 6)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxDqsNPi_MIN                     (0)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxDqsNPi_HSH                     (0x06140200)

  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxVref_OFF                       (26)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxVref_WID                       ( 6)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxVref_MSK                       (0xFC000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxVref_MIN                       (-32)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxVref_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK0_RxVref_HSH                       (0x861A0200)

#define DDRDATA1CH0_CR_RXTRAINRANK1_REG                                (0x00000204)

  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxRcvEnPi_MIN                    (0)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxRcvEnPi_HSH                    (0x09000204)

  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxDqsPPi_WID                     ( 6)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxDqsPPi_MIN                     (0)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxDqsPPi_HSH                     (0x06090204)

  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxEq_OFF                         (15)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxEq_WID                         ( 5)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxEq_MSK                         (0x000F8000)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxEq_MIN                         (0)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxEq_DEF                         (0x00000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxEq_HSH                         (0x050F0204)

  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxDqsNPi_OFF                     (20)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxDqsNPi_WID                     ( 6)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxDqsNPi_MIN                     (0)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxDqsNPi_HSH                     (0x06140204)

  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxVref_OFF                       (26)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxVref_WID                       ( 6)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxVref_MSK                       (0xFC000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxVref_MIN                       (-32)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxVref_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK1_RxVref_HSH                       (0x861A0204)

#define DDRDATA1CH0_CR_RXTRAINRANK2_REG                                (0x00000208)

  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxRcvEnPi_MIN                    (0)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxRcvEnPi_HSH                    (0x09000208)

  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxDqsPPi_WID                     ( 6)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxDqsPPi_MIN                     (0)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxDqsPPi_HSH                     (0x06090208)

  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxEq_OFF                         (15)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxEq_WID                         ( 5)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxEq_MSK                         (0x000F8000)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxEq_MIN                         (0)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxEq_DEF                         (0x00000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxEq_HSH                         (0x050F0208)

  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxDqsNPi_OFF                     (20)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxDqsNPi_WID                     ( 6)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxDqsNPi_MIN                     (0)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxDqsNPi_HSH                     (0x06140208)

  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxVref_OFF                       (26)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxVref_WID                       ( 6)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxVref_MSK                       (0xFC000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxVref_MIN                       (-32)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxVref_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK2_RxVref_HSH                       (0x861A0208)

#define DDRDATA1CH0_CR_RXTRAINRANK3_REG                                (0x0000020C)

  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxRcvEnPi_MIN                    (0)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxRcvEnPi_HSH                    (0x0900020C)

  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxDqsPPi_WID                     ( 6)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxDqsPPi_MIN                     (0)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxDqsPPi_HSH                     (0x0609020C)

  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxEq_OFF                         (15)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxEq_WID                         ( 5)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxEq_MSK                         (0x000F8000)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxEq_MIN                         (0)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxEq_DEF                         (0x00000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxEq_HSH                         (0x050F020C)

  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxDqsNPi_OFF                     (20)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxDqsNPi_WID                     ( 6)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxDqsNPi_MIN                     (0)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxDqsNPi_HSH                     (0x0614020C)

  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxVref_OFF                       (26)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxVref_WID                       ( 6)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxVref_MSK                       (0xFC000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxVref_MIN                       (-32)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxVref_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXTRAINRANK3_RxVref_HSH                       (0x861A020C)

#define DDRDATA1CH0_CR_RXPERBITRANK0_REG                               (0x00000210)

  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane0_HSH                       (0x04000210)

  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane1_HSH                       (0x04040210)

  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane2_HSH                       (0x04080210)

  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane3_HSH                       (0x040C0210)

  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane4_HSH                       (0x04100210)

  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane5_HSH                       (0x04140210)

  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane6_HSH                       (0x04180210)

  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK0_Lane7_HSH                       (0x041C0210)

#define DDRDATA1CH0_CR_RXPERBITRANK1_REG                               (0x00000214)

  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane0_HSH                       (0x04000214)

  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane1_HSH                       (0x04040214)

  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane2_HSH                       (0x04080214)

  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane3_HSH                       (0x040C0214)

  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane4_HSH                       (0x04100214)

  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane5_HSH                       (0x04140214)

  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane6_HSH                       (0x04180214)

  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK1_Lane7_HSH                       (0x041C0214)

#define DDRDATA1CH0_CR_RXPERBITRANK2_REG                               (0x00000218)

  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane0_HSH                       (0x04000218)

  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane1_HSH                       (0x04040218)

  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane2_HSH                       (0x04080218)

  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane3_HSH                       (0x040C0218)

  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane4_HSH                       (0x04100218)

  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane5_HSH                       (0x04140218)

  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane6_HSH                       (0x04180218)

  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK2_Lane7_HSH                       (0x041C0218)

#define DDRDATA1CH0_CR_RXPERBITRANK3_REG                               (0x0000021C)

  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane0_HSH                       (0x0400021C)

  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane1_HSH                       (0x0404021C)

  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane2_HSH                       (0x0408021C)

  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane3_HSH                       (0x040C021C)

  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane4_HSH                       (0x0410021C)

  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane5_HSH                       (0x0414021C)

  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane6_HSH                       (0x0418021C)

  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_RXPERBITRANK3_Lane7_HSH                       (0x041C021C)

#define DDRDATA1CH0_CR_TXTRAINRANK0_REG                                (0x00000220)

  #define DDRDATA1CH0_CR_TXTRAINRANK0_TxDqDelay_OFF                    ( 0)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_TxDqDelay_WID                    ( 9)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_TxDqDelay_MIN                    (0)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA1CH0_CR_TXTRAINRANK0_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_TxDqDelay_HSH                    (0x09000220)

  #define DDRDATA1CH0_CR_TXTRAINRANK0_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_TxDqsDelay_WID                   ( 9)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_TxDqsDelay_MIN                   (0)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA1CH0_CR_TXTRAINRANK0_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_TxDqsDelay_HSH                   (0x09090220)

  #define DDRDATA1CH0_CR_TXTRAINRANK0_Spare0_OFF                       (18)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_Spare0_WID                       ( 2)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_Spare0_MSK                       (0x000C0000)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_Spare0_MIN                       (0)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA1CH0_CR_TXTRAINRANK0_Spare0_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_Spare0_HSH                       (0x02120220)

  #define DDRDATA1CH0_CR_TXTRAINRANK0_TxEqualization_OFF               (20)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_TxEqualization_WID               ( 6)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_TxEqualization_MIN               (0)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA1CH0_CR_TXTRAINRANK0_TxEqualization_DEF               (0x00000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_TxEqualization_HSH               (0x06140220)

  #define DDRDATA1CH0_CR_TXTRAINRANK0_Spare1_OFF                       (26)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_Spare1_WID                       ( 6)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_Spare1_MSK                       (0xFC000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_Spare1_MIN                       (0)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA1CH0_CR_TXTRAINRANK0_Spare1_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK0_Spare1_HSH                       (0x061A0220)

#define DDRDATA1CH0_CR_TXTRAINRANK1_REG                                (0x00000224)

  #define DDRDATA1CH0_CR_TXTRAINRANK1_TxDqDelay_OFF                    ( 0)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_TxDqDelay_WID                    ( 9)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_TxDqDelay_MIN                    (0)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA1CH0_CR_TXTRAINRANK1_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_TxDqDelay_HSH                    (0x09000224)

  #define DDRDATA1CH0_CR_TXTRAINRANK1_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_TxDqsDelay_WID                   ( 9)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_TxDqsDelay_MIN                   (0)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA1CH0_CR_TXTRAINRANK1_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_TxDqsDelay_HSH                   (0x09090224)

  #define DDRDATA1CH0_CR_TXTRAINRANK1_Spare0_OFF                       (18)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_Spare0_WID                       ( 2)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_Spare0_MSK                       (0x000C0000)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_Spare0_MIN                       (0)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA1CH0_CR_TXTRAINRANK1_Spare0_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_Spare0_HSH                       (0x02120224)

  #define DDRDATA1CH0_CR_TXTRAINRANK1_TxEqualization_OFF               (20)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_TxEqualization_WID               ( 6)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_TxEqualization_MIN               (0)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA1CH0_CR_TXTRAINRANK1_TxEqualization_DEF               (0x00000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_TxEqualization_HSH               (0x06140224)

  #define DDRDATA1CH0_CR_TXTRAINRANK1_Spare1_OFF                       (26)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_Spare1_WID                       ( 6)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_Spare1_MSK                       (0xFC000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_Spare1_MIN                       (0)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA1CH0_CR_TXTRAINRANK1_Spare1_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK1_Spare1_HSH                       (0x061A0224)

#define DDRDATA1CH0_CR_TXTRAINRANK2_REG                                (0x00000228)

  #define DDRDATA1CH0_CR_TXTRAINRANK2_TxDqDelay_OFF                    ( 0)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_TxDqDelay_WID                    ( 9)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_TxDqDelay_MIN                    (0)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA1CH0_CR_TXTRAINRANK2_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_TxDqDelay_HSH                    (0x09000228)

  #define DDRDATA1CH0_CR_TXTRAINRANK2_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_TxDqsDelay_WID                   ( 9)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_TxDqsDelay_MIN                   (0)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA1CH0_CR_TXTRAINRANK2_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_TxDqsDelay_HSH                   (0x09090228)

  #define DDRDATA1CH0_CR_TXTRAINRANK2_Spare0_OFF                       (18)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_Spare0_WID                       ( 2)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_Spare0_MSK                       (0x000C0000)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_Spare0_MIN                       (0)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA1CH0_CR_TXTRAINRANK2_Spare0_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_Spare0_HSH                       (0x02120228)

  #define DDRDATA1CH0_CR_TXTRAINRANK2_TxEqualization_OFF               (20)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_TxEqualization_WID               ( 6)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_TxEqualization_MIN               (0)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA1CH0_CR_TXTRAINRANK2_TxEqualization_DEF               (0x00000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_TxEqualization_HSH               (0x06140228)

  #define DDRDATA1CH0_CR_TXTRAINRANK2_Spare1_OFF                       (26)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_Spare1_WID                       ( 6)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_Spare1_MSK                       (0xFC000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_Spare1_MIN                       (0)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA1CH0_CR_TXTRAINRANK2_Spare1_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK2_Spare1_HSH                       (0x061A0228)

#define DDRDATA1CH0_CR_TXTRAINRANK3_REG                                (0x0000022C)

  #define DDRDATA1CH0_CR_TXTRAINRANK3_TxDqDelay_OFF                    ( 0)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_TxDqDelay_WID                    ( 9)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_TxDqDelay_MIN                    (0)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA1CH0_CR_TXTRAINRANK3_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_TxDqDelay_HSH                    (0x0900022C)

  #define DDRDATA1CH0_CR_TXTRAINRANK3_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_TxDqsDelay_WID                   ( 9)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_TxDqsDelay_MIN                   (0)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA1CH0_CR_TXTRAINRANK3_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_TxDqsDelay_HSH                   (0x0909022C)

  #define DDRDATA1CH0_CR_TXTRAINRANK3_Spare0_OFF                       (18)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_Spare0_WID                       ( 2)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_Spare0_MSK                       (0x000C0000)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_Spare0_MIN                       (0)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA1CH0_CR_TXTRAINRANK3_Spare0_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_Spare0_HSH                       (0x0212022C)

  #define DDRDATA1CH0_CR_TXTRAINRANK3_TxEqualization_OFF               (20)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_TxEqualization_WID               ( 6)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_TxEqualization_MIN               (0)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA1CH0_CR_TXTRAINRANK3_TxEqualization_DEF               (0x00000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_TxEqualization_HSH               (0x0614022C)

  #define DDRDATA1CH0_CR_TXTRAINRANK3_Spare1_OFF                       (26)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_Spare1_WID                       ( 6)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_Spare1_MSK                       (0xFC000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_Spare1_MIN                       (0)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA1CH0_CR_TXTRAINRANK3_Spare1_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXTRAINRANK3_Spare1_HSH                       (0x061A022C)

#define DDRDATA1CH0_CR_TXPERBITRANK0_REG                               (0x00000230)

  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane0_HSH                       (0x04000230)

  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane1_HSH                       (0x04040230)

  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane2_HSH                       (0x04080230)

  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane3_HSH                       (0x040C0230)

  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane4_HSH                       (0x04100230)

  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane5_HSH                       (0x04140230)

  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane6_HSH                       (0x04180230)

  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK0_Lane7_HSH                       (0x041C0230)

#define DDRDATA1CH0_CR_TXPERBITRANK1_REG                               (0x00000234)

  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane0_HSH                       (0x04000234)

  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane1_HSH                       (0x04040234)

  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane2_HSH                       (0x04080234)

  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane3_HSH                       (0x040C0234)

  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane4_HSH                       (0x04100234)

  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane5_HSH                       (0x04140234)

  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane6_HSH                       (0x04180234)

  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK1_Lane7_HSH                       (0x041C0234)

#define DDRDATA1CH0_CR_TXPERBITRANK2_REG                               (0x00000238)

  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane0_HSH                       (0x04000238)

  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane1_HSH                       (0x04040238)

  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane2_HSH                       (0x04080238)

  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane3_HSH                       (0x040C0238)

  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane4_HSH                       (0x04100238)

  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane5_HSH                       (0x04140238)

  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane6_HSH                       (0x04180238)

  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK2_Lane7_HSH                       (0x041C0238)

#define DDRDATA1CH0_CR_TXPERBITRANK3_REG                               (0x0000023C)

  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane0_HSH                       (0x0400023C)

  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane1_HSH                       (0x0404023C)

  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane2_HSH                       (0x0408023C)

  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane3_HSH                       (0x040C023C)

  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane4_HSH                       (0x0410023C)

  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane5_HSH                       (0x0414023C)

  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane6_HSH                       (0x0418023C)

  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA1CH0_CR_TXPERBITRANK3_Lane7_HSH                       (0x041C023C)

#define DDRDATA1CH0_CR_RCOMPDATA0_REG                                  (0x00000240)

  #define DDRDATA1CH0_CR_RCOMPDATA0_RcompDrvUp_OFF                     ( 0)
  #define DDRDATA1CH0_CR_RCOMPDATA0_RcompDrvUp_WID                     ( 6)
  #define DDRDATA1CH0_CR_RCOMPDATA0_RcompDrvUp_MSK                     (0x0000003F)
  #define DDRDATA1CH0_CR_RCOMPDATA0_RcompDrvUp_MIN                     (0)
  #define DDRDATA1CH0_CR_RCOMPDATA0_RcompDrvUp_MAX                     (63) // 0x0000003F
  #define DDRDATA1CH0_CR_RCOMPDATA0_RcompDrvUp_DEF                     (0x00000000)
  #define DDRDATA1CH0_CR_RCOMPDATA0_RcompDrvUp_HSH                     (0x06000240)

  #define DDRDATA1CH0_CR_RCOMPDATA0_Rsvd_OFF                           ( 6)
  #define DDRDATA1CH0_CR_RCOMPDATA0_Rsvd_WID                           ( 3)
  #define DDRDATA1CH0_CR_RCOMPDATA0_Rsvd_MSK                           (0x000001C0)
  #define DDRDATA1CH0_CR_RCOMPDATA0_Rsvd_MIN                           (0)
  #define DDRDATA1CH0_CR_RCOMPDATA0_Rsvd_MAX                           (7) // 0x00000007
  #define DDRDATA1CH0_CR_RCOMPDATA0_Rsvd_DEF                           (0x00000000)
  #define DDRDATA1CH0_CR_RCOMPDATA0_Rsvd_HSH                           (0x03060240)

  #define DDRDATA1CH0_CR_RCOMPDATA0_RcompDrvDown_OFF                   ( 9)
  #define DDRDATA1CH0_CR_RCOMPDATA0_RcompDrvDown_WID                   ( 6)
  #define DDRDATA1CH0_CR_RCOMPDATA0_RcompDrvDown_MSK                   (0x00007E00)
  #define DDRDATA1CH0_CR_RCOMPDATA0_RcompDrvDown_MIN                   (0)
  #define DDRDATA1CH0_CR_RCOMPDATA0_RcompDrvDown_MAX                   (63) // 0x0000003F
  #define DDRDATA1CH0_CR_RCOMPDATA0_RcompDrvDown_DEF                   (0x00000000)
  #define DDRDATA1CH0_CR_RCOMPDATA0_RcompDrvDown_HSH                   (0x06090240)

  #define DDRDATA1CH0_CR_RCOMPDATA0_VTComp_OFF                         (15)
  #define DDRDATA1CH0_CR_RCOMPDATA0_VTComp_WID                         ( 5)
  #define DDRDATA1CH0_CR_RCOMPDATA0_VTComp_MSK                         (0x000F8000)
  #define DDRDATA1CH0_CR_RCOMPDATA0_VTComp_MIN                         (0)
  #define DDRDATA1CH0_CR_RCOMPDATA0_VTComp_MAX                         (31) // 0x0000001F
  #define DDRDATA1CH0_CR_RCOMPDATA0_VTComp_DEF                         (0x00000000)
  #define DDRDATA1CH0_CR_RCOMPDATA0_VTComp_HSH                         (0x050F0240)

  #define DDRDATA1CH0_CR_RCOMPDATA0_SlewRateComp_OFF                   (20)
  #define DDRDATA1CH0_CR_RCOMPDATA0_SlewRateComp_WID                   ( 5)
  #define DDRDATA1CH0_CR_RCOMPDATA0_SlewRateComp_MSK                   (0x01F00000)
  #define DDRDATA1CH0_CR_RCOMPDATA0_SlewRateComp_MIN                   (0)
  #define DDRDATA1CH0_CR_RCOMPDATA0_SlewRateComp_MAX                   (31) // 0x0000001F
  #define DDRDATA1CH0_CR_RCOMPDATA0_SlewRateComp_DEF                   (0x00000000)
  #define DDRDATA1CH0_CR_RCOMPDATA0_SlewRateComp_HSH                   (0x05140240)

  #define DDRDATA1CH0_CR_RCOMPDATA0_Spare0_OFF                         (25)
  #define DDRDATA1CH0_CR_RCOMPDATA0_Spare0_WID                         ( 1)
  #define DDRDATA1CH0_CR_RCOMPDATA0_Spare0_MSK                         (0x02000000)
  #define DDRDATA1CH0_CR_RCOMPDATA0_Spare0_MIN                         (0)
  #define DDRDATA1CH0_CR_RCOMPDATA0_Spare0_MAX                         (1) // 0x00000001
  #define DDRDATA1CH0_CR_RCOMPDATA0_Spare0_DEF                         (0x00000000)
  #define DDRDATA1CH0_CR_RCOMPDATA0_Spare0_HSH                         (0x01190240)

  #define DDRDATA1CH0_CR_RCOMPDATA0_TcoComp_OFF                        (26)
  #define DDRDATA1CH0_CR_RCOMPDATA0_TcoComp_WID                        ( 6)
  #define DDRDATA1CH0_CR_RCOMPDATA0_TcoComp_MSK                        (0xFC000000)
  #define DDRDATA1CH0_CR_RCOMPDATA0_TcoComp_MIN                        (0)
  #define DDRDATA1CH0_CR_RCOMPDATA0_TcoComp_MAX                        (63) // 0x0000003F
  #define DDRDATA1CH0_CR_RCOMPDATA0_TcoComp_DEF                        (0x00000000)
  #define DDRDATA1CH0_CR_RCOMPDATA0_TcoComp_HSH                        (0x061A0240)

#define DDRDATA1CH0_CR_RCOMPDATA1_REG                                  (0x00000244)

  #define DDRDATA1CH0_CR_RCOMPDATA1_RcompOdtUp_OFF                     ( 0)
  #define DDRDATA1CH0_CR_RCOMPDATA1_RcompOdtUp_WID                     ( 6)
  #define DDRDATA1CH0_CR_RCOMPDATA1_RcompOdtUp_MSK                     (0x0000003F)
  #define DDRDATA1CH0_CR_RCOMPDATA1_RcompOdtUp_MIN                     (0)
  #define DDRDATA1CH0_CR_RCOMPDATA1_RcompOdtUp_MAX                     (63) // 0x0000003F
  #define DDRDATA1CH0_CR_RCOMPDATA1_RcompOdtUp_DEF                     (0x00000000)
  #define DDRDATA1CH0_CR_RCOMPDATA1_RcompOdtUp_HSH                     (0x06000244)

  #define DDRDATA1CH0_CR_RCOMPDATA1_PanicDrvDn_OFF                     ( 6)
  #define DDRDATA1CH0_CR_RCOMPDATA1_PanicDrvDn_WID                     (10)
  #define DDRDATA1CH0_CR_RCOMPDATA1_PanicDrvDn_MSK                     (0x0000FFC0)
  #define DDRDATA1CH0_CR_RCOMPDATA1_PanicDrvDn_MIN                     (0)
  #define DDRDATA1CH0_CR_RCOMPDATA1_PanicDrvDn_MAX                     (1023) // 0x000003FF
  #define DDRDATA1CH0_CR_RCOMPDATA1_PanicDrvDn_DEF                     (0x00000000)
  #define DDRDATA1CH0_CR_RCOMPDATA1_PanicDrvDn_HSH                     (0x0A060244)

  #define DDRDATA1CH0_CR_RCOMPDATA1_PanicDrvUp_OFF                     (16)
  #define DDRDATA1CH0_CR_RCOMPDATA1_PanicDrvUp_WID                     (10)
  #define DDRDATA1CH0_CR_RCOMPDATA1_PanicDrvUp_MSK                     (0x03FF0000)
  #define DDRDATA1CH0_CR_RCOMPDATA1_PanicDrvUp_MIN                     (0)
  #define DDRDATA1CH0_CR_RCOMPDATA1_PanicDrvUp_MAX                     (1023) // 0x000003FF
  #define DDRDATA1CH0_CR_RCOMPDATA1_PanicDrvUp_DEF                     (0x00000000)
  #define DDRDATA1CH0_CR_RCOMPDATA1_PanicDrvUp_HSH                     (0x0A100244)

  #define DDRDATA1CH0_CR_RCOMPDATA1_RcompOdtDown_OFF                   (26)
  #define DDRDATA1CH0_CR_RCOMPDATA1_RcompOdtDown_WID                   ( 6)
  #define DDRDATA1CH0_CR_RCOMPDATA1_RcompOdtDown_MSK                   (0xFC000000)
  #define DDRDATA1CH0_CR_RCOMPDATA1_RcompOdtDown_MIN                   (0)
  #define DDRDATA1CH0_CR_RCOMPDATA1_RcompOdtDown_MAX                   (63) // 0x0000003F
  #define DDRDATA1CH0_CR_RCOMPDATA1_RcompOdtDown_DEF                   (0x00000000)
  #define DDRDATA1CH0_CR_RCOMPDATA1_RcompOdtDown_HSH                   (0x061A0244)

#define DDRDATA1CH0_CR_TXXTALK_REG                                     (0x00000248)

  #define DDRDATA1CH0_CR_TXXTALK_Lane0_OFF                             ( 0)
  #define DDRDATA1CH0_CR_TXXTALK_Lane0_WID                             ( 4)
  #define DDRDATA1CH0_CR_TXXTALK_Lane0_MSK                             (0x0000000F)
  #define DDRDATA1CH0_CR_TXXTALK_Lane0_MIN                             (-8)
  #define DDRDATA1CH0_CR_TXXTALK_Lane0_MAX                             (7) // 0x00000007
  #define DDRDATA1CH0_CR_TXXTALK_Lane0_DEF                             (0x00000000)
  #define DDRDATA1CH0_CR_TXXTALK_Lane0_HSH                             (0x84000248)

  #define DDRDATA1CH0_CR_TXXTALK_Lane1_OFF                             ( 4)
  #define DDRDATA1CH0_CR_TXXTALK_Lane1_WID                             ( 4)
  #define DDRDATA1CH0_CR_TXXTALK_Lane1_MSK                             (0x000000F0)
  #define DDRDATA1CH0_CR_TXXTALK_Lane1_MIN                             (-8)
  #define DDRDATA1CH0_CR_TXXTALK_Lane1_MAX                             (7) // 0x00000007
  #define DDRDATA1CH0_CR_TXXTALK_Lane1_DEF                             (0x00000000)
  #define DDRDATA1CH0_CR_TXXTALK_Lane1_HSH                             (0x84040248)

  #define DDRDATA1CH0_CR_TXXTALK_Lane2_OFF                             ( 8)
  #define DDRDATA1CH0_CR_TXXTALK_Lane2_WID                             ( 4)
  #define DDRDATA1CH0_CR_TXXTALK_Lane2_MSK                             (0x00000F00)
  #define DDRDATA1CH0_CR_TXXTALK_Lane2_MIN                             (-8)
  #define DDRDATA1CH0_CR_TXXTALK_Lane2_MAX                             (7) // 0x00000007
  #define DDRDATA1CH0_CR_TXXTALK_Lane2_DEF                             (0x00000000)
  #define DDRDATA1CH0_CR_TXXTALK_Lane2_HSH                             (0x84080248)

  #define DDRDATA1CH0_CR_TXXTALK_Lane3_OFF                             (12)
  #define DDRDATA1CH0_CR_TXXTALK_Lane3_WID                             ( 4)
  #define DDRDATA1CH0_CR_TXXTALK_Lane3_MSK                             (0x0000F000)
  #define DDRDATA1CH0_CR_TXXTALK_Lane3_MIN                             (-8)
  #define DDRDATA1CH0_CR_TXXTALK_Lane3_MAX                             (7) // 0x00000007
  #define DDRDATA1CH0_CR_TXXTALK_Lane3_DEF                             (0x00000000)
  #define DDRDATA1CH0_CR_TXXTALK_Lane3_HSH                             (0x840C0248)

  #define DDRDATA1CH0_CR_TXXTALK_Lane4_OFF                             (16)
  #define DDRDATA1CH0_CR_TXXTALK_Lane4_WID                             ( 4)
  #define DDRDATA1CH0_CR_TXXTALK_Lane4_MSK                             (0x000F0000)
  #define DDRDATA1CH0_CR_TXXTALK_Lane4_MIN                             (-8)
  #define DDRDATA1CH0_CR_TXXTALK_Lane4_MAX                             (7) // 0x00000007
  #define DDRDATA1CH0_CR_TXXTALK_Lane4_DEF                             (0x00000000)
  #define DDRDATA1CH0_CR_TXXTALK_Lane4_HSH                             (0x84100248)

  #define DDRDATA1CH0_CR_TXXTALK_Lane5_OFF                             (20)
  #define DDRDATA1CH0_CR_TXXTALK_Lane5_WID                             ( 4)
  #define DDRDATA1CH0_CR_TXXTALK_Lane5_MSK                             (0x00F00000)
  #define DDRDATA1CH0_CR_TXXTALK_Lane5_MIN                             (-8)
  #define DDRDATA1CH0_CR_TXXTALK_Lane5_MAX                             (7) // 0x00000007
  #define DDRDATA1CH0_CR_TXXTALK_Lane5_DEF                             (0x00000000)
  #define DDRDATA1CH0_CR_TXXTALK_Lane5_HSH                             (0x84140248)

  #define DDRDATA1CH0_CR_TXXTALK_Lane6_OFF                             (24)
  #define DDRDATA1CH0_CR_TXXTALK_Lane6_WID                             ( 4)
  #define DDRDATA1CH0_CR_TXXTALK_Lane6_MSK                             (0x0F000000)
  #define DDRDATA1CH0_CR_TXXTALK_Lane6_MIN                             (-8)
  #define DDRDATA1CH0_CR_TXXTALK_Lane6_MAX                             (7) // 0x00000007
  #define DDRDATA1CH0_CR_TXXTALK_Lane6_DEF                             (0x00000000)
  #define DDRDATA1CH0_CR_TXXTALK_Lane6_HSH                             (0x84180248)

  #define DDRDATA1CH0_CR_TXXTALK_Lane7_OFF                             (28)
  #define DDRDATA1CH0_CR_TXXTALK_Lane7_WID                             ( 4)
  #define DDRDATA1CH0_CR_TXXTALK_Lane7_MSK                             (0xF0000000)
  #define DDRDATA1CH0_CR_TXXTALK_Lane7_MIN                             (-8)
  #define DDRDATA1CH0_CR_TXXTALK_Lane7_MAX                             (7) // 0x00000007
  #define DDRDATA1CH0_CR_TXXTALK_Lane7_DEF                             (0x00000000)
  #define DDRDATA1CH0_CR_TXXTALK_Lane7_HSH                             (0x841C0248)

#define DDRDATA1CH0_CR_RCOMPDATA2_REG                                  (0x0000024C)

  #define DDRDATA1CH0_CR_RCOMPDATA2_VttPanicUp_OFF                     ( 0)
  #define DDRDATA1CH0_CR_RCOMPDATA2_VttPanicUp_WID                     ( 8)
  #define DDRDATA1CH0_CR_RCOMPDATA2_VttPanicUp_MSK                     (0x000000FF)
  #define DDRDATA1CH0_CR_RCOMPDATA2_VttPanicUp_MIN                     (0)
  #define DDRDATA1CH0_CR_RCOMPDATA2_VttPanicUp_MAX                     (255) // 0x000000FF
  #define DDRDATA1CH0_CR_RCOMPDATA2_VttPanicUp_DEF                     (0x00000000)
  #define DDRDATA1CH0_CR_RCOMPDATA2_VttPanicUp_HSH                     (0x0800024C)

  #define DDRDATA1CH0_CR_RCOMPDATA2_VttPanicDn_OFF                     ( 8)
  #define DDRDATA1CH0_CR_RCOMPDATA2_VttPanicDn_WID                     ( 8)
  #define DDRDATA1CH0_CR_RCOMPDATA2_VttPanicDn_MSK                     (0x0000FF00)
  #define DDRDATA1CH0_CR_RCOMPDATA2_VttPanicDn_MIN                     (0)
  #define DDRDATA1CH0_CR_RCOMPDATA2_VttPanicDn_MAX                     (255) // 0x000000FF
  #define DDRDATA1CH0_CR_RCOMPDATA2_VttPanicDn_DEF                     (0x00000000)
  #define DDRDATA1CH0_CR_RCOMPDATA2_VttPanicDn_HSH                     (0x0808024C)

  #define DDRDATA1CH0_CR_RCOMPDATA2_Spare_OFF                          (16)
  #define DDRDATA1CH0_CR_RCOMPDATA2_Spare_WID                          (16)
  #define DDRDATA1CH0_CR_RCOMPDATA2_Spare_MSK                          (0xFFFF0000)
  #define DDRDATA1CH0_CR_RCOMPDATA2_Spare_MIN                          (0)
  #define DDRDATA1CH0_CR_RCOMPDATA2_Spare_MAX                          (65535) // 0x0000FFFF
  #define DDRDATA1CH0_CR_RCOMPDATA2_Spare_DEF                          (0x00000000)
  #define DDRDATA1CH0_CR_RCOMPDATA2_Spare_HSH                          (0x1010024C)

#define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_REG                            (0x00000250)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane0_OFF                    ( 0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane0_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane0_MSK                    (0x0000000F)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane0_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane0_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane0_HSH                    (0x04000250)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane1_OFF                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane1_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane1_MSK                    (0x000000F0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane1_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane1_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane1_HSH                    (0x04040250)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane2_OFF                    ( 8)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane2_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane2_MSK                    (0x00000F00)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane2_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane2_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane2_HSH                    (0x04080250)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane3_OFF                    (12)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane3_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane3_MSK                    (0x0000F000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane3_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane3_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane3_HSH                    (0x040C0250)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane4_OFF                    (16)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane4_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane4_MSK                    (0x000F0000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane4_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane4_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane4_HSH                    (0x04100250)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane5_OFF                    (20)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane5_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane5_MSK                    (0x00F00000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane5_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane5_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane5_HSH                    (0x04140250)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane6_OFF                    (24)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane6_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane6_MSK                    (0x0F000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane6_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane6_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane6_HSH                    (0x04180250)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane7_OFF                    (28)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane7_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane7_MSK                    (0xF0000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane7_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane7_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK0_Lane7_HSH                    (0x041C0250)

#define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_REG                            (0x00000254)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane0_OFF                    ( 0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane0_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane0_MSK                    (0x0000000F)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane0_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane0_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane0_HSH                    (0x04000254)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane1_OFF                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane1_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane1_MSK                    (0x000000F0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane1_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane1_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane1_HSH                    (0x04040254)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane2_OFF                    ( 8)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane2_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane2_MSK                    (0x00000F00)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane2_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane2_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane2_HSH                    (0x04080254)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane3_OFF                    (12)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane3_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane3_MSK                    (0x0000F000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane3_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane3_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane3_HSH                    (0x040C0254)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane4_OFF                    (16)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane4_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane4_MSK                    (0x000F0000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane4_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane4_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane4_HSH                    (0x04100254)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane5_OFF                    (20)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane5_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane5_MSK                    (0x00F00000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane5_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane5_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane5_HSH                    (0x04140254)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane6_OFF                    (24)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane6_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane6_MSK                    (0x0F000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane6_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane6_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane6_HSH                    (0x04180254)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane7_OFF                    (28)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane7_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane7_MSK                    (0xF0000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane7_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane7_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK1_Lane7_HSH                    (0x041C0254)

#define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_REG                            (0x00000258)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane0_OFF                    ( 0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane0_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane0_MSK                    (0x0000000F)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane0_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane0_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane0_HSH                    (0x04000258)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane1_OFF                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane1_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane1_MSK                    (0x000000F0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane1_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane1_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane1_HSH                    (0x04040258)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane2_OFF                    ( 8)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane2_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane2_MSK                    (0x00000F00)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane2_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane2_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane2_HSH                    (0x04080258)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane3_OFF                    (12)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane3_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane3_MSK                    (0x0000F000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane3_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane3_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane3_HSH                    (0x040C0258)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane4_OFF                    (16)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane4_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane4_MSK                    (0x000F0000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane4_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane4_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane4_HSH                    (0x04100258)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane5_OFF                    (20)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane5_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane5_MSK                    (0x00F00000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane5_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane5_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane5_HSH                    (0x04140258)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane6_OFF                    (24)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane6_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane6_MSK                    (0x0F000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane6_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane6_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane6_HSH                    (0x04180258)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane7_OFF                    (28)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane7_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane7_MSK                    (0xF0000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane7_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane7_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK2_Lane7_HSH                    (0x041C0258)

#define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_REG                            (0x0000025C)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane0_OFF                    ( 0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane0_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane0_MSK                    (0x0000000F)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane0_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane0_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane0_HSH                    (0x0400025C)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane1_OFF                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane1_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane1_MSK                    (0x000000F0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane1_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane1_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane1_HSH                    (0x0404025C)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane2_OFF                    ( 8)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane2_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane2_MSK                    (0x00000F00)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane2_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane2_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane2_HSH                    (0x0408025C)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane3_OFF                    (12)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane3_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane3_MSK                    (0x0000F000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane3_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane3_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane3_HSH                    (0x040C025C)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane4_OFF                    (16)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane4_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane4_MSK                    (0x000F0000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane4_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane4_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane4_HSH                    (0x0410025C)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane5_OFF                    (20)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane5_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane5_MSK                    (0x00F00000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane5_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane5_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane5_HSH                    (0x0414025C)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane6_OFF                    (24)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane6_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane6_MSK                    (0x0F000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane6_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane6_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane6_HSH                    (0x0418025C)

  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane7_OFF                    (28)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane7_WID                    ( 4)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane7_MSK                    (0xF0000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane7_MIN                    (0)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane7_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_RXOFFSETVDQRANK3_Lane7_HSH                    (0x041C025C)

#define DDRDATA1CH0_CR_DATATRAINFEEDBACK_REG                           (0x00000260)

  #define DDRDATA1CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_OFF       ( 0)
  #define DDRDATA1CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_WID       ( 9)
  #define DDRDATA1CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MSK       (0x000001FF)
  #define DDRDATA1CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MIN       (0)
  #define DDRDATA1CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MAX       (511) // 0x000001FF
  #define DDRDATA1CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_DEF       (0x00000000)
  #define DDRDATA1CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_HSH       (0x09000260)

  #define DDRDATA1CH0_CR_DATATRAINFEEDBACK_Spare_OFF                   ( 9)
  #define DDRDATA1CH0_CR_DATATRAINFEEDBACK_Spare_WID                   (23)
  #define DDRDATA1CH0_CR_DATATRAINFEEDBACK_Spare_MSK                   (0xFFFFFE00)
  #define DDRDATA1CH0_CR_DATATRAINFEEDBACK_Spare_MIN                   (0)
  #define DDRDATA1CH0_CR_DATATRAINFEEDBACK_Spare_MAX                   (8388607) // 0x007FFFFF
  #define DDRDATA1CH0_CR_DATATRAINFEEDBACK_Spare_DEF                   (0x00000000)
  #define DDRDATA1CH0_CR_DATATRAINFEEDBACK_Spare_HSH                   (0x17090260)

#define DDRDATA1CH0_CR_DLLPITESTANDADC_REG                             (0x00000264)

  #define DDRDATA1CH0_CR_DLLPITESTANDADC_RunTest_OFF                   ( 0)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_RunTest_WID                   ( 1)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_RunTest_MSK                   (0x00000001)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_RunTest_MIN                   (0)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_RunTest_MAX                   (1) // 0x00000001
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_RunTest_DEF                   (0x00000000)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_RunTest_HSH                   (0x01000264)

  #define DDRDATA1CH0_CR_DLLPITESTANDADC_Load_OFF                      ( 1)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_Load_WID                      ( 1)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_Load_MSK                      (0x00000002)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_Load_MIN                      (0)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_Load_MAX                      (1) // 0x00000001
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_Load_DEF                      (0x00000000)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_Load_HSH                      (0x01010264)

  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ModeHVM_OFF                   ( 2)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ModeHVM_WID                   ( 1)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ModeHVM_MSK                   (0x00000004)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ModeHVM_MIN                   (0)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ModeHVM_MAX                   (1) // 0x00000001
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ModeHVM_DEF                   (0x00000000)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ModeHVM_HSH                   (0x01020264)

  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ModeDV_OFF                    ( 3)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ModeDV_WID                    ( 1)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ModeDV_MSK                    (0x00000008)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ModeDV_MIN                    (0)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ModeDV_MAX                    (1) // 0x00000001
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ModeDV_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ModeDV_HSH                    (0x01030264)

  #define DDRDATA1CH0_CR_DLLPITESTANDADC_CalCfdl_OFF                   ( 4)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_CalCfdl_WID                   ( 1)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_CalCfdl_MSK                   (0x00000010)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_CalCfdl_MIN                   (0)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_CalCfdl_MAX                   (1) // 0x00000001
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_CalCfdl_DEF                   (0x00000000)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_CalCfdl_HSH                   (0x01040264)

  #define DDRDATA1CH0_CR_DLLPITESTANDADC_LoadCount_OFF                 ( 5)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_LoadCount_WID                 (10)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_LoadCount_MSK                 (0x00007FE0)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_LoadCount_MIN                 (0)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_LoadCount_MAX                 (1023) // 0x000003FF
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_LoadCount_DEF                 (0x00000000)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_LoadCount_HSH                 (0x0A050264)

  #define DDRDATA1CH0_CR_DLLPITESTANDADC_CountStatus_OFF               (15)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_CountStatus_WID               (10)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_CountStatus_MSK               (0x01FF8000)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_CountStatus_MIN               (0)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_CountStatus_MAX               (1023) // 0x000003FF
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_CountStatus_DEF               (0x00000000)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_CountStatus_HSH               (0x0A0F0264)

  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ModeADC_OFF                   (25)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ModeADC_WID                   ( 1)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ModeADC_MSK                   (0x02000000)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ModeADC_MIN                   (0)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ModeADC_MAX                   (1) // 0x00000001
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ModeADC_DEF                   (0x00000000)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ModeADC_HSH                   (0x01190264)

  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCClkDiv_OFF                 (26)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCClkDiv_WID                 ( 2)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCClkDiv_MSK                 (0x0C000000)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCClkDiv_MIN                 (0)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCClkDiv_MAX                 (3) // 0x00000003
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCClkDiv_DEF                 (0x00000000)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCClkDiv_HSH                 (0x021A0264)

  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_OFF             (28)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_WID             ( 1)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MSK             (0x10000000)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MIN             (0)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MAX             (1) // 0x00000001
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_DEF             (0x00000000)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_HSH             (0x011C0264)

  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCChopEn_OFF                 (29)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCChopEn_WID                 ( 1)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCChopEn_MSK                 (0x20000000)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCChopEn_MIN                 (0)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCChopEn_MAX                 (1) // 0x00000001
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCChopEn_DEF                 (0x00000000)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCChopEn_HSH                 (0x011D0264)

  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCDone_OFF                   (30)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCDone_WID                   ( 1)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCDone_MSK                   (0x40000000)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCDone_MIN                   (0)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCDone_MAX                   (1) // 0x00000001
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCDone_DEF                   (0x00000000)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_ADCDone_HSH                   (0x011E0264)

  #define DDRDATA1CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_OFF          (31)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_WID          ( 1)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MSK          (0x80000000)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MIN          (0)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MAX          (1) // 0x00000001
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_DEF          (0x00000000)
  #define DDRDATA1CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_HSH          (0x011F0264)

#define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_REG                         (0x00000268)

  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_OFF     ( 0)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_WID     ( 6)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MSK     (0x0000003F)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MIN     (-32)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MAX     (31) // 0x0000001F
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_DEF     (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_HSH     (0x86000268)

  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_OFF   ( 6)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_WID   ( 6)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MSK   (0x00000FC0)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MIN   (-32)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MAX   (31) // 0x0000001F
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_DEF   (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_HSH   (0x86060268)

  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_OFF     (12)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_WID     ( 5)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MSK     (0x0001F000)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MIN     (-16)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MAX     (15) // 0x0000000F
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_DEF     (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_HSH     (0x850C0268)

  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_OFF   (17)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_WID   ( 5)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MSK   (0x003E0000)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MIN   (-16)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MAX   (15) // 0x0000000F
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_DEF   (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_HSH   (0x85110268)

  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_OFF       (22)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_WID       ( 5)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MSK       (0x07C00000)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MIN       (-16)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MAX       (15) // 0x0000000F
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_DEF       (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_HSH       (0x85160268)

  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_OFF  (27)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_WID  ( 5)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MSK  (0xF8000000)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MIN  (-16)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MAX  (15) // 0x0000000F
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_DEF  (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_HSH  (0x851B0268)

#define DDRDATA1CH0_CR_DDRCRDATACONTROL1_REG                           (0x0000026C)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_RefPi_OFF                   ( 0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_RefPi_WID                   ( 4)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_RefPi_MSK                   (0x0000000F)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_RefPi_MIN                   (-8)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_RefPi_MAX                   (7) // 0x00000007
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_RefPi_DEF                   (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_RefPi_HSH                   (0x8400026C)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_DllMask_OFF                 ( 4)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_DllMask_WID                 ( 2)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_DllMask_MSK                 (0x00000030)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_DllMask_MIN                 (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_DllMask_MAX                 (3) // 0x00000003
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_DllMask_DEF                 (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_DllMask_HSH                 (0x0204026C)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_DllWeakLock_OFF             ( 6)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_DllWeakLock_WID             ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MSK             (0x00000040)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MIN             (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MAX             (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_DllWeakLock_DEF             (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_DllWeakLock_HSH             (0x0106026C)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_OFF      ( 7)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_WID      ( 3)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MSK      (0x00000380)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MIN      (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MAX      (7) // 0x00000007
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_DEF      (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_HSH      (0x0307026C)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_OFF               (10)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_WID               ( 4)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MSK               (0x00003C00)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MIN               (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MAX               (15) // 0x0000000F
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_DEF               (0x00000008)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_HSH               (0x040A026C)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_OdtDelay_OFF                (14)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_OdtDelay_WID                ( 4)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_OdtDelay_MSK                (0x0003C000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_OdtDelay_MIN                (-8)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_OdtDelay_MAX                (7) // 0x00000007
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_OdtDelay_DEF                (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_OdtDelay_HSH                (0x840E026C)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_OdtDuration_OFF             (18)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_OdtDuration_WID             ( 3)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_OdtDuration_MSK             (0x001C0000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_OdtDuration_MIN             (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_OdtDuration_MAX             (7) // 0x00000007
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_OdtDuration_DEF             (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_OdtDuration_HSH             (0x0312026C)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_OFF           (21)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_WID           ( 4)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MSK           (0x01E00000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MIN           (-8)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MAX           (7) // 0x00000007
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_DEF           (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_HSH           (0x8415026C)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_OFF        (25)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_WID        ( 3)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MSK        (0x0E000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MIN        (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MAX        (7) // 0x00000007
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_DEF        (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_HSH        (0x0319026C)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_OFF          (28)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_WID          ( 3)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MSK          (0x70000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MIN          (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MAX          (7) // 0x00000007
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_DEF          (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_HSH          (0x031C026C)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_OFF          (31)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_WID          ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MSK          (0x80000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MIN          (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MAX          (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_DEF          (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_HSH          (0x011F026C)

#define DDRDATA1CH0_CR_DDRCRDATACONTROL2_REG                           (0x00000270)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_OFF            ( 0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_WID            ( 5)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MSK            (0x0000001F)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MIN            (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MAX            (31) // 0x0000001F
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_DEF            (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_HSH            (0x05000270)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_OFF             ( 5)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_WID             ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MSK             (0x00000020)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MIN             (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MAX             (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_DEF             (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_HSH             (0x01050270)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_ForceRxOn_OFF               ( 6)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_ForceRxOn_WID               ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MSK               (0x00000040)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MIN               (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MAX               (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_ForceRxOn_DEF               (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_ForceRxOn_HSH               (0x01060270)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_LeakerComp_OFF              ( 7)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_LeakerComp_WID              ( 2)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_LeakerComp_MSK              (0x00000180)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_LeakerComp_MIN              (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_LeakerComp_MAX              (3) // 0x00000003
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_LeakerComp_DEF              (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_LeakerComp_HSH              (0x02070270)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_OFF          ( 9)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_WID          ( 4)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MSK          (0x00001E00)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MIN          (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MAX          (15) // 0x0000000F
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_DEF          (0x00000008)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_HSH          (0x04090270)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_OFF             (13)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_WID             ( 5)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MSK             (0x0003E000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MIN             (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MAX             (31) // 0x0000001F
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_DEF             (0x00000011)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_HSH             (0x050D0270)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_OFF             (18)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_WID             ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MSK             (0x00040000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MIN             (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MAX             (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_DEF             (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_HSH             (0x01120270)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_OFF         (19)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_WID         ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MSK         (0x00080000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MIN         (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_DEF         (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_HSH         (0x01130270)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_OFF                (20)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_WID                ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MSK                (0x00100000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MIN                (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MAX                (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_DEF                (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_HSH                (0x01140270)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_OFF               (21)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_WID               ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MSK               (0x00200000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MIN               (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MAX               (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_DEF               (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_HSH               (0x01150270)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnVttOdt_OFF                (22)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnVttOdt_WID                ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MSK                (0x00400000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MIN                (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MAX                (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnVttOdt_DEF                (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnVttOdt_HSH                (0x01160270)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_OFF            (23)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_WID            ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MSK            (0x00800000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MIN            (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MAX            (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_DEF            (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_HSH            (0x01170270)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_TxEqDis_OFF                 (24)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_TxEqDis_WID                 ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_TxEqDis_MSK                 (0x01000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_TxEqDis_MIN                 (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_TxEqDis_MAX                 (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_TxEqDis_DEF                 (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_TxEqDis_HSH                 (0x01180270)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_OFF           (25)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_WID           ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MSK           (0x02000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MIN           (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MAX           (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_DEF           (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_HSH           (0x01190270)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_Cben_OFF                    (26)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_Cben_WID                    ( 3)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_Cben_MSK                    (0x1C000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_Cben_MIN                    (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_Cben_MAX                    (7) // 0x00000007
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_Cben_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_Cben_HSH                    (0x031A0270)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_OFF         (29)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_WID         ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MSK         (0x20000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MIN         (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_HSH         (0x011D0270)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_OFF         (30)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_WID         ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MSK         (0x40000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MIN         (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_HSH         (0x011E0270)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_OFF         (31)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_WID         ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MSK         (0x80000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MIN         (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MAX         (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_DEF         (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_HSH         (0x011F0270)

#define DDRDATA1CH0_CR_DDRCRVREFCONTROL_REG                            (0x00000274)

  #define DDRDATA1CH0_CR_DDRCRVREFCONTROL_VrefCtl_OFF                  ( 0)
  #define DDRDATA1CH0_CR_DDRCRVREFCONTROL_VrefCtl_WID                  (24)
  #define DDRDATA1CH0_CR_DDRCRVREFCONTROL_VrefCtl_MSK                  (0x00FFFFFF)
  #define DDRDATA1CH0_CR_DDRCRVREFCONTROL_VrefCtl_MIN                  (0)
  #define DDRDATA1CH0_CR_DDRCRVREFCONTROL_VrefCtl_MAX                  (16777215) // 0x00FFFFFF
  #define DDRDATA1CH0_CR_DDRCRVREFCONTROL_VrefCtl_DEF                  (0x000E453A)
  #define DDRDATA1CH0_CR_DDRCRVREFCONTROL_VrefCtl_HSH                  (0x18000274)

  #define DDRDATA1CH0_CR_DDRCRVREFCONTROL_OutputCode_OFF               (24)
  #define DDRDATA1CH0_CR_DDRCRVREFCONTROL_OutputCode_WID               ( 8)
  #define DDRDATA1CH0_CR_DDRCRVREFCONTROL_OutputCode_MSK               (0xFF000000)
  #define DDRDATA1CH0_CR_DDRCRVREFCONTROL_OutputCode_MIN               (0)
  #define DDRDATA1CH0_CR_DDRCRVREFCONTROL_OutputCode_MAX               (255) // 0x000000FF
  #define DDRDATA1CH0_CR_DDRCRVREFCONTROL_OutputCode_DEF               (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVREFCONTROL_OutputCode_HSH               (0x08180274)

#define DDRDATA1CH0_CR_DDRCRVSSHICONTROL_REG                           (0x00000278)

  #define DDRDATA1CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_OFF                ( 0)
  #define DDRDATA1CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_WID                (25)
  #define DDRDATA1CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MSK                (0x01FFFFFF)
  #define DDRDATA1CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MIN                (0)
  #define DDRDATA1CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MAX                (33554431) // 0x01FFFFFF
  #define DDRDATA1CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_DEF                (0x014D8234)
  #define DDRDATA1CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_HSH                (0x19000278)

  #define DDRDATA1CH0_CR_DDRCRVSSHICONTROL_OutputCode_OFF              (25)
  #define DDRDATA1CH0_CR_DDRCRVSSHICONTROL_OutputCode_WID              ( 7)
  #define DDRDATA1CH0_CR_DDRCRVSSHICONTROL_OutputCode_MSK              (0xFE000000)
  #define DDRDATA1CH0_CR_DDRCRVSSHICONTROL_OutputCode_MIN              (0)
  #define DDRDATA1CH0_CR_DDRCRVSSHICONTROL_OutputCode_MAX              (127) // 0x0000007F
  #define DDRDATA1CH0_CR_DDRCRVSSHICONTROL_OutputCode_DEF              (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVSSHICONTROL_OutputCode_HSH              (0x07190278)

#define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_REG                        (0x0000027C)

  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_OFF          ( 0)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_WID          ( 6)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MSK          (0x0000003F)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MIN          (-32)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MAX          (31) // 0x0000001F
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_DEF          (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_HSH          (0x8600027C)

  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_OFF          ( 6)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_WID          ( 6)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MSK          (0x00000FC0)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MIN          (-32)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_DEF          (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_HSH          (0x8606027C)

  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_OFF           (12)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_WID           ( 6)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MSK           (0x0003F000)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MIN           (-32)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MAX           (31) // 0x0000001F
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_DEF           (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_HSH           (0x860C027C)

  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_OFF          (18)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_WID          ( 6)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MSK          (0x00FC0000)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MIN          (-32)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_DEF          (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_HSH          (0x8612027C)

  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_OFF           (24)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_WID           ( 7)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MSK           (0x7F000000)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MIN           (-64)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MAX           (63) // 0x0000003F
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_DEF           (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_HSH           (0x8718027C)

  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_OFF                (31)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_WID                ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MSK                (0x80000000)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MIN                (0)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MAX                (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_DEF                (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_HSH                (0x011F027C)

#define DDRDATA1CH0_CR_DDRCRDATACONTROL0_REG                           (0x00000280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_OFF          ( 0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_WID          ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MSK          (0x00000001)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MIN          (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_DEF          (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_HSH          (0x01000280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_OFF          ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_WID          ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MSK          (0x00000002)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MIN          (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_DEF          (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_HSH          (0x01010280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_OFF          ( 2)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_WID          ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MSK          (0x00000004)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MIN          (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_DEF          (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_HSH          (0x01020280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_OFF    ( 3)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_WID    ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MSK    (0x00000008)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MIN    (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MAX    (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_DEF    (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_HSH    (0x01030280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxOn_OFF                    ( 4)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxOn_WID                    ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxOn_MSK                    (0x00000010)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxOn_MIN                    (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxOn_MAX                    (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxOn_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxOn_HSH                    (0x01040280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RfOn_OFF                    ( 5)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RfOn_WID                    ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RfOn_MSK                    (0x00000020)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RfOn_MIN                    (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RfOn_MAX                    (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RfOn_DEF                    (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RfOn_HSH                    (0x01050280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxPiOn_OFF                  ( 6)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxPiOn_WID                  ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxPiOn_MSK                  (0x00000040)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxPiOn_MIN                  (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxPiOn_DEF                  (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxPiOn_HSH                  (0x01060280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxPiOn_OFF                  ( 7)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxPiOn_WID                  ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxPiOn_MSK                  (0x00000080)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxPiOn_MIN                  (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxPiOn_DEF                  (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxPiOn_HSH                  (0x01070280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_OFF        ( 8)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_WID        ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MSK        (0x00000100)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MIN        (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_DEF        (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_HSH        (0x01080280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_OFF        ( 9)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_WID        ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MSK        (0x00000200)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MIN        (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_DEF        (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_HSH        (0x01090280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxDisable_OFF               (10)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxDisable_WID               ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxDisable_MSK               (0x00000400)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxDisable_MIN               (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxDisable_MAX               (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxDisable_DEF               (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxDisable_HSH               (0x010A0280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxDisable_OFF               (11)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxDisable_WID               ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxDisable_MSK               (0x00000800)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxDisable_MIN               (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxDisable_MAX               (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxDisable_DEF               (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxDisable_HSH               (0x010B0280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxLong_OFF                  (12)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxLong_WID                  ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxLong_MSK                  (0x00001000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxLong_MIN                  (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxLong_MAX                  (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxLong_DEF                  (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_TxLong_HSH                  (0x010C0280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_OFF               (13)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_WID               ( 2)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MSK               (0x00006000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MIN               (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MAX               (3) // 0x00000003
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_DEF               (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_HSH               (0x020D0280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxReadPointer_OFF           (15)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxReadPointer_WID           ( 3)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MSK           (0x00038000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MIN           (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MAX           (7) // 0x00000007
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxReadPointer_DEF           (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_RxReadPointer_HSH           (0x030F0280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_OFF              (18)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_WID              ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MSK              (0x00040000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MIN              (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MAX              (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_DEF              (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_HSH              (0x01120280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_OFF            (19)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_WID            ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MSK            (0x00080000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MIN            (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MAX            (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_DEF            (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_HSH            (0x01130280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ReadRFRd_OFF                (20)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ReadRFRd_WID                ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MSK                (0x00100000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MIN                (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MAX                (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ReadRFRd_DEF                (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ReadRFRd_HSH                (0x01140280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ReadRFWr_OFF                (21)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ReadRFWr_WID                ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MSK                (0x00200000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MIN                (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MAX                (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ReadRFWr_DEF                (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ReadRFWr_HSH                (0x01150280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ReadRFRank_OFF              (22)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ReadRFRank_WID              ( 2)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MSK              (0x00C00000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MIN              (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MAX              (3) // 0x00000003
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ReadRFRank_DEF              (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ReadRFRank_HSH              (0x02160280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_OFF              (24)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_WID              ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MSK              (0x01000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MIN              (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MAX              (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_DEF              (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_HSH              (0x01180280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_OdtSampOff_OFF              (25)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_OdtSampOff_WID              ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MSK              (0x02000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MIN              (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MAX              (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_OdtSampOff_DEF              (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_OdtSampOff_HSH              (0x01190280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_OFF        (26)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_WID        ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MSK        (0x04000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MIN        (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MAX        (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_DEF        (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_HSH        (0x011A0280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_OFF         (27)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_WID         ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MSK         (0x08000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MIN         (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MAX         (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_DEF         (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_HSH         (0x011B0280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_OFF              (28)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_WID              ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MSK              (0x10000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MIN              (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MAX              (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_DEF              (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_HSH              (0x011C0280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_OFF          (29)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_WID          ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MSK          (0x20000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MIN          (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MAX          (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_DEF          (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_HSH          (0x011D0280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_OFF         (30)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_WID         ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MSK         (0x40000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MIN         (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MAX         (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_DEF         (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_HSH         (0x011E0280)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_OFF            (31)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_WID            ( 1)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MSK            (0x80000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MIN            (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MAX            (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_DEF            (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_HSH            (0x011F0280)

#define DDRDATA1CH0_CR_DDRCRVREFADJUST1_REG                            (0x00000284)

  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_OFF                ( 0)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_WID                ( 7)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MSK                (0x0000007F)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MIN                (-64)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MAX                (63) // 0x0000003F
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_DEF                (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_HSH                (0x87000284)

  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_OFF               ( 7)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_WID               ( 7)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MSK               (0x00003F80)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MIN               (-64)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_DEF               (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_HSH               (0x87070284)

  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_OFF               (14)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_WID               ( 7)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MSK               (0x001FC000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MIN               (-64)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_DEF               (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_HSH               (0x870E0284)

  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_OFF             (21)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_WID             ( 1)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MSK             (0x00200000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MIN             (0)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MAX             (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_DEF             (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_HSH             (0x01150284)

  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_OFF            (22)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_WID            ( 1)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MSK            (0x00400000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MIN            (0)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MAX            (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_DEF            (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_HSH            (0x01160284)

  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_OFF            (23)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_WID            ( 1)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MSK            (0x00800000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MIN            (0)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MAX            (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_DEF            (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_HSH            (0x01170284)

  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_OFF             (24)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_WID             ( 2)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MSK             (0x03000000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MIN             (0)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MAX             (3) // 0x00000003
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_DEF             (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_HSH             (0x02180284)

  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_OFF            (26)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_WID            ( 1)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MSK            (0x04000000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MIN            (0)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MAX            (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_DEF            (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_HSH            (0x011A0284)

  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_Rsvd_OFF                     (27)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_Rsvd_WID                     ( 2)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_Rsvd_MSK                     (0x18000000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_Rsvd_MIN                     (0)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_Rsvd_MAX                     (3) // 0x00000003
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_Rsvd_DEF                     (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_Rsvd_HSH                     (0x021B0284)

  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_caSlowBW_OFF                 (29)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_caSlowBW_WID                 ( 1)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_caSlowBW_MSK                 (0x20000000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_caSlowBW_MIN                 (0)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_caSlowBW_MAX                 (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_caSlowBW_DEF                 (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_caSlowBW_HSH                 (0x011D0284)

  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_OFF                (30)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_WID                ( 1)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MSK                (0x40000000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MIN                (0)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_DEF                (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_HSH                (0x011E0284)

  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_OFF                (31)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_WID                ( 1)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MSK                (0x80000000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MIN                (0)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_DEF                (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_HSH                (0x011F0284)

#define DDRDATA1CH0_CR_DDRCRDATACONTROL3_REG                           (0x00000288)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_OFF        ( 0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_WID        ( 3)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MSK        (0x00000007)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MIN        (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MAX        (7) // 0x00000007
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_DEF        (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_HSH        (0x03000288)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_OFF        ( 3)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_WID        ( 3)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MSK        (0x00000038)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MIN        (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MAX        (7) // 0x00000007
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_DEF        (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_HSH        (0x03030288)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_OFF        ( 6)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_WID        ( 3)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MSK        (0x000001C0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MIN        (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MAX        (7) // 0x00000007
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_DEF        (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_HSH        (0x03060288)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_OFF        ( 9)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_WID        ( 3)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MSK        (0x00000E00)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MIN        (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MAX        (7) // 0x00000007
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_DEF        (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_HSH        (0x03090288)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_OFF        (12)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_WID        ( 3)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MSK        (0x00007000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MIN        (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MAX        (7) // 0x00000007
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_DEF        (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_HSH        (0x030C0288)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_OFF        (15)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_WID        ( 3)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MSK        (0x00038000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MIN        (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MAX        (7) // 0x00000007
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_DEF        (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_HSH        (0x030F0288)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_OFF        (18)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_WID        ( 3)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MSK        (0x001C0000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MIN        (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MAX        (7) // 0x00000007
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_DEF        (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_HSH        (0x03120288)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_OFF        (21)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_WID        ( 3)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MSK        (0x00E00000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MIN        (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MAX        (7) // 0x00000007
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_DEF        (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_HSH        (0x03150288)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_OFF                (24)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_WID                ( 3)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MSK                (0x07000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MIN                (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MAX                (7) // 0x00000007
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_DEF                (0x00000003)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_HSH                (0x03180288)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_OFF             (27)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_WID             ( 3)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MSK             (0x38000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MIN             (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MAX             (7) // 0x00000007
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_DEF             (0x00000003)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_HSH             (0x031B0288)

  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_OFF                (30)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_WID                ( 2)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MSK                (0xC0000000)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MIN                (0)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MAX                (3) // 0x00000003
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_DEF                (0x00000001)
  #define DDRDATA1CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_HSH                (0x021E0288)

#define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_REG                          (0x0000028C)

  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Target_OFF                 ( 0)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Target_WID                 ( 4)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Target_MSK                 (0x0000000F)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Target_MIN                 (0)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Target_MAX                 (15) // 0x0000000F
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Target_DEF                 (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Target_HSH                 (0x0400028C)

  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Panic_OFF                  ( 4)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Panic_WID                  ( 5)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Panic_MSK                  (0x000001F0)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Panic_MIN                  (0)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Panic_MAX                  (31) // 0x0000001F
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Panic_DEF                  (0x00000010)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Panic_HSH                  (0x0504028C)

  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_OFF            ( 9)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_WID            ( 2)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MSK            (0x00000600)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MIN            (0)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MAX            (3) // 0x00000003
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_DEF            (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_HSH            (0x0209028C)

  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_OFF         (11)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_WID         ( 1)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MSK         (0x00000800)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MIN         (0)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_DEF         (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_HSH         (0x010B028C)

  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_OFF             (12)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_WID             ( 1)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MSK             (0x00001000)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MIN             (0)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MAX             (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_DEF             (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_HSH             (0x010C028C)

  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_OFF            (13)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_WID            ( 3)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MSK            (0x0000E000)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MIN            (0)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MAX            (7) // 0x00000007
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_DEF            (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_HSH            (0x030D028C)

  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_OFF      (16)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_WID      ( 1)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MSK      (0x00010000)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MIN      (0)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MAX      (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_DEF      (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_HSH      (0x0110028C)

  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Spares_OFF                 (17)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Spares_WID                 ( 8)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Spares_MSK                 (0x01FE0000)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Spares_MIN                 (0)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Spares_MAX                 (255) // 0x000000FF
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Spares_DEF                 (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Spares_HSH                 (0x0811028C)

  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_OFF             (25)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_WID             ( 1)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MSK             (0x02000000)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MIN             (0)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MAX             (1) // 0x00000001
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_DEF             (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_HSH             (0x0119028C)

  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_OFF         (26)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_WID         ( 6)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MSK         (0xFC000000)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MIN         (0)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MAX         (63) // 0x0000003F
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_DEF         (0x00000000)
  #define DDRDATA1CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_HSH         (0x061A028C)

#define DDRDATA1CH1_CR_RXTRAINRANK0_REG                                (0x00000300)

  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxRcvEnPi_MIN                    (0)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxRcvEnPi_HSH                    (0x09000300)

  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxDqsPPi_WID                     ( 6)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxDqsPPi_MIN                     (0)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxDqsPPi_HSH                     (0x06090300)

  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxEq_OFF                         (15)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxEq_WID                         ( 5)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxEq_MSK                         (0x000F8000)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxEq_MIN                         (0)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxEq_DEF                         (0x00000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxEq_HSH                         (0x050F0300)

  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxDqsNPi_OFF                     (20)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxDqsNPi_WID                     ( 6)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxDqsNPi_MIN                     (0)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxDqsNPi_HSH                     (0x06140300)

  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxVref_OFF                       (26)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxVref_WID                       ( 6)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxVref_MSK                       (0xFC000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxVref_MIN                       (-32)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxVref_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK0_RxVref_HSH                       (0x861A0300)

#define DDRDATA1CH1_CR_RXTRAINRANK1_REG                                (0x00000304)

  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxRcvEnPi_MIN                    (0)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxRcvEnPi_HSH                    (0x09000304)

  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxDqsPPi_WID                     ( 6)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxDqsPPi_MIN                     (0)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxDqsPPi_HSH                     (0x06090304)

  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxEq_OFF                         (15)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxEq_WID                         ( 5)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxEq_MSK                         (0x000F8000)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxEq_MIN                         (0)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxEq_DEF                         (0x00000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxEq_HSH                         (0x050F0304)

  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxDqsNPi_OFF                     (20)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxDqsNPi_WID                     ( 6)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxDqsNPi_MIN                     (0)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxDqsNPi_HSH                     (0x06140304)

  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxVref_OFF                       (26)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxVref_WID                       ( 6)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxVref_MSK                       (0xFC000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxVref_MIN                       (-32)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxVref_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK1_RxVref_HSH                       (0x861A0304)

#define DDRDATA1CH1_CR_RXTRAINRANK2_REG                                (0x00000308)

  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxRcvEnPi_MIN                    (0)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxRcvEnPi_HSH                    (0x09000308)

  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxDqsPPi_WID                     ( 6)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxDqsPPi_MIN                     (0)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxDqsPPi_HSH                     (0x06090308)

  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxEq_OFF                         (15)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxEq_WID                         ( 5)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxEq_MSK                         (0x000F8000)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxEq_MIN                         (0)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxEq_DEF                         (0x00000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxEq_HSH                         (0x050F0308)

  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxDqsNPi_OFF                     (20)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxDqsNPi_WID                     ( 6)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxDqsNPi_MIN                     (0)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxDqsNPi_HSH                     (0x06140308)

  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxVref_OFF                       (26)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxVref_WID                       ( 6)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxVref_MSK                       (0xFC000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxVref_MIN                       (-32)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxVref_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK2_RxVref_HSH                       (0x861A0308)

#define DDRDATA1CH1_CR_RXTRAINRANK3_REG                                (0x0000030C)

  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxRcvEnPi_MIN                    (0)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxRcvEnPi_HSH                    (0x0900030C)

  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxDqsPPi_WID                     ( 6)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxDqsPPi_MIN                     (0)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxDqsPPi_HSH                     (0x0609030C)

  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxEq_OFF                         (15)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxEq_WID                         ( 5)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxEq_MSK                         (0x000F8000)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxEq_MIN                         (0)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxEq_DEF                         (0x00000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxEq_HSH                         (0x050F030C)

  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxDqsNPi_OFF                     (20)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxDqsNPi_WID                     ( 6)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxDqsNPi_MIN                     (0)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxDqsNPi_HSH                     (0x0614030C)

  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxVref_OFF                       (26)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxVref_WID                       ( 6)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxVref_MSK                       (0xFC000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxVref_MIN                       (-32)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxVref_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXTRAINRANK3_RxVref_HSH                       (0x861A030C)

#define DDRDATA1CH1_CR_RXPERBITRANK0_REG                               (0x00000310)

  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane0_HSH                       (0x04000310)

  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane1_HSH                       (0x04040310)

  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane2_HSH                       (0x04080310)

  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane3_HSH                       (0x040C0310)

  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane4_HSH                       (0x04100310)

  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane5_HSH                       (0x04140310)

  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane6_HSH                       (0x04180310)

  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK0_Lane7_HSH                       (0x041C0310)

#define DDRDATA1CH1_CR_RXPERBITRANK1_REG                               (0x00000314)

  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane0_HSH                       (0x04000314)

  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane1_HSH                       (0x04040314)

  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane2_HSH                       (0x04080314)

  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane3_HSH                       (0x040C0314)

  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane4_HSH                       (0x04100314)

  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane5_HSH                       (0x04140314)

  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane6_HSH                       (0x04180314)

  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK1_Lane7_HSH                       (0x041C0314)

#define DDRDATA1CH1_CR_RXPERBITRANK2_REG                               (0x00000318)

  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane0_HSH                       (0x04000318)

  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane1_HSH                       (0x04040318)

  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane2_HSH                       (0x04080318)

  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane3_HSH                       (0x040C0318)

  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane4_HSH                       (0x04100318)

  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane5_HSH                       (0x04140318)

  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane6_HSH                       (0x04180318)

  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK2_Lane7_HSH                       (0x041C0318)

#define DDRDATA1CH1_CR_RXPERBITRANK3_REG                               (0x0000031C)

  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane0_HSH                       (0x0400031C)

  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane1_HSH                       (0x0404031C)

  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane2_HSH                       (0x0408031C)

  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane3_HSH                       (0x040C031C)

  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane4_HSH                       (0x0410031C)

  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane5_HSH                       (0x0414031C)

  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane6_HSH                       (0x0418031C)

  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_RXPERBITRANK3_Lane7_HSH                       (0x041C031C)

#define DDRDATA1CH1_CR_TXTRAINRANK0_REG                                (0x00000320)

  #define DDRDATA1CH1_CR_TXTRAINRANK0_TxDqDelay_OFF                    ( 0)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_TxDqDelay_WID                    ( 9)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_TxDqDelay_MIN                    (0)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA1CH1_CR_TXTRAINRANK0_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_TxDqDelay_HSH                    (0x09000320)

  #define DDRDATA1CH1_CR_TXTRAINRANK0_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_TxDqsDelay_WID                   ( 9)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_TxDqsDelay_MIN                   (0)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA1CH1_CR_TXTRAINRANK0_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_TxDqsDelay_HSH                   (0x09090320)

  #define DDRDATA1CH1_CR_TXTRAINRANK0_Spare0_OFF                       (18)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_Spare0_WID                       ( 2)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_Spare0_MSK                       (0x000C0000)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_Spare0_MIN                       (0)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA1CH1_CR_TXTRAINRANK0_Spare0_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_Spare0_HSH                       (0x02120320)

  #define DDRDATA1CH1_CR_TXTRAINRANK0_TxEqualization_OFF               (20)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_TxEqualization_WID               ( 6)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_TxEqualization_MIN               (0)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA1CH1_CR_TXTRAINRANK0_TxEqualization_DEF               (0x00000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_TxEqualization_HSH               (0x06140320)

  #define DDRDATA1CH1_CR_TXTRAINRANK0_Spare1_OFF                       (26)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_Spare1_WID                       ( 6)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_Spare1_MSK                       (0xFC000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_Spare1_MIN                       (0)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA1CH1_CR_TXTRAINRANK0_Spare1_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK0_Spare1_HSH                       (0x061A0320)

#define DDRDATA1CH1_CR_TXTRAINRANK1_REG                                (0x00000324)

  #define DDRDATA1CH1_CR_TXTRAINRANK1_TxDqDelay_OFF                    ( 0)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_TxDqDelay_WID                    ( 9)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_TxDqDelay_MIN                    (0)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA1CH1_CR_TXTRAINRANK1_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_TxDqDelay_HSH                    (0x09000324)

  #define DDRDATA1CH1_CR_TXTRAINRANK1_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_TxDqsDelay_WID                   ( 9)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_TxDqsDelay_MIN                   (0)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA1CH1_CR_TXTRAINRANK1_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_TxDqsDelay_HSH                   (0x09090324)

  #define DDRDATA1CH1_CR_TXTRAINRANK1_Spare0_OFF                       (18)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_Spare0_WID                       ( 2)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_Spare0_MSK                       (0x000C0000)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_Spare0_MIN                       (0)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA1CH1_CR_TXTRAINRANK1_Spare0_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_Spare0_HSH                       (0x02120324)

  #define DDRDATA1CH1_CR_TXTRAINRANK1_TxEqualization_OFF               (20)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_TxEqualization_WID               ( 6)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_TxEqualization_MIN               (0)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA1CH1_CR_TXTRAINRANK1_TxEqualization_DEF               (0x00000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_TxEqualization_HSH               (0x06140324)

  #define DDRDATA1CH1_CR_TXTRAINRANK1_Spare1_OFF                       (26)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_Spare1_WID                       ( 6)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_Spare1_MSK                       (0xFC000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_Spare1_MIN                       (0)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA1CH1_CR_TXTRAINRANK1_Spare1_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK1_Spare1_HSH                       (0x061A0324)

#define DDRDATA1CH1_CR_TXTRAINRANK2_REG                                (0x00000328)

  #define DDRDATA1CH1_CR_TXTRAINRANK2_TxDqDelay_OFF                    ( 0)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_TxDqDelay_WID                    ( 9)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_TxDqDelay_MIN                    (0)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA1CH1_CR_TXTRAINRANK2_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_TxDqDelay_HSH                    (0x09000328)

  #define DDRDATA1CH1_CR_TXTRAINRANK2_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_TxDqsDelay_WID                   ( 9)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_TxDqsDelay_MIN                   (0)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA1CH1_CR_TXTRAINRANK2_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_TxDqsDelay_HSH                   (0x09090328)

  #define DDRDATA1CH1_CR_TXTRAINRANK2_Spare0_OFF                       (18)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_Spare0_WID                       ( 2)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_Spare0_MSK                       (0x000C0000)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_Spare0_MIN                       (0)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA1CH1_CR_TXTRAINRANK2_Spare0_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_Spare0_HSH                       (0x02120328)

  #define DDRDATA1CH1_CR_TXTRAINRANK2_TxEqualization_OFF               (20)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_TxEqualization_WID               ( 6)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_TxEqualization_MIN               (0)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA1CH1_CR_TXTRAINRANK2_TxEqualization_DEF               (0x00000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_TxEqualization_HSH               (0x06140328)

  #define DDRDATA1CH1_CR_TXTRAINRANK2_Spare1_OFF                       (26)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_Spare1_WID                       ( 6)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_Spare1_MSK                       (0xFC000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_Spare1_MIN                       (0)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA1CH1_CR_TXTRAINRANK2_Spare1_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK2_Spare1_HSH                       (0x061A0328)

#define DDRDATA1CH1_CR_TXTRAINRANK3_REG                                (0x0000032C)

  #define DDRDATA1CH1_CR_TXTRAINRANK3_TxDqDelay_OFF                    ( 0)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_TxDqDelay_WID                    ( 9)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_TxDqDelay_MIN                    (0)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA1CH1_CR_TXTRAINRANK3_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_TxDqDelay_HSH                    (0x0900032C)

  #define DDRDATA1CH1_CR_TXTRAINRANK3_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_TxDqsDelay_WID                   ( 9)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_TxDqsDelay_MIN                   (0)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA1CH1_CR_TXTRAINRANK3_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_TxDqsDelay_HSH                   (0x0909032C)

  #define DDRDATA1CH1_CR_TXTRAINRANK3_Spare0_OFF                       (18)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_Spare0_WID                       ( 2)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_Spare0_MSK                       (0x000C0000)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_Spare0_MIN                       (0)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA1CH1_CR_TXTRAINRANK3_Spare0_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_Spare0_HSH                       (0x0212032C)

  #define DDRDATA1CH1_CR_TXTRAINRANK3_TxEqualization_OFF               (20)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_TxEqualization_WID               ( 6)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_TxEqualization_MIN               (0)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA1CH1_CR_TXTRAINRANK3_TxEqualization_DEF               (0x00000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_TxEqualization_HSH               (0x0614032C)

  #define DDRDATA1CH1_CR_TXTRAINRANK3_Spare1_OFF                       (26)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_Spare1_WID                       ( 6)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_Spare1_MSK                       (0xFC000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_Spare1_MIN                       (0)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA1CH1_CR_TXTRAINRANK3_Spare1_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXTRAINRANK3_Spare1_HSH                       (0x061A032C)

#define DDRDATA1CH1_CR_TXPERBITRANK0_REG                               (0x00000330)

  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane0_HSH                       (0x04000330)

  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane1_HSH                       (0x04040330)

  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane2_HSH                       (0x04080330)

  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane3_HSH                       (0x040C0330)

  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane4_HSH                       (0x04100330)

  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane5_HSH                       (0x04140330)

  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane6_HSH                       (0x04180330)

  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK0_Lane7_HSH                       (0x041C0330)

#define DDRDATA1CH1_CR_TXPERBITRANK1_REG                               (0x00000334)

  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane0_HSH                       (0x04000334)

  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane1_HSH                       (0x04040334)

  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane2_HSH                       (0x04080334)

  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane3_HSH                       (0x040C0334)

  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane4_HSH                       (0x04100334)

  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane5_HSH                       (0x04140334)

  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane6_HSH                       (0x04180334)

  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK1_Lane7_HSH                       (0x041C0334)

#define DDRDATA1CH1_CR_TXPERBITRANK2_REG                               (0x00000338)

  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane0_HSH                       (0x04000338)

  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane1_HSH                       (0x04040338)

  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane2_HSH                       (0x04080338)

  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane3_HSH                       (0x040C0338)

  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane4_HSH                       (0x04100338)

  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane5_HSH                       (0x04140338)

  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane6_HSH                       (0x04180338)

  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK2_Lane7_HSH                       (0x041C0338)

#define DDRDATA1CH1_CR_TXPERBITRANK3_REG                               (0x0000033C)

  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane0_HSH                       (0x0400033C)

  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane1_HSH                       (0x0404033C)

  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane2_HSH                       (0x0408033C)

  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane3_HSH                       (0x040C033C)

  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane4_HSH                       (0x0410033C)

  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane5_HSH                       (0x0414033C)

  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane6_HSH                       (0x0418033C)

  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA1CH1_CR_TXPERBITRANK3_Lane7_HSH                       (0x041C033C)

#define DDRDATA1CH1_CR_RCOMPDATA0_REG                                  (0x00000340)

  #define DDRDATA1CH1_CR_RCOMPDATA0_RcompDrvUp_OFF                     ( 0)
  #define DDRDATA1CH1_CR_RCOMPDATA0_RcompDrvUp_WID                     ( 6)
  #define DDRDATA1CH1_CR_RCOMPDATA0_RcompDrvUp_MSK                     (0x0000003F)
  #define DDRDATA1CH1_CR_RCOMPDATA0_RcompDrvUp_MIN                     (0)
  #define DDRDATA1CH1_CR_RCOMPDATA0_RcompDrvUp_MAX                     (63) // 0x0000003F
  #define DDRDATA1CH1_CR_RCOMPDATA0_RcompDrvUp_DEF                     (0x00000000)
  #define DDRDATA1CH1_CR_RCOMPDATA0_RcompDrvUp_HSH                     (0x06000340)

  #define DDRDATA1CH1_CR_RCOMPDATA0_Rsvd_OFF                           ( 6)
  #define DDRDATA1CH1_CR_RCOMPDATA0_Rsvd_WID                           ( 3)
  #define DDRDATA1CH1_CR_RCOMPDATA0_Rsvd_MSK                           (0x000001C0)
  #define DDRDATA1CH1_CR_RCOMPDATA0_Rsvd_MIN                           (0)
  #define DDRDATA1CH1_CR_RCOMPDATA0_Rsvd_MAX                           (7) // 0x00000007
  #define DDRDATA1CH1_CR_RCOMPDATA0_Rsvd_DEF                           (0x00000000)
  #define DDRDATA1CH1_CR_RCOMPDATA0_Rsvd_HSH                           (0x03060340)

  #define DDRDATA1CH1_CR_RCOMPDATA0_RcompDrvDown_OFF                   ( 9)
  #define DDRDATA1CH1_CR_RCOMPDATA0_RcompDrvDown_WID                   ( 6)
  #define DDRDATA1CH1_CR_RCOMPDATA0_RcompDrvDown_MSK                   (0x00007E00)
  #define DDRDATA1CH1_CR_RCOMPDATA0_RcompDrvDown_MIN                   (0)
  #define DDRDATA1CH1_CR_RCOMPDATA0_RcompDrvDown_MAX                   (63) // 0x0000003F
  #define DDRDATA1CH1_CR_RCOMPDATA0_RcompDrvDown_DEF                   (0x00000000)
  #define DDRDATA1CH1_CR_RCOMPDATA0_RcompDrvDown_HSH                   (0x06090340)

  #define DDRDATA1CH1_CR_RCOMPDATA0_VTComp_OFF                         (15)
  #define DDRDATA1CH1_CR_RCOMPDATA0_VTComp_WID                         ( 5)
  #define DDRDATA1CH1_CR_RCOMPDATA0_VTComp_MSK                         (0x000F8000)
  #define DDRDATA1CH1_CR_RCOMPDATA0_VTComp_MIN                         (0)
  #define DDRDATA1CH1_CR_RCOMPDATA0_VTComp_MAX                         (31) // 0x0000001F
  #define DDRDATA1CH1_CR_RCOMPDATA0_VTComp_DEF                         (0x00000000)
  #define DDRDATA1CH1_CR_RCOMPDATA0_VTComp_HSH                         (0x050F0340)

  #define DDRDATA1CH1_CR_RCOMPDATA0_SlewRateComp_OFF                   (20)
  #define DDRDATA1CH1_CR_RCOMPDATA0_SlewRateComp_WID                   ( 5)
  #define DDRDATA1CH1_CR_RCOMPDATA0_SlewRateComp_MSK                   (0x01F00000)
  #define DDRDATA1CH1_CR_RCOMPDATA0_SlewRateComp_MIN                   (0)
  #define DDRDATA1CH1_CR_RCOMPDATA0_SlewRateComp_MAX                   (31) // 0x0000001F
  #define DDRDATA1CH1_CR_RCOMPDATA0_SlewRateComp_DEF                   (0x00000000)
  #define DDRDATA1CH1_CR_RCOMPDATA0_SlewRateComp_HSH                   (0x05140340)

  #define DDRDATA1CH1_CR_RCOMPDATA0_Spare0_OFF                         (25)
  #define DDRDATA1CH1_CR_RCOMPDATA0_Spare0_WID                         ( 1)
  #define DDRDATA1CH1_CR_RCOMPDATA0_Spare0_MSK                         (0x02000000)
  #define DDRDATA1CH1_CR_RCOMPDATA0_Spare0_MIN                         (0)
  #define DDRDATA1CH1_CR_RCOMPDATA0_Spare0_MAX                         (1) // 0x00000001
  #define DDRDATA1CH1_CR_RCOMPDATA0_Spare0_DEF                         (0x00000000)
  #define DDRDATA1CH1_CR_RCOMPDATA0_Spare0_HSH                         (0x01190340)

  #define DDRDATA1CH1_CR_RCOMPDATA0_TcoComp_OFF                        (26)
  #define DDRDATA1CH1_CR_RCOMPDATA0_TcoComp_WID                        ( 6)
  #define DDRDATA1CH1_CR_RCOMPDATA0_TcoComp_MSK                        (0xFC000000)
  #define DDRDATA1CH1_CR_RCOMPDATA0_TcoComp_MIN                        (0)
  #define DDRDATA1CH1_CR_RCOMPDATA0_TcoComp_MAX                        (63) // 0x0000003F
  #define DDRDATA1CH1_CR_RCOMPDATA0_TcoComp_DEF                        (0x00000000)
  #define DDRDATA1CH1_CR_RCOMPDATA0_TcoComp_HSH                        (0x061A0340)

#define DDRDATA1CH1_CR_RCOMPDATA1_REG                                  (0x00000344)

  #define DDRDATA1CH1_CR_RCOMPDATA1_RcompOdtUp_OFF                     ( 0)
  #define DDRDATA1CH1_CR_RCOMPDATA1_RcompOdtUp_WID                     ( 6)
  #define DDRDATA1CH1_CR_RCOMPDATA1_RcompOdtUp_MSK                     (0x0000003F)
  #define DDRDATA1CH1_CR_RCOMPDATA1_RcompOdtUp_MIN                     (0)
  #define DDRDATA1CH1_CR_RCOMPDATA1_RcompOdtUp_MAX                     (63) // 0x0000003F
  #define DDRDATA1CH1_CR_RCOMPDATA1_RcompOdtUp_DEF                     (0x00000000)
  #define DDRDATA1CH1_CR_RCOMPDATA1_RcompOdtUp_HSH                     (0x06000344)

  #define DDRDATA1CH1_CR_RCOMPDATA1_PanicDrvDn_OFF                     ( 6)
  #define DDRDATA1CH1_CR_RCOMPDATA1_PanicDrvDn_WID                     (10)
  #define DDRDATA1CH1_CR_RCOMPDATA1_PanicDrvDn_MSK                     (0x0000FFC0)
  #define DDRDATA1CH1_CR_RCOMPDATA1_PanicDrvDn_MIN                     (0)
  #define DDRDATA1CH1_CR_RCOMPDATA1_PanicDrvDn_MAX                     (1023) // 0x000003FF
  #define DDRDATA1CH1_CR_RCOMPDATA1_PanicDrvDn_DEF                     (0x00000000)
  #define DDRDATA1CH1_CR_RCOMPDATA1_PanicDrvDn_HSH                     (0x0A060344)

  #define DDRDATA1CH1_CR_RCOMPDATA1_PanicDrvUp_OFF                     (16)
  #define DDRDATA1CH1_CR_RCOMPDATA1_PanicDrvUp_WID                     (10)
  #define DDRDATA1CH1_CR_RCOMPDATA1_PanicDrvUp_MSK                     (0x03FF0000)
  #define DDRDATA1CH1_CR_RCOMPDATA1_PanicDrvUp_MIN                     (0)
  #define DDRDATA1CH1_CR_RCOMPDATA1_PanicDrvUp_MAX                     (1023) // 0x000003FF
  #define DDRDATA1CH1_CR_RCOMPDATA1_PanicDrvUp_DEF                     (0x00000000)
  #define DDRDATA1CH1_CR_RCOMPDATA1_PanicDrvUp_HSH                     (0x0A100344)

  #define DDRDATA1CH1_CR_RCOMPDATA1_RcompOdtDown_OFF                   (26)
  #define DDRDATA1CH1_CR_RCOMPDATA1_RcompOdtDown_WID                   ( 6)
  #define DDRDATA1CH1_CR_RCOMPDATA1_RcompOdtDown_MSK                   (0xFC000000)
  #define DDRDATA1CH1_CR_RCOMPDATA1_RcompOdtDown_MIN                   (0)
  #define DDRDATA1CH1_CR_RCOMPDATA1_RcompOdtDown_MAX                   (63) // 0x0000003F
  #define DDRDATA1CH1_CR_RCOMPDATA1_RcompOdtDown_DEF                   (0x00000000)
  #define DDRDATA1CH1_CR_RCOMPDATA1_RcompOdtDown_HSH                   (0x061A0344)

#define DDRDATA1CH1_CR_TXXTALK_REG                                     (0x00000348)

  #define DDRDATA1CH1_CR_TXXTALK_Lane0_OFF                             ( 0)
  #define DDRDATA1CH1_CR_TXXTALK_Lane0_WID                             ( 4)
  #define DDRDATA1CH1_CR_TXXTALK_Lane0_MSK                             (0x0000000F)
  #define DDRDATA1CH1_CR_TXXTALK_Lane0_MIN                             (-8)
  #define DDRDATA1CH1_CR_TXXTALK_Lane0_MAX                             (7) // 0x00000007
  #define DDRDATA1CH1_CR_TXXTALK_Lane0_DEF                             (0x00000000)
  #define DDRDATA1CH1_CR_TXXTALK_Lane0_HSH                             (0x84000348)

  #define DDRDATA1CH1_CR_TXXTALK_Lane1_OFF                             ( 4)
  #define DDRDATA1CH1_CR_TXXTALK_Lane1_WID                             ( 4)
  #define DDRDATA1CH1_CR_TXXTALK_Lane1_MSK                             (0x000000F0)
  #define DDRDATA1CH1_CR_TXXTALK_Lane1_MIN                             (-8)
  #define DDRDATA1CH1_CR_TXXTALK_Lane1_MAX                             (7) // 0x00000007
  #define DDRDATA1CH1_CR_TXXTALK_Lane1_DEF                             (0x00000000)
  #define DDRDATA1CH1_CR_TXXTALK_Lane1_HSH                             (0x84040348)

  #define DDRDATA1CH1_CR_TXXTALK_Lane2_OFF                             ( 8)
  #define DDRDATA1CH1_CR_TXXTALK_Lane2_WID                             ( 4)
  #define DDRDATA1CH1_CR_TXXTALK_Lane2_MSK                             (0x00000F00)
  #define DDRDATA1CH1_CR_TXXTALK_Lane2_MIN                             (-8)
  #define DDRDATA1CH1_CR_TXXTALK_Lane2_MAX                             (7) // 0x00000007
  #define DDRDATA1CH1_CR_TXXTALK_Lane2_DEF                             (0x00000000)
  #define DDRDATA1CH1_CR_TXXTALK_Lane2_HSH                             (0x84080348)

  #define DDRDATA1CH1_CR_TXXTALK_Lane3_OFF                             (12)
  #define DDRDATA1CH1_CR_TXXTALK_Lane3_WID                             ( 4)
  #define DDRDATA1CH1_CR_TXXTALK_Lane3_MSK                             (0x0000F000)
  #define DDRDATA1CH1_CR_TXXTALK_Lane3_MIN                             (-8)
  #define DDRDATA1CH1_CR_TXXTALK_Lane3_MAX                             (7) // 0x00000007
  #define DDRDATA1CH1_CR_TXXTALK_Lane3_DEF                             (0x00000000)
  #define DDRDATA1CH1_CR_TXXTALK_Lane3_HSH                             (0x840C0348)

  #define DDRDATA1CH1_CR_TXXTALK_Lane4_OFF                             (16)
  #define DDRDATA1CH1_CR_TXXTALK_Lane4_WID                             ( 4)
  #define DDRDATA1CH1_CR_TXXTALK_Lane4_MSK                             (0x000F0000)
  #define DDRDATA1CH1_CR_TXXTALK_Lane4_MIN                             (-8)
  #define DDRDATA1CH1_CR_TXXTALK_Lane4_MAX                             (7) // 0x00000007
  #define DDRDATA1CH1_CR_TXXTALK_Lane4_DEF                             (0x00000000)
  #define DDRDATA1CH1_CR_TXXTALK_Lane4_HSH                             (0x84100348)

  #define DDRDATA1CH1_CR_TXXTALK_Lane5_OFF                             (20)
  #define DDRDATA1CH1_CR_TXXTALK_Lane5_WID                             ( 4)
  #define DDRDATA1CH1_CR_TXXTALK_Lane5_MSK                             (0x00F00000)
  #define DDRDATA1CH1_CR_TXXTALK_Lane5_MIN                             (-8)
  #define DDRDATA1CH1_CR_TXXTALK_Lane5_MAX                             (7) // 0x00000007
  #define DDRDATA1CH1_CR_TXXTALK_Lane5_DEF                             (0x00000000)
  #define DDRDATA1CH1_CR_TXXTALK_Lane5_HSH                             (0x84140348)

  #define DDRDATA1CH1_CR_TXXTALK_Lane6_OFF                             (24)
  #define DDRDATA1CH1_CR_TXXTALK_Lane6_WID                             ( 4)
  #define DDRDATA1CH1_CR_TXXTALK_Lane6_MSK                             (0x0F000000)
  #define DDRDATA1CH1_CR_TXXTALK_Lane6_MIN                             (-8)
  #define DDRDATA1CH1_CR_TXXTALK_Lane6_MAX                             (7) // 0x00000007
  #define DDRDATA1CH1_CR_TXXTALK_Lane6_DEF                             (0x00000000)
  #define DDRDATA1CH1_CR_TXXTALK_Lane6_HSH                             (0x84180348)

  #define DDRDATA1CH1_CR_TXXTALK_Lane7_OFF                             (28)
  #define DDRDATA1CH1_CR_TXXTALK_Lane7_WID                             ( 4)
  #define DDRDATA1CH1_CR_TXXTALK_Lane7_MSK                             (0xF0000000)
  #define DDRDATA1CH1_CR_TXXTALK_Lane7_MIN                             (-8)
  #define DDRDATA1CH1_CR_TXXTALK_Lane7_MAX                             (7) // 0x00000007
  #define DDRDATA1CH1_CR_TXXTALK_Lane7_DEF                             (0x00000000)
  #define DDRDATA1CH1_CR_TXXTALK_Lane7_HSH                             (0x841C0348)

#define DDRDATA1CH1_CR_RCOMPDATA2_REG                                  (0x0000034C)

  #define DDRDATA1CH1_CR_RCOMPDATA2_VttPanicUp_OFF                     ( 0)
  #define DDRDATA1CH1_CR_RCOMPDATA2_VttPanicUp_WID                     ( 8)
  #define DDRDATA1CH1_CR_RCOMPDATA2_VttPanicUp_MSK                     (0x000000FF)
  #define DDRDATA1CH1_CR_RCOMPDATA2_VttPanicUp_MIN                     (0)
  #define DDRDATA1CH1_CR_RCOMPDATA2_VttPanicUp_MAX                     (255) // 0x000000FF
  #define DDRDATA1CH1_CR_RCOMPDATA2_VttPanicUp_DEF                     (0x00000000)
  #define DDRDATA1CH1_CR_RCOMPDATA2_VttPanicUp_HSH                     (0x0800034C)

  #define DDRDATA1CH1_CR_RCOMPDATA2_VttPanicDn_OFF                     ( 8)
  #define DDRDATA1CH1_CR_RCOMPDATA2_VttPanicDn_WID                     ( 8)
  #define DDRDATA1CH1_CR_RCOMPDATA2_VttPanicDn_MSK                     (0x0000FF00)
  #define DDRDATA1CH1_CR_RCOMPDATA2_VttPanicDn_MIN                     (0)
  #define DDRDATA1CH1_CR_RCOMPDATA2_VttPanicDn_MAX                     (255) // 0x000000FF
  #define DDRDATA1CH1_CR_RCOMPDATA2_VttPanicDn_DEF                     (0x00000000)
  #define DDRDATA1CH1_CR_RCOMPDATA2_VttPanicDn_HSH                     (0x0808034C)

  #define DDRDATA1CH1_CR_RCOMPDATA2_Spare_OFF                          (16)
  #define DDRDATA1CH1_CR_RCOMPDATA2_Spare_WID                          (16)
  #define DDRDATA1CH1_CR_RCOMPDATA2_Spare_MSK                          (0xFFFF0000)
  #define DDRDATA1CH1_CR_RCOMPDATA2_Spare_MIN                          (0)
  #define DDRDATA1CH1_CR_RCOMPDATA2_Spare_MAX                          (65535) // 0x0000FFFF
  #define DDRDATA1CH1_CR_RCOMPDATA2_Spare_DEF                          (0x00000000)
  #define DDRDATA1CH1_CR_RCOMPDATA2_Spare_HSH                          (0x1010034C)

#define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_REG                            (0x00000350)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane0_OFF                    ( 0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane0_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane0_MSK                    (0x0000000F)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane0_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane0_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane0_HSH                    (0x04000350)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane1_OFF                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane1_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane1_MSK                    (0x000000F0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane1_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane1_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane1_HSH                    (0x04040350)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane2_OFF                    ( 8)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane2_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane2_MSK                    (0x00000F00)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane2_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane2_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane2_HSH                    (0x04080350)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane3_OFF                    (12)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane3_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane3_MSK                    (0x0000F000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane3_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane3_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane3_HSH                    (0x040C0350)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane4_OFF                    (16)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane4_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane4_MSK                    (0x000F0000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane4_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane4_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane4_HSH                    (0x04100350)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane5_OFF                    (20)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane5_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane5_MSK                    (0x00F00000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane5_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane5_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane5_HSH                    (0x04140350)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane6_OFF                    (24)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane6_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane6_MSK                    (0x0F000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane6_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane6_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane6_HSH                    (0x04180350)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane7_OFF                    (28)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane7_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane7_MSK                    (0xF0000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane7_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane7_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK0_Lane7_HSH                    (0x041C0350)

#define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_REG                            (0x00000354)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane0_OFF                    ( 0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane0_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane0_MSK                    (0x0000000F)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane0_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane0_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane0_HSH                    (0x04000354)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane1_OFF                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane1_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane1_MSK                    (0x000000F0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane1_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane1_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane1_HSH                    (0x04040354)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane2_OFF                    ( 8)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane2_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane2_MSK                    (0x00000F00)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane2_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane2_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane2_HSH                    (0x04080354)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane3_OFF                    (12)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane3_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane3_MSK                    (0x0000F000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane3_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane3_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane3_HSH                    (0x040C0354)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane4_OFF                    (16)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane4_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane4_MSK                    (0x000F0000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane4_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane4_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane4_HSH                    (0x04100354)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane5_OFF                    (20)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane5_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane5_MSK                    (0x00F00000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane5_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane5_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane5_HSH                    (0x04140354)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane6_OFF                    (24)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane6_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane6_MSK                    (0x0F000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane6_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane6_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane6_HSH                    (0x04180354)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane7_OFF                    (28)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane7_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane7_MSK                    (0xF0000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane7_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane7_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK1_Lane7_HSH                    (0x041C0354)

#define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_REG                            (0x00000358)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane0_OFF                    ( 0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane0_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane0_MSK                    (0x0000000F)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane0_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane0_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane0_HSH                    (0x04000358)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane1_OFF                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane1_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane1_MSK                    (0x000000F0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane1_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane1_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane1_HSH                    (0x04040358)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane2_OFF                    ( 8)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane2_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane2_MSK                    (0x00000F00)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane2_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane2_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane2_HSH                    (0x04080358)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane3_OFF                    (12)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane3_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane3_MSK                    (0x0000F000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane3_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane3_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane3_HSH                    (0x040C0358)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane4_OFF                    (16)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane4_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane4_MSK                    (0x000F0000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane4_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane4_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane4_HSH                    (0x04100358)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane5_OFF                    (20)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane5_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane5_MSK                    (0x00F00000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane5_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane5_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane5_HSH                    (0x04140358)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane6_OFF                    (24)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane6_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane6_MSK                    (0x0F000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane6_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane6_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane6_HSH                    (0x04180358)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane7_OFF                    (28)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane7_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane7_MSK                    (0xF0000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane7_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane7_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK2_Lane7_HSH                    (0x041C0358)

#define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_REG                            (0x0000035C)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane0_OFF                    ( 0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane0_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane0_MSK                    (0x0000000F)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane0_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane0_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane0_HSH                    (0x0400035C)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane1_OFF                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane1_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane1_MSK                    (0x000000F0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane1_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane1_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane1_HSH                    (0x0404035C)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane2_OFF                    ( 8)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane2_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane2_MSK                    (0x00000F00)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane2_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane2_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane2_HSH                    (0x0408035C)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane3_OFF                    (12)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane3_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane3_MSK                    (0x0000F000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane3_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane3_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane3_HSH                    (0x040C035C)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane4_OFF                    (16)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane4_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane4_MSK                    (0x000F0000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane4_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane4_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane4_HSH                    (0x0410035C)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane5_OFF                    (20)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane5_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane5_MSK                    (0x00F00000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane5_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane5_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane5_HSH                    (0x0414035C)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane6_OFF                    (24)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane6_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane6_MSK                    (0x0F000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane6_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane6_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane6_HSH                    (0x0418035C)

  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane7_OFF                    (28)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane7_WID                    ( 4)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane7_MSK                    (0xF0000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane7_MIN                    (0)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane7_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_RXOFFSETVDQRANK3_Lane7_HSH                    (0x041C035C)

#define DDRDATA1CH1_CR_DATATRAINFEEDBACK_REG                           (0x00000360)

  #define DDRDATA1CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_OFF       ( 0)
  #define DDRDATA1CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_WID       ( 9)
  #define DDRDATA1CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MSK       (0x000001FF)
  #define DDRDATA1CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MIN       (0)
  #define DDRDATA1CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MAX       (511) // 0x000001FF
  #define DDRDATA1CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_DEF       (0x00000000)
  #define DDRDATA1CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_HSH       (0x09000360)

  #define DDRDATA1CH1_CR_DATATRAINFEEDBACK_Spare_OFF                   ( 9)
  #define DDRDATA1CH1_CR_DATATRAINFEEDBACK_Spare_WID                   (23)
  #define DDRDATA1CH1_CR_DATATRAINFEEDBACK_Spare_MSK                   (0xFFFFFE00)
  #define DDRDATA1CH1_CR_DATATRAINFEEDBACK_Spare_MIN                   (0)
  #define DDRDATA1CH1_CR_DATATRAINFEEDBACK_Spare_MAX                   (8388607) // 0x007FFFFF
  #define DDRDATA1CH1_CR_DATATRAINFEEDBACK_Spare_DEF                   (0x00000000)
  #define DDRDATA1CH1_CR_DATATRAINFEEDBACK_Spare_HSH                   (0x17090360)

#define DDRDATA1CH1_CR_DLLPITESTANDADC_REG                             (0x00000364)

  #define DDRDATA1CH1_CR_DLLPITESTANDADC_RunTest_OFF                   ( 0)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_RunTest_WID                   ( 1)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_RunTest_MSK                   (0x00000001)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_RunTest_MIN                   (0)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_RunTest_MAX                   (1) // 0x00000001
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_RunTest_DEF                   (0x00000000)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_RunTest_HSH                   (0x01000364)

  #define DDRDATA1CH1_CR_DLLPITESTANDADC_Load_OFF                      ( 1)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_Load_WID                      ( 1)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_Load_MSK                      (0x00000002)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_Load_MIN                      (0)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_Load_MAX                      (1) // 0x00000001
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_Load_DEF                      (0x00000000)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_Load_HSH                      (0x01010364)

  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ModeHVM_OFF                   ( 2)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ModeHVM_WID                   ( 1)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ModeHVM_MSK                   (0x00000004)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ModeHVM_MIN                   (0)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ModeHVM_MAX                   (1) // 0x00000001
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ModeHVM_DEF                   (0x00000000)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ModeHVM_HSH                   (0x01020364)

  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ModeDV_OFF                    ( 3)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ModeDV_WID                    ( 1)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ModeDV_MSK                    (0x00000008)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ModeDV_MIN                    (0)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ModeDV_MAX                    (1) // 0x00000001
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ModeDV_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ModeDV_HSH                    (0x01030364)

  #define DDRDATA1CH1_CR_DLLPITESTANDADC_CalCfdl_OFF                   ( 4)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_CalCfdl_WID                   ( 1)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_CalCfdl_MSK                   (0x00000010)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_CalCfdl_MIN                   (0)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_CalCfdl_MAX                   (1) // 0x00000001
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_CalCfdl_DEF                   (0x00000000)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_CalCfdl_HSH                   (0x01040364)

  #define DDRDATA1CH1_CR_DLLPITESTANDADC_LoadCount_OFF                 ( 5)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_LoadCount_WID                 (10)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_LoadCount_MSK                 (0x00007FE0)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_LoadCount_MIN                 (0)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_LoadCount_MAX                 (1023) // 0x000003FF
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_LoadCount_DEF                 (0x00000000)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_LoadCount_HSH                 (0x0A050364)

  #define DDRDATA1CH1_CR_DLLPITESTANDADC_CountStatus_OFF               (15)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_CountStatus_WID               (10)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_CountStatus_MSK               (0x01FF8000)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_CountStatus_MIN               (0)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_CountStatus_MAX               (1023) // 0x000003FF
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_CountStatus_DEF               (0x00000000)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_CountStatus_HSH               (0x0A0F0364)

  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ModeADC_OFF                   (25)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ModeADC_WID                   ( 1)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ModeADC_MSK                   (0x02000000)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ModeADC_MIN                   (0)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ModeADC_MAX                   (1) // 0x00000001
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ModeADC_DEF                   (0x00000000)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ModeADC_HSH                   (0x01190364)

  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCClkDiv_OFF                 (26)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCClkDiv_WID                 ( 2)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCClkDiv_MSK                 (0x0C000000)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCClkDiv_MIN                 (0)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCClkDiv_MAX                 (3) // 0x00000003
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCClkDiv_DEF                 (0x00000000)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCClkDiv_HSH                 (0x021A0364)

  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_OFF             (28)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_WID             ( 1)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MSK             (0x10000000)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MIN             (0)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MAX             (1) // 0x00000001
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_DEF             (0x00000000)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_HSH             (0x011C0364)

  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCChopEn_OFF                 (29)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCChopEn_WID                 ( 1)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCChopEn_MSK                 (0x20000000)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCChopEn_MIN                 (0)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCChopEn_MAX                 (1) // 0x00000001
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCChopEn_DEF                 (0x00000000)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCChopEn_HSH                 (0x011D0364)

  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCDone_OFF                   (30)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCDone_WID                   ( 1)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCDone_MSK                   (0x40000000)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCDone_MIN                   (0)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCDone_MAX                   (1) // 0x00000001
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCDone_DEF                   (0x00000000)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_ADCDone_HSH                   (0x011E0364)

  #define DDRDATA1CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_OFF          (31)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_WID          ( 1)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MSK          (0x80000000)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MIN          (0)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MAX          (1) // 0x00000001
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_DEF          (0x00000000)
  #define DDRDATA1CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_HSH          (0x011F0364)

#define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_REG                         (0x00000368)

  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_OFF     ( 0)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_WID     ( 6)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MSK     (0x0000003F)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MIN     (-32)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MAX     (31) // 0x0000001F
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_DEF     (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_HSH     (0x86000368)

  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_OFF   ( 6)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_WID   ( 6)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MSK   (0x00000FC0)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MIN   (-32)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MAX   (31) // 0x0000001F
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_DEF   (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_HSH   (0x86060368)

  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_OFF     (12)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_WID     ( 5)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MSK     (0x0001F000)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MIN     (-16)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MAX     (15) // 0x0000000F
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_DEF     (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_HSH     (0x850C0368)

  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_OFF   (17)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_WID   ( 5)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MSK   (0x003E0000)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MIN   (-16)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MAX   (15) // 0x0000000F
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_DEF   (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_HSH   (0x85110368)

  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_OFF       (22)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_WID       ( 5)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MSK       (0x07C00000)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MIN       (-16)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MAX       (15) // 0x0000000F
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_DEF       (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_HSH       (0x85160368)

  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_OFF  (27)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_WID  ( 5)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MSK  (0xF8000000)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MIN  (-16)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MAX  (15) // 0x0000000F
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_DEF  (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_HSH  (0x851B0368)

#define DDRDATA1CH1_CR_DDRCRDATACONTROL1_REG                           (0x0000036C)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_RefPi_OFF                   ( 0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_RefPi_WID                   ( 4)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_RefPi_MSK                   (0x0000000F)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_RefPi_MIN                   (-8)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_RefPi_MAX                   (7) // 0x00000007
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_RefPi_DEF                   (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_RefPi_HSH                   (0x8400036C)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_DllMask_OFF                 ( 4)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_DllMask_WID                 ( 2)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_DllMask_MSK                 (0x00000030)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_DllMask_MIN                 (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_DllMask_MAX                 (3) // 0x00000003
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_DllMask_DEF                 (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_DllMask_HSH                 (0x0204036C)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_DllWeakLock_OFF             ( 6)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_DllWeakLock_WID             ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MSK             (0x00000040)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MIN             (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MAX             (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_DllWeakLock_DEF             (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_DllWeakLock_HSH             (0x0106036C)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_OFF      ( 7)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_WID      ( 3)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MSK      (0x00000380)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MIN      (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MAX      (7) // 0x00000007
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_DEF      (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_HSH      (0x0307036C)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_OFF               (10)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_WID               ( 4)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MSK               (0x00003C00)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MIN               (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MAX               (15) // 0x0000000F
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_DEF               (0x00000008)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_HSH               (0x040A036C)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_OdtDelay_OFF                (14)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_OdtDelay_WID                ( 4)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_OdtDelay_MSK                (0x0003C000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_OdtDelay_MIN                (-8)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_OdtDelay_MAX                (7) // 0x00000007
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_OdtDelay_DEF                (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_OdtDelay_HSH                (0x840E036C)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_OdtDuration_OFF             (18)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_OdtDuration_WID             ( 3)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_OdtDuration_MSK             (0x001C0000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_OdtDuration_MIN             (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_OdtDuration_MAX             (7) // 0x00000007
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_OdtDuration_DEF             (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_OdtDuration_HSH             (0x0312036C)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_OFF           (21)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_WID           ( 4)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MSK           (0x01E00000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MIN           (-8)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MAX           (7) // 0x00000007
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_DEF           (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_HSH           (0x8415036C)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_OFF        (25)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_WID        ( 3)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MSK        (0x0E000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MIN        (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MAX        (7) // 0x00000007
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_DEF        (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_HSH        (0x0319036C)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_OFF          (28)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_WID          ( 3)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MSK          (0x70000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MIN          (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MAX          (7) // 0x00000007
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_DEF          (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_HSH          (0x031C036C)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_OFF          (31)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_WID          ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MSK          (0x80000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MIN          (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MAX          (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_DEF          (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_HSH          (0x011F036C)

#define DDRDATA1CH1_CR_DDRCRDATACONTROL2_REG                           (0x00000370)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_OFF            ( 0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_WID            ( 5)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MSK            (0x0000001F)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MIN            (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MAX            (31) // 0x0000001F
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_DEF            (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_HSH            (0x05000370)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_OFF             ( 5)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_WID             ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MSK             (0x00000020)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MIN             (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MAX             (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_DEF             (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_HSH             (0x01050370)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_ForceRxOn_OFF               ( 6)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_ForceRxOn_WID               ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MSK               (0x00000040)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MIN               (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MAX               (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_ForceRxOn_DEF               (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_ForceRxOn_HSH               (0x01060370)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_LeakerComp_OFF              ( 7)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_LeakerComp_WID              ( 2)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_LeakerComp_MSK              (0x00000180)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_LeakerComp_MIN              (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_LeakerComp_MAX              (3) // 0x00000003
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_LeakerComp_DEF              (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_LeakerComp_HSH              (0x02070370)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_OFF          ( 9)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_WID          ( 4)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MSK          (0x00001E00)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MIN          (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MAX          (15) // 0x0000000F
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_DEF          (0x00000008)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_HSH          (0x04090370)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_OFF             (13)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_WID             ( 5)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MSK             (0x0003E000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MIN             (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MAX             (31) // 0x0000001F
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_DEF             (0x00000011)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_HSH             (0x050D0370)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_OFF             (18)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_WID             ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MSK             (0x00040000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MIN             (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MAX             (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_DEF             (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_HSH             (0x01120370)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_OFF         (19)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_WID         ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MSK         (0x00080000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MIN         (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_DEF         (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_HSH         (0x01130370)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_OFF                (20)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_WID                ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MSK                (0x00100000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MIN                (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MAX                (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_DEF                (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_HSH                (0x01140370)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_OFF               (21)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_WID               ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MSK               (0x00200000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MIN               (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MAX               (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_DEF               (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_HSH               (0x01150370)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnVttOdt_OFF                (22)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnVttOdt_WID                ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MSK                (0x00400000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MIN                (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MAX                (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnVttOdt_DEF                (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnVttOdt_HSH                (0x01160370)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_OFF            (23)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_WID            ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MSK            (0x00800000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MIN            (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MAX            (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_DEF            (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_HSH            (0x01170370)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_TxEqDis_OFF                 (24)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_TxEqDis_WID                 ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_TxEqDis_MSK                 (0x01000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_TxEqDis_MIN                 (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_TxEqDis_MAX                 (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_TxEqDis_DEF                 (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_TxEqDis_HSH                 (0x01180370)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_OFF           (25)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_WID           ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MSK           (0x02000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MIN           (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MAX           (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_DEF           (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_HSH           (0x01190370)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_Cben_OFF                    (26)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_Cben_WID                    ( 3)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_Cben_MSK                    (0x1C000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_Cben_MIN                    (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_Cben_MAX                    (7) // 0x00000007
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_Cben_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_Cben_HSH                    (0x031A0370)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_OFF         (29)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_WID         ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MSK         (0x20000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MIN         (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_HSH         (0x011D0370)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_OFF         (30)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_WID         ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MSK         (0x40000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MIN         (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_HSH         (0x011E0370)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_OFF         (31)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_WID         ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MSK         (0x80000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MIN         (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MAX         (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_DEF         (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_HSH         (0x011F0370)

#define DDRDATA1CH1_CR_DDRCRVREFCONTROL_REG                            (0x00000374)

  #define DDRDATA1CH1_CR_DDRCRVREFCONTROL_VrefCtl_OFF                  ( 0)
  #define DDRDATA1CH1_CR_DDRCRVREFCONTROL_VrefCtl_WID                  (24)
  #define DDRDATA1CH1_CR_DDRCRVREFCONTROL_VrefCtl_MSK                  (0x00FFFFFF)
  #define DDRDATA1CH1_CR_DDRCRVREFCONTROL_VrefCtl_MIN                  (0)
  #define DDRDATA1CH1_CR_DDRCRVREFCONTROL_VrefCtl_MAX                  (16777215) // 0x00FFFFFF
  #define DDRDATA1CH1_CR_DDRCRVREFCONTROL_VrefCtl_DEF                  (0x000E453A)
  #define DDRDATA1CH1_CR_DDRCRVREFCONTROL_VrefCtl_HSH                  (0x18000374)

  #define DDRDATA1CH1_CR_DDRCRVREFCONTROL_OutputCode_OFF               (24)
  #define DDRDATA1CH1_CR_DDRCRVREFCONTROL_OutputCode_WID               ( 8)
  #define DDRDATA1CH1_CR_DDRCRVREFCONTROL_OutputCode_MSK               (0xFF000000)
  #define DDRDATA1CH1_CR_DDRCRVREFCONTROL_OutputCode_MIN               (0)
  #define DDRDATA1CH1_CR_DDRCRVREFCONTROL_OutputCode_MAX               (255) // 0x000000FF
  #define DDRDATA1CH1_CR_DDRCRVREFCONTROL_OutputCode_DEF               (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVREFCONTROL_OutputCode_HSH               (0x08180374)

#define DDRDATA1CH1_CR_DDRCRVSSHICONTROL_REG                           (0x00000378)

  #define DDRDATA1CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_OFF                ( 0)
  #define DDRDATA1CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_WID                (25)
  #define DDRDATA1CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MSK                (0x01FFFFFF)
  #define DDRDATA1CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MIN                (0)
  #define DDRDATA1CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MAX                (33554431) // 0x01FFFFFF
  #define DDRDATA1CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_DEF                (0x014D8234)
  #define DDRDATA1CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_HSH                (0x19000378)

  #define DDRDATA1CH1_CR_DDRCRVSSHICONTROL_OutputCode_OFF              (25)
  #define DDRDATA1CH1_CR_DDRCRVSSHICONTROL_OutputCode_WID              ( 7)
  #define DDRDATA1CH1_CR_DDRCRVSSHICONTROL_OutputCode_MSK              (0xFE000000)
  #define DDRDATA1CH1_CR_DDRCRVSSHICONTROL_OutputCode_MIN              (0)
  #define DDRDATA1CH1_CR_DDRCRVSSHICONTROL_OutputCode_MAX              (127) // 0x0000007F
  #define DDRDATA1CH1_CR_DDRCRVSSHICONTROL_OutputCode_DEF              (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVSSHICONTROL_OutputCode_HSH              (0x07190378)

#define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_REG                        (0x0000037C)

  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_OFF          ( 0)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_WID          ( 6)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MSK          (0x0000003F)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MIN          (-32)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MAX          (31) // 0x0000001F
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_DEF          (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_HSH          (0x8600037C)

  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_OFF          ( 6)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_WID          ( 6)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MSK          (0x00000FC0)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MIN          (-32)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_DEF          (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_HSH          (0x8606037C)

  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_OFF           (12)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_WID           ( 6)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MSK           (0x0003F000)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MIN           (-32)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MAX           (31) // 0x0000001F
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_DEF           (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_HSH           (0x860C037C)

  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_OFF          (18)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_WID          ( 6)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MSK          (0x00FC0000)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MIN          (-32)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_DEF          (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_HSH          (0x8612037C)

  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_OFF           (24)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_WID           ( 7)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MSK           (0x7F000000)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MIN           (-64)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MAX           (63) // 0x0000003F
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_DEF           (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_HSH           (0x8718037C)

  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_OFF                (31)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_WID                ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MSK                (0x80000000)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MIN                (0)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MAX                (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_DEF                (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_HSH                (0x011F037C)

#define DDRDATA1CH1_CR_DDRCRDATACONTROL0_REG                           (0x00000380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_OFF          ( 0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_WID          ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MSK          (0x00000001)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MIN          (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_DEF          (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_HSH          (0x01000380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_OFF          ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_WID          ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MSK          (0x00000002)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MIN          (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_DEF          (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_HSH          (0x01010380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_OFF          ( 2)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_WID          ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MSK          (0x00000004)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MIN          (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_DEF          (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_HSH          (0x01020380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_OFF    ( 3)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_WID    ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MSK    (0x00000008)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MIN    (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MAX    (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_DEF    (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_HSH    (0x01030380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxOn_OFF                    ( 4)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxOn_WID                    ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxOn_MSK                    (0x00000010)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxOn_MIN                    (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxOn_MAX                    (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxOn_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxOn_HSH                    (0x01040380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RfOn_OFF                    ( 5)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RfOn_WID                    ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RfOn_MSK                    (0x00000020)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RfOn_MIN                    (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RfOn_MAX                    (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RfOn_DEF                    (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RfOn_HSH                    (0x01050380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxPiOn_OFF                  ( 6)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxPiOn_WID                  ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxPiOn_MSK                  (0x00000040)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxPiOn_MIN                  (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxPiOn_DEF                  (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxPiOn_HSH                  (0x01060380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxPiOn_OFF                  ( 7)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxPiOn_WID                  ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxPiOn_MSK                  (0x00000080)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxPiOn_MIN                  (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxPiOn_DEF                  (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxPiOn_HSH                  (0x01070380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_OFF        ( 8)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_WID        ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MSK        (0x00000100)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MIN        (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_DEF        (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_HSH        (0x01080380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_OFF        ( 9)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_WID        ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MSK        (0x00000200)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MIN        (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_DEF        (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_HSH        (0x01090380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxDisable_OFF               (10)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxDisable_WID               ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxDisable_MSK               (0x00000400)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxDisable_MIN               (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxDisable_MAX               (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxDisable_DEF               (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxDisable_HSH               (0x010A0380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxDisable_OFF               (11)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxDisable_WID               ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxDisable_MSK               (0x00000800)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxDisable_MIN               (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxDisable_MAX               (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxDisable_DEF               (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxDisable_HSH               (0x010B0380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxLong_OFF                  (12)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxLong_WID                  ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxLong_MSK                  (0x00001000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxLong_MIN                  (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxLong_MAX                  (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxLong_DEF                  (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_TxLong_HSH                  (0x010C0380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_OFF               (13)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_WID               ( 2)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MSK               (0x00006000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MIN               (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MAX               (3) // 0x00000003
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_DEF               (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_HSH               (0x020D0380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxReadPointer_OFF           (15)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxReadPointer_WID           ( 3)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MSK           (0x00038000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MIN           (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MAX           (7) // 0x00000007
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxReadPointer_DEF           (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_RxReadPointer_HSH           (0x030F0380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_OFF              (18)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_WID              ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MSK              (0x00040000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MIN              (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MAX              (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_DEF              (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_HSH              (0x01120380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_OFF            (19)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_WID            ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MSK            (0x00080000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MIN            (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MAX            (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_DEF            (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_HSH            (0x01130380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ReadRFRd_OFF                (20)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ReadRFRd_WID                ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MSK                (0x00100000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MIN                (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MAX                (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ReadRFRd_DEF                (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ReadRFRd_HSH                (0x01140380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ReadRFWr_OFF                (21)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ReadRFWr_WID                ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MSK                (0x00200000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MIN                (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MAX                (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ReadRFWr_DEF                (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ReadRFWr_HSH                (0x01150380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ReadRFRank_OFF              (22)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ReadRFRank_WID              ( 2)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MSK              (0x00C00000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MIN              (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MAX              (3) // 0x00000003
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ReadRFRank_DEF              (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ReadRFRank_HSH              (0x02160380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_OFF              (24)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_WID              ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MSK              (0x01000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MIN              (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MAX              (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_DEF              (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_HSH              (0x01180380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_OdtSampOff_OFF              (25)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_OdtSampOff_WID              ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MSK              (0x02000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MIN              (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MAX              (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_OdtSampOff_DEF              (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_OdtSampOff_HSH              (0x01190380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_OFF        (26)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_WID        ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MSK        (0x04000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MIN        (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MAX        (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_DEF        (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_HSH        (0x011A0380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_OFF         (27)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_WID         ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MSK         (0x08000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MIN         (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MAX         (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_DEF         (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_HSH         (0x011B0380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_OFF              (28)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_WID              ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MSK              (0x10000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MIN              (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MAX              (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_DEF              (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_HSH              (0x011C0380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_OFF          (29)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_WID          ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MSK          (0x20000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MIN          (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MAX          (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_DEF          (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_HSH          (0x011D0380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_OFF         (30)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_WID         ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MSK         (0x40000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MIN         (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MAX         (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_DEF         (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_HSH         (0x011E0380)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_OFF            (31)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_WID            ( 1)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MSK            (0x80000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MIN            (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MAX            (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_DEF            (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_HSH            (0x011F0380)

#define DDRDATA1CH1_CR_DDRCRVREFADJUST1_REG                            (0x00000384)

  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_OFF                ( 0)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_WID                ( 7)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MSK                (0x0000007F)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MIN                (-64)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MAX                (63) // 0x0000003F
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_DEF                (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_HSH                (0x87000384)

  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_OFF               ( 7)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_WID               ( 7)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MSK               (0x00003F80)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MIN               (-64)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_DEF               (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_HSH               (0x87070384)

  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_OFF               (14)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_WID               ( 7)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MSK               (0x001FC000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MIN               (-64)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_DEF               (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_HSH               (0x870E0384)

  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_OFF             (21)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_WID             ( 1)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MSK             (0x00200000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MIN             (0)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MAX             (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_DEF             (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_HSH             (0x01150384)

  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_OFF            (22)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_WID            ( 1)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MSK            (0x00400000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MIN            (0)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MAX            (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_DEF            (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_HSH            (0x01160384)

  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_OFF            (23)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_WID            ( 1)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MSK            (0x00800000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MIN            (0)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MAX            (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_DEF            (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_HSH            (0x01170384)

  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_OFF             (24)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_WID             ( 2)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MSK             (0x03000000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MIN             (0)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MAX             (3) // 0x00000003
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_DEF             (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_HSH             (0x02180384)

  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_OFF            (26)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_WID            ( 1)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MSK            (0x04000000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MIN            (0)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MAX            (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_DEF            (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_HSH            (0x011A0384)

  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_Rsvd_OFF                     (27)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_Rsvd_WID                     ( 2)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_Rsvd_MSK                     (0x18000000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_Rsvd_MIN                     (0)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_Rsvd_MAX                     (3) // 0x00000003
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_Rsvd_DEF                     (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_Rsvd_HSH                     (0x021B0384)

  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_caSlowBW_OFF                 (29)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_caSlowBW_WID                 ( 1)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_caSlowBW_MSK                 (0x20000000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_caSlowBW_MIN                 (0)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_caSlowBW_MAX                 (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_caSlowBW_DEF                 (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_caSlowBW_HSH                 (0x011D0384)

  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_OFF                (30)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_WID                ( 1)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MSK                (0x40000000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MIN                (0)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_DEF                (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_HSH                (0x011E0384)

  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_OFF                (31)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_WID                ( 1)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MSK                (0x80000000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MIN                (0)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_DEF                (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_HSH                (0x011F0384)

#define DDRDATA1CH1_CR_DDRCRDATACONTROL3_REG                           (0x00000388)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_OFF        ( 0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_WID        ( 3)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MSK        (0x00000007)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MIN        (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MAX        (7) // 0x00000007
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_DEF        (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_HSH        (0x03000388)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_OFF        ( 3)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_WID        ( 3)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MSK        (0x00000038)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MIN        (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MAX        (7) // 0x00000007
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_DEF        (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_HSH        (0x03030388)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_OFF        ( 6)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_WID        ( 3)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MSK        (0x000001C0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MIN        (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MAX        (7) // 0x00000007
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_DEF        (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_HSH        (0x03060388)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_OFF        ( 9)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_WID        ( 3)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MSK        (0x00000E00)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MIN        (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MAX        (7) // 0x00000007
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_DEF        (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_HSH        (0x03090388)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_OFF        (12)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_WID        ( 3)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MSK        (0x00007000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MIN        (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MAX        (7) // 0x00000007
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_DEF        (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_HSH        (0x030C0388)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_OFF        (15)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_WID        ( 3)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MSK        (0x00038000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MIN        (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MAX        (7) // 0x00000007
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_DEF        (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_HSH        (0x030F0388)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_OFF        (18)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_WID        ( 3)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MSK        (0x001C0000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MIN        (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MAX        (7) // 0x00000007
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_DEF        (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_HSH        (0x03120388)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_OFF        (21)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_WID        ( 3)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MSK        (0x00E00000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MIN        (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MAX        (7) // 0x00000007
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_DEF        (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_HSH        (0x03150388)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_OFF                (24)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_WID                ( 3)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MSK                (0x07000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MIN                (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MAX                (7) // 0x00000007
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_DEF                (0x00000003)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_HSH                (0x03180388)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_OFF             (27)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_WID             ( 3)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MSK             (0x38000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MIN             (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MAX             (7) // 0x00000007
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_DEF             (0x00000003)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_HSH             (0x031B0388)

  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_OFF                (30)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_WID                ( 2)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MSK                (0xC0000000)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MIN                (0)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MAX                (3) // 0x00000003
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_DEF                (0x00000001)
  #define DDRDATA1CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_HSH                (0x021E0388)

#define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_REG                          (0x0000038C)

  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Target_OFF                 ( 0)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Target_WID                 ( 4)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Target_MSK                 (0x0000000F)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Target_MIN                 (0)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Target_MAX                 (15) // 0x0000000F
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Target_DEF                 (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Target_HSH                 (0x0400038C)

  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Panic_OFF                  ( 4)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Panic_WID                  ( 5)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Panic_MSK                  (0x000001F0)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Panic_MIN                  (0)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Panic_MAX                  (31) // 0x0000001F
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Panic_DEF                  (0x00000010)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Panic_HSH                  (0x0504038C)

  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_OFF            ( 9)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_WID            ( 2)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MSK            (0x00000600)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MIN            (0)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MAX            (3) // 0x00000003
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_DEF            (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_HSH            (0x0209038C)

  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_OFF         (11)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_WID         ( 1)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MSK         (0x00000800)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MIN         (0)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_DEF         (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_HSH         (0x010B038C)

  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_OFF             (12)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_WID             ( 1)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MSK             (0x00001000)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MIN             (0)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MAX             (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_DEF             (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_HSH             (0x010C038C)

  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_OFF            (13)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_WID            ( 3)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MSK            (0x0000E000)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MIN            (0)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MAX            (7) // 0x00000007
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_DEF            (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_HSH            (0x030D038C)

  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_OFF      (16)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_WID      ( 1)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MSK      (0x00010000)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MIN      (0)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MAX      (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_DEF      (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_HSH      (0x0110038C)

  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Spares_OFF                 (17)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Spares_WID                 ( 8)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Spares_MSK                 (0x01FE0000)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Spares_MIN                 (0)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Spares_MAX                 (255) // 0x000000FF
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Spares_DEF                 (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Spares_HSH                 (0x0811038C)

  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_OFF             (25)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_WID             ( 1)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MSK             (0x02000000)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MIN             (0)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MAX             (1) // 0x00000001
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_DEF             (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_HSH             (0x0119038C)

  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_OFF         (26)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_WID         ( 6)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MSK         (0xFC000000)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MIN         (0)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MAX         (63) // 0x0000003F
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_DEF         (0x00000000)
  #define DDRDATA1CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_HSH         (0x061A038C)

#define DDRDATA2CH0_CR_RXTRAINRANK0_REG                                (0x00000400)

  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxRcvEnPi_MIN                    (0)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxRcvEnPi_HSH                    (0x09000400)

  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxDqsPPi_WID                     ( 6)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxDqsPPi_MIN                     (0)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxDqsPPi_HSH                     (0x06090400)

  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxEq_OFF                         (15)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxEq_WID                         ( 5)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxEq_MSK                         (0x000F8000)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxEq_MIN                         (0)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxEq_DEF                         (0x00000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxEq_HSH                         (0x050F0400)

  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxDqsNPi_OFF                     (20)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxDqsNPi_WID                     ( 6)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxDqsNPi_MIN                     (0)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxDqsNPi_HSH                     (0x06140400)

  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxVref_OFF                       (26)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxVref_WID                       ( 6)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxVref_MSK                       (0xFC000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxVref_MIN                       (-32)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxVref_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK0_RxVref_HSH                       (0x861A0400)

#define DDRDATA2CH0_CR_RXTRAINRANK1_REG                                (0x00000404)

  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxRcvEnPi_MIN                    (0)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxRcvEnPi_HSH                    (0x09000404)

  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxDqsPPi_WID                     ( 6)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxDqsPPi_MIN                     (0)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxDqsPPi_HSH                     (0x06090404)

  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxEq_OFF                         (15)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxEq_WID                         ( 5)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxEq_MSK                         (0x000F8000)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxEq_MIN                         (0)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxEq_DEF                         (0x00000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxEq_HSH                         (0x050F0404)

  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxDqsNPi_OFF                     (20)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxDqsNPi_WID                     ( 6)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxDqsNPi_MIN                     (0)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxDqsNPi_HSH                     (0x06140404)

  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxVref_OFF                       (26)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxVref_WID                       ( 6)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxVref_MSK                       (0xFC000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxVref_MIN                       (-32)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxVref_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK1_RxVref_HSH                       (0x861A0404)

#define DDRDATA2CH0_CR_RXTRAINRANK2_REG                                (0x00000408)

  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxRcvEnPi_MIN                    (0)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxRcvEnPi_HSH                    (0x09000408)

  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxDqsPPi_WID                     ( 6)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxDqsPPi_MIN                     (0)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxDqsPPi_HSH                     (0x06090408)

  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxEq_OFF                         (15)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxEq_WID                         ( 5)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxEq_MSK                         (0x000F8000)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxEq_MIN                         (0)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxEq_DEF                         (0x00000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxEq_HSH                         (0x050F0408)

  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxDqsNPi_OFF                     (20)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxDqsNPi_WID                     ( 6)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxDqsNPi_MIN                     (0)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxDqsNPi_HSH                     (0x06140408)

  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxVref_OFF                       (26)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxVref_WID                       ( 6)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxVref_MSK                       (0xFC000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxVref_MIN                       (-32)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxVref_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK2_RxVref_HSH                       (0x861A0408)

#define DDRDATA2CH0_CR_RXTRAINRANK3_REG                                (0x0000040C)

  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxRcvEnPi_MIN                    (0)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxRcvEnPi_HSH                    (0x0900040C)

  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxDqsPPi_WID                     ( 6)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxDqsPPi_MIN                     (0)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxDqsPPi_HSH                     (0x0609040C)

  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxEq_OFF                         (15)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxEq_WID                         ( 5)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxEq_MSK                         (0x000F8000)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxEq_MIN                         (0)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxEq_DEF                         (0x00000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxEq_HSH                         (0x050F040C)

  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxDqsNPi_OFF                     (20)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxDqsNPi_WID                     ( 6)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxDqsNPi_MIN                     (0)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxDqsNPi_HSH                     (0x0614040C)

  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxVref_OFF                       (26)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxVref_WID                       ( 6)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxVref_MSK                       (0xFC000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxVref_MIN                       (-32)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxVref_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXTRAINRANK3_RxVref_HSH                       (0x861A040C)

#define DDRDATA2CH0_CR_RXPERBITRANK0_REG                               (0x00000410)

  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane0_HSH                       (0x04000410)

  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane1_HSH                       (0x04040410)

  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane2_HSH                       (0x04080410)

  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane3_HSH                       (0x040C0410)

  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane4_HSH                       (0x04100410)

  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane5_HSH                       (0x04140410)

  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane6_HSH                       (0x04180410)

  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK0_Lane7_HSH                       (0x041C0410)

#define DDRDATA2CH0_CR_RXPERBITRANK1_REG                               (0x00000414)

  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane0_HSH                       (0x04000414)

  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane1_HSH                       (0x04040414)

  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane2_HSH                       (0x04080414)

  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane3_HSH                       (0x040C0414)

  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane4_HSH                       (0x04100414)

  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane5_HSH                       (0x04140414)

  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane6_HSH                       (0x04180414)

  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK1_Lane7_HSH                       (0x041C0414)

#define DDRDATA2CH0_CR_RXPERBITRANK2_REG                               (0x00000418)

  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane0_HSH                       (0x04000418)

  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane1_HSH                       (0x04040418)

  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane2_HSH                       (0x04080418)

  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane3_HSH                       (0x040C0418)

  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane4_HSH                       (0x04100418)

  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane5_HSH                       (0x04140418)

  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane6_HSH                       (0x04180418)

  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK2_Lane7_HSH                       (0x041C0418)

#define DDRDATA2CH0_CR_RXPERBITRANK3_REG                               (0x0000041C)

  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane0_HSH                       (0x0400041C)

  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane1_HSH                       (0x0404041C)

  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane2_HSH                       (0x0408041C)

  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane3_HSH                       (0x040C041C)

  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane4_HSH                       (0x0410041C)

  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane5_HSH                       (0x0414041C)

  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane6_HSH                       (0x0418041C)

  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_RXPERBITRANK3_Lane7_HSH                       (0x041C041C)

#define DDRDATA2CH0_CR_TXTRAINRANK0_REG                                (0x00000420)

  #define DDRDATA2CH0_CR_TXTRAINRANK0_TxDqDelay_OFF                    ( 0)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_TxDqDelay_WID                    ( 9)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_TxDqDelay_MIN                    (0)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA2CH0_CR_TXTRAINRANK0_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_TxDqDelay_HSH                    (0x09000420)

  #define DDRDATA2CH0_CR_TXTRAINRANK0_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_TxDqsDelay_WID                   ( 9)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_TxDqsDelay_MIN                   (0)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA2CH0_CR_TXTRAINRANK0_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_TxDqsDelay_HSH                   (0x09090420)

  #define DDRDATA2CH0_CR_TXTRAINRANK0_Spare0_OFF                       (18)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_Spare0_WID                       ( 2)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_Spare0_MSK                       (0x000C0000)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_Spare0_MIN                       (0)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA2CH0_CR_TXTRAINRANK0_Spare0_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_Spare0_HSH                       (0x02120420)

  #define DDRDATA2CH0_CR_TXTRAINRANK0_TxEqualization_OFF               (20)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_TxEqualization_WID               ( 6)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_TxEqualization_MIN               (0)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA2CH0_CR_TXTRAINRANK0_TxEqualization_DEF               (0x00000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_TxEqualization_HSH               (0x06140420)

  #define DDRDATA2CH0_CR_TXTRAINRANK0_Spare1_OFF                       (26)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_Spare1_WID                       ( 6)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_Spare1_MSK                       (0xFC000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_Spare1_MIN                       (0)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA2CH0_CR_TXTRAINRANK0_Spare1_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK0_Spare1_HSH                       (0x061A0420)

#define DDRDATA2CH0_CR_TXTRAINRANK1_REG                                (0x00000424)

  #define DDRDATA2CH0_CR_TXTRAINRANK1_TxDqDelay_OFF                    ( 0)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_TxDqDelay_WID                    ( 9)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_TxDqDelay_MIN                    (0)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA2CH0_CR_TXTRAINRANK1_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_TxDqDelay_HSH                    (0x09000424)

  #define DDRDATA2CH0_CR_TXTRAINRANK1_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_TxDqsDelay_WID                   ( 9)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_TxDqsDelay_MIN                   (0)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA2CH0_CR_TXTRAINRANK1_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_TxDqsDelay_HSH                   (0x09090424)

  #define DDRDATA2CH0_CR_TXTRAINRANK1_Spare0_OFF                       (18)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_Spare0_WID                       ( 2)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_Spare0_MSK                       (0x000C0000)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_Spare0_MIN                       (0)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA2CH0_CR_TXTRAINRANK1_Spare0_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_Spare0_HSH                       (0x02120424)

  #define DDRDATA2CH0_CR_TXTRAINRANK1_TxEqualization_OFF               (20)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_TxEqualization_WID               ( 6)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_TxEqualization_MIN               (0)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA2CH0_CR_TXTRAINRANK1_TxEqualization_DEF               (0x00000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_TxEqualization_HSH               (0x06140424)

  #define DDRDATA2CH0_CR_TXTRAINRANK1_Spare1_OFF                       (26)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_Spare1_WID                       ( 6)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_Spare1_MSK                       (0xFC000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_Spare1_MIN                       (0)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA2CH0_CR_TXTRAINRANK1_Spare1_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK1_Spare1_HSH                       (0x061A0424)

#define DDRDATA2CH0_CR_TXTRAINRANK2_REG                                (0x00000428)

  #define DDRDATA2CH0_CR_TXTRAINRANK2_TxDqDelay_OFF                    ( 0)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_TxDqDelay_WID                    ( 9)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_TxDqDelay_MIN                    (0)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA2CH0_CR_TXTRAINRANK2_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_TxDqDelay_HSH                    (0x09000428)

  #define DDRDATA2CH0_CR_TXTRAINRANK2_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_TxDqsDelay_WID                   ( 9)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_TxDqsDelay_MIN                   (0)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA2CH0_CR_TXTRAINRANK2_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_TxDqsDelay_HSH                   (0x09090428)

  #define DDRDATA2CH0_CR_TXTRAINRANK2_Spare0_OFF                       (18)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_Spare0_WID                       ( 2)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_Spare0_MSK                       (0x000C0000)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_Spare0_MIN                       (0)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA2CH0_CR_TXTRAINRANK2_Spare0_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_Spare0_HSH                       (0x02120428)

  #define DDRDATA2CH0_CR_TXTRAINRANK2_TxEqualization_OFF               (20)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_TxEqualization_WID               ( 6)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_TxEqualization_MIN               (0)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA2CH0_CR_TXTRAINRANK2_TxEqualization_DEF               (0x00000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_TxEqualization_HSH               (0x06140428)

  #define DDRDATA2CH0_CR_TXTRAINRANK2_Spare1_OFF                       (26)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_Spare1_WID                       ( 6)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_Spare1_MSK                       (0xFC000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_Spare1_MIN                       (0)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA2CH0_CR_TXTRAINRANK2_Spare1_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK2_Spare1_HSH                       (0x061A0428)

#define DDRDATA2CH0_CR_TXTRAINRANK3_REG                                (0x0000042C)

  #define DDRDATA2CH0_CR_TXTRAINRANK3_TxDqDelay_OFF                    ( 0)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_TxDqDelay_WID                    ( 9)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_TxDqDelay_MIN                    (0)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA2CH0_CR_TXTRAINRANK3_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_TxDqDelay_HSH                    (0x0900042C)

  #define DDRDATA2CH0_CR_TXTRAINRANK3_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_TxDqsDelay_WID                   ( 9)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_TxDqsDelay_MIN                   (0)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA2CH0_CR_TXTRAINRANK3_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_TxDqsDelay_HSH                   (0x0909042C)

  #define DDRDATA2CH0_CR_TXTRAINRANK3_Spare0_OFF                       (18)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_Spare0_WID                       ( 2)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_Spare0_MSK                       (0x000C0000)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_Spare0_MIN                       (0)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA2CH0_CR_TXTRAINRANK3_Spare0_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_Spare0_HSH                       (0x0212042C)

  #define DDRDATA2CH0_CR_TXTRAINRANK3_TxEqualization_OFF               (20)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_TxEqualization_WID               ( 6)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_TxEqualization_MIN               (0)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA2CH0_CR_TXTRAINRANK3_TxEqualization_DEF               (0x00000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_TxEqualization_HSH               (0x0614042C)

  #define DDRDATA2CH0_CR_TXTRAINRANK3_Spare1_OFF                       (26)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_Spare1_WID                       ( 6)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_Spare1_MSK                       (0xFC000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_Spare1_MIN                       (0)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA2CH0_CR_TXTRAINRANK3_Spare1_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXTRAINRANK3_Spare1_HSH                       (0x061A042C)

#define DDRDATA2CH0_CR_TXPERBITRANK0_REG                               (0x00000430)

  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane0_HSH                       (0x04000430)

  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane1_HSH                       (0x04040430)

  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane2_HSH                       (0x04080430)

  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane3_HSH                       (0x040C0430)

  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane4_HSH                       (0x04100430)

  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane5_HSH                       (0x04140430)

  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane6_HSH                       (0x04180430)

  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK0_Lane7_HSH                       (0x041C0430)

#define DDRDATA2CH0_CR_TXPERBITRANK1_REG                               (0x00000434)

  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane0_HSH                       (0x04000434)

  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane1_HSH                       (0x04040434)

  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane2_HSH                       (0x04080434)

  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane3_HSH                       (0x040C0434)

  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane4_HSH                       (0x04100434)

  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane5_HSH                       (0x04140434)

  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane6_HSH                       (0x04180434)

  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK1_Lane7_HSH                       (0x041C0434)

#define DDRDATA2CH0_CR_TXPERBITRANK2_REG                               (0x00000438)

  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane0_HSH                       (0x04000438)

  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane1_HSH                       (0x04040438)

  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane2_HSH                       (0x04080438)

  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane3_HSH                       (0x040C0438)

  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane4_HSH                       (0x04100438)

  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane5_HSH                       (0x04140438)

  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane6_HSH                       (0x04180438)

  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK2_Lane7_HSH                       (0x041C0438)

#define DDRDATA2CH0_CR_TXPERBITRANK3_REG                               (0x0000043C)

  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane0_HSH                       (0x0400043C)

  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane1_HSH                       (0x0404043C)

  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane2_HSH                       (0x0408043C)

  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane3_HSH                       (0x040C043C)

  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane4_HSH                       (0x0410043C)

  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane5_HSH                       (0x0414043C)

  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane6_HSH                       (0x0418043C)

  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA2CH0_CR_TXPERBITRANK3_Lane7_HSH                       (0x041C043C)

#define DDRDATA2CH0_CR_RCOMPDATA0_REG                                  (0x00000440)

  #define DDRDATA2CH0_CR_RCOMPDATA0_RcompDrvUp_OFF                     ( 0)
  #define DDRDATA2CH0_CR_RCOMPDATA0_RcompDrvUp_WID                     ( 6)
  #define DDRDATA2CH0_CR_RCOMPDATA0_RcompDrvUp_MSK                     (0x0000003F)
  #define DDRDATA2CH0_CR_RCOMPDATA0_RcompDrvUp_MIN                     (0)
  #define DDRDATA2CH0_CR_RCOMPDATA0_RcompDrvUp_MAX                     (63) // 0x0000003F
  #define DDRDATA2CH0_CR_RCOMPDATA0_RcompDrvUp_DEF                     (0x00000000)
  #define DDRDATA2CH0_CR_RCOMPDATA0_RcompDrvUp_HSH                     (0x06000440)

  #define DDRDATA2CH0_CR_RCOMPDATA0_Rsvd_OFF                           ( 6)
  #define DDRDATA2CH0_CR_RCOMPDATA0_Rsvd_WID                           ( 3)
  #define DDRDATA2CH0_CR_RCOMPDATA0_Rsvd_MSK                           (0x000001C0)
  #define DDRDATA2CH0_CR_RCOMPDATA0_Rsvd_MIN                           (0)
  #define DDRDATA2CH0_CR_RCOMPDATA0_Rsvd_MAX                           (7) // 0x00000007
  #define DDRDATA2CH0_CR_RCOMPDATA0_Rsvd_DEF                           (0x00000000)
  #define DDRDATA2CH0_CR_RCOMPDATA0_Rsvd_HSH                           (0x03060440)

  #define DDRDATA2CH0_CR_RCOMPDATA0_RcompDrvDown_OFF                   ( 9)
  #define DDRDATA2CH0_CR_RCOMPDATA0_RcompDrvDown_WID                   ( 6)
  #define DDRDATA2CH0_CR_RCOMPDATA0_RcompDrvDown_MSK                   (0x00007E00)
  #define DDRDATA2CH0_CR_RCOMPDATA0_RcompDrvDown_MIN                   (0)
  #define DDRDATA2CH0_CR_RCOMPDATA0_RcompDrvDown_MAX                   (63) // 0x0000003F
  #define DDRDATA2CH0_CR_RCOMPDATA0_RcompDrvDown_DEF                   (0x00000000)
  #define DDRDATA2CH0_CR_RCOMPDATA0_RcompDrvDown_HSH                   (0x06090440)

  #define DDRDATA2CH0_CR_RCOMPDATA0_VTComp_OFF                         (15)
  #define DDRDATA2CH0_CR_RCOMPDATA0_VTComp_WID                         ( 5)
  #define DDRDATA2CH0_CR_RCOMPDATA0_VTComp_MSK                         (0x000F8000)
  #define DDRDATA2CH0_CR_RCOMPDATA0_VTComp_MIN                         (0)
  #define DDRDATA2CH0_CR_RCOMPDATA0_VTComp_MAX                         (31) // 0x0000001F
  #define DDRDATA2CH0_CR_RCOMPDATA0_VTComp_DEF                         (0x00000000)
  #define DDRDATA2CH0_CR_RCOMPDATA0_VTComp_HSH                         (0x050F0440)

  #define DDRDATA2CH0_CR_RCOMPDATA0_SlewRateComp_OFF                   (20)
  #define DDRDATA2CH0_CR_RCOMPDATA0_SlewRateComp_WID                   ( 5)
  #define DDRDATA2CH0_CR_RCOMPDATA0_SlewRateComp_MSK                   (0x01F00000)
  #define DDRDATA2CH0_CR_RCOMPDATA0_SlewRateComp_MIN                   (0)
  #define DDRDATA2CH0_CR_RCOMPDATA0_SlewRateComp_MAX                   (31) // 0x0000001F
  #define DDRDATA2CH0_CR_RCOMPDATA0_SlewRateComp_DEF                   (0x00000000)
  #define DDRDATA2CH0_CR_RCOMPDATA0_SlewRateComp_HSH                   (0x05140440)

  #define DDRDATA2CH0_CR_RCOMPDATA0_Spare0_OFF                         (25)
  #define DDRDATA2CH0_CR_RCOMPDATA0_Spare0_WID                         ( 1)
  #define DDRDATA2CH0_CR_RCOMPDATA0_Spare0_MSK                         (0x02000000)
  #define DDRDATA2CH0_CR_RCOMPDATA0_Spare0_MIN                         (0)
  #define DDRDATA2CH0_CR_RCOMPDATA0_Spare0_MAX                         (1) // 0x00000001
  #define DDRDATA2CH0_CR_RCOMPDATA0_Spare0_DEF                         (0x00000000)
  #define DDRDATA2CH0_CR_RCOMPDATA0_Spare0_HSH                         (0x01190440)

  #define DDRDATA2CH0_CR_RCOMPDATA0_TcoComp_OFF                        (26)
  #define DDRDATA2CH0_CR_RCOMPDATA0_TcoComp_WID                        ( 6)
  #define DDRDATA2CH0_CR_RCOMPDATA0_TcoComp_MSK                        (0xFC000000)
  #define DDRDATA2CH0_CR_RCOMPDATA0_TcoComp_MIN                        (0)
  #define DDRDATA2CH0_CR_RCOMPDATA0_TcoComp_MAX                        (63) // 0x0000003F
  #define DDRDATA2CH0_CR_RCOMPDATA0_TcoComp_DEF                        (0x00000000)
  #define DDRDATA2CH0_CR_RCOMPDATA0_TcoComp_HSH                        (0x061A0440)

#define DDRDATA2CH0_CR_RCOMPDATA1_REG                                  (0x00000444)

  #define DDRDATA2CH0_CR_RCOMPDATA1_RcompOdtUp_OFF                     ( 0)
  #define DDRDATA2CH0_CR_RCOMPDATA1_RcompOdtUp_WID                     ( 6)
  #define DDRDATA2CH0_CR_RCOMPDATA1_RcompOdtUp_MSK                     (0x0000003F)
  #define DDRDATA2CH0_CR_RCOMPDATA1_RcompOdtUp_MIN                     (0)
  #define DDRDATA2CH0_CR_RCOMPDATA1_RcompOdtUp_MAX                     (63) // 0x0000003F
  #define DDRDATA2CH0_CR_RCOMPDATA1_RcompOdtUp_DEF                     (0x00000000)
  #define DDRDATA2CH0_CR_RCOMPDATA1_RcompOdtUp_HSH                     (0x06000444)

  #define DDRDATA2CH0_CR_RCOMPDATA1_PanicDrvDn_OFF                     ( 6)
  #define DDRDATA2CH0_CR_RCOMPDATA1_PanicDrvDn_WID                     (10)
  #define DDRDATA2CH0_CR_RCOMPDATA1_PanicDrvDn_MSK                     (0x0000FFC0)
  #define DDRDATA2CH0_CR_RCOMPDATA1_PanicDrvDn_MIN                     (0)
  #define DDRDATA2CH0_CR_RCOMPDATA1_PanicDrvDn_MAX                     (1023) // 0x000003FF
  #define DDRDATA2CH0_CR_RCOMPDATA1_PanicDrvDn_DEF                     (0x00000000)
  #define DDRDATA2CH0_CR_RCOMPDATA1_PanicDrvDn_HSH                     (0x0A060444)

  #define DDRDATA2CH0_CR_RCOMPDATA1_PanicDrvUp_OFF                     (16)
  #define DDRDATA2CH0_CR_RCOMPDATA1_PanicDrvUp_WID                     (10)
  #define DDRDATA2CH0_CR_RCOMPDATA1_PanicDrvUp_MSK                     (0x03FF0000)
  #define DDRDATA2CH0_CR_RCOMPDATA1_PanicDrvUp_MIN                     (0)
  #define DDRDATA2CH0_CR_RCOMPDATA1_PanicDrvUp_MAX                     (1023) // 0x000003FF
  #define DDRDATA2CH0_CR_RCOMPDATA1_PanicDrvUp_DEF                     (0x00000000)
  #define DDRDATA2CH0_CR_RCOMPDATA1_PanicDrvUp_HSH                     (0x0A100444)

  #define DDRDATA2CH0_CR_RCOMPDATA1_RcompOdtDown_OFF                   (26)
  #define DDRDATA2CH0_CR_RCOMPDATA1_RcompOdtDown_WID                   ( 6)
  #define DDRDATA2CH0_CR_RCOMPDATA1_RcompOdtDown_MSK                   (0xFC000000)
  #define DDRDATA2CH0_CR_RCOMPDATA1_RcompOdtDown_MIN                   (0)
  #define DDRDATA2CH0_CR_RCOMPDATA1_RcompOdtDown_MAX                   (63) // 0x0000003F
  #define DDRDATA2CH0_CR_RCOMPDATA1_RcompOdtDown_DEF                   (0x00000000)
  #define DDRDATA2CH0_CR_RCOMPDATA1_RcompOdtDown_HSH                   (0x061A0444)

#define DDRDATA2CH0_CR_TXXTALK_REG                                     (0x00000448)

  #define DDRDATA2CH0_CR_TXXTALK_Lane0_OFF                             ( 0)
  #define DDRDATA2CH0_CR_TXXTALK_Lane0_WID                             ( 4)
  #define DDRDATA2CH0_CR_TXXTALK_Lane0_MSK                             (0x0000000F)
  #define DDRDATA2CH0_CR_TXXTALK_Lane0_MIN                             (-8)
  #define DDRDATA2CH0_CR_TXXTALK_Lane0_MAX                             (7) // 0x00000007
  #define DDRDATA2CH0_CR_TXXTALK_Lane0_DEF                             (0x00000000)
  #define DDRDATA2CH0_CR_TXXTALK_Lane0_HSH                             (0x84000448)

  #define DDRDATA2CH0_CR_TXXTALK_Lane1_OFF                             ( 4)
  #define DDRDATA2CH0_CR_TXXTALK_Lane1_WID                             ( 4)
  #define DDRDATA2CH0_CR_TXXTALK_Lane1_MSK                             (0x000000F0)
  #define DDRDATA2CH0_CR_TXXTALK_Lane1_MIN                             (-8)
  #define DDRDATA2CH0_CR_TXXTALK_Lane1_MAX                             (7) // 0x00000007
  #define DDRDATA2CH0_CR_TXXTALK_Lane1_DEF                             (0x00000000)
  #define DDRDATA2CH0_CR_TXXTALK_Lane1_HSH                             (0x84040448)

  #define DDRDATA2CH0_CR_TXXTALK_Lane2_OFF                             ( 8)
  #define DDRDATA2CH0_CR_TXXTALK_Lane2_WID                             ( 4)
  #define DDRDATA2CH0_CR_TXXTALK_Lane2_MSK                             (0x00000F00)
  #define DDRDATA2CH0_CR_TXXTALK_Lane2_MIN                             (-8)
  #define DDRDATA2CH0_CR_TXXTALK_Lane2_MAX                             (7) // 0x00000007
  #define DDRDATA2CH0_CR_TXXTALK_Lane2_DEF                             (0x00000000)
  #define DDRDATA2CH0_CR_TXXTALK_Lane2_HSH                             (0x84080448)

  #define DDRDATA2CH0_CR_TXXTALK_Lane3_OFF                             (12)
  #define DDRDATA2CH0_CR_TXXTALK_Lane3_WID                             ( 4)
  #define DDRDATA2CH0_CR_TXXTALK_Lane3_MSK                             (0x0000F000)
  #define DDRDATA2CH0_CR_TXXTALK_Lane3_MIN                             (-8)
  #define DDRDATA2CH0_CR_TXXTALK_Lane3_MAX                             (7) // 0x00000007
  #define DDRDATA2CH0_CR_TXXTALK_Lane3_DEF                             (0x00000000)
  #define DDRDATA2CH0_CR_TXXTALK_Lane3_HSH                             (0x840C0448)

  #define DDRDATA2CH0_CR_TXXTALK_Lane4_OFF                             (16)
  #define DDRDATA2CH0_CR_TXXTALK_Lane4_WID                             ( 4)
  #define DDRDATA2CH0_CR_TXXTALK_Lane4_MSK                             (0x000F0000)
  #define DDRDATA2CH0_CR_TXXTALK_Lane4_MIN                             (-8)
  #define DDRDATA2CH0_CR_TXXTALK_Lane4_MAX                             (7) // 0x00000007
  #define DDRDATA2CH0_CR_TXXTALK_Lane4_DEF                             (0x00000000)
  #define DDRDATA2CH0_CR_TXXTALK_Lane4_HSH                             (0x84100448)

  #define DDRDATA2CH0_CR_TXXTALK_Lane5_OFF                             (20)
  #define DDRDATA2CH0_CR_TXXTALK_Lane5_WID                             ( 4)
  #define DDRDATA2CH0_CR_TXXTALK_Lane5_MSK                             (0x00F00000)
  #define DDRDATA2CH0_CR_TXXTALK_Lane5_MIN                             (-8)
  #define DDRDATA2CH0_CR_TXXTALK_Lane5_MAX                             (7) // 0x00000007
  #define DDRDATA2CH0_CR_TXXTALK_Lane5_DEF                             (0x00000000)
  #define DDRDATA2CH0_CR_TXXTALK_Lane5_HSH                             (0x84140448)

  #define DDRDATA2CH0_CR_TXXTALK_Lane6_OFF                             (24)
  #define DDRDATA2CH0_CR_TXXTALK_Lane6_WID                             ( 4)
  #define DDRDATA2CH0_CR_TXXTALK_Lane6_MSK                             (0x0F000000)
  #define DDRDATA2CH0_CR_TXXTALK_Lane6_MIN                             (-8)
  #define DDRDATA2CH0_CR_TXXTALK_Lane6_MAX                             (7) // 0x00000007
  #define DDRDATA2CH0_CR_TXXTALK_Lane6_DEF                             (0x00000000)
  #define DDRDATA2CH0_CR_TXXTALK_Lane6_HSH                             (0x84180448)

  #define DDRDATA2CH0_CR_TXXTALK_Lane7_OFF                             (28)
  #define DDRDATA2CH0_CR_TXXTALK_Lane7_WID                             ( 4)
  #define DDRDATA2CH0_CR_TXXTALK_Lane7_MSK                             (0xF0000000)
  #define DDRDATA2CH0_CR_TXXTALK_Lane7_MIN                             (-8)
  #define DDRDATA2CH0_CR_TXXTALK_Lane7_MAX                             (7) // 0x00000007
  #define DDRDATA2CH0_CR_TXXTALK_Lane7_DEF                             (0x00000000)
  #define DDRDATA2CH0_CR_TXXTALK_Lane7_HSH                             (0x841C0448)

#define DDRDATA2CH0_CR_RCOMPDATA2_REG                                  (0x0000044C)

  #define DDRDATA2CH0_CR_RCOMPDATA2_VttPanicUp_OFF                     ( 0)
  #define DDRDATA2CH0_CR_RCOMPDATA2_VttPanicUp_WID                     ( 8)
  #define DDRDATA2CH0_CR_RCOMPDATA2_VttPanicUp_MSK                     (0x000000FF)
  #define DDRDATA2CH0_CR_RCOMPDATA2_VttPanicUp_MIN                     (0)
  #define DDRDATA2CH0_CR_RCOMPDATA2_VttPanicUp_MAX                     (255) // 0x000000FF
  #define DDRDATA2CH0_CR_RCOMPDATA2_VttPanicUp_DEF                     (0x00000000)
  #define DDRDATA2CH0_CR_RCOMPDATA2_VttPanicUp_HSH                     (0x0800044C)

  #define DDRDATA2CH0_CR_RCOMPDATA2_VttPanicDn_OFF                     ( 8)
  #define DDRDATA2CH0_CR_RCOMPDATA2_VttPanicDn_WID                     ( 8)
  #define DDRDATA2CH0_CR_RCOMPDATA2_VttPanicDn_MSK                     (0x0000FF00)
  #define DDRDATA2CH0_CR_RCOMPDATA2_VttPanicDn_MIN                     (0)
  #define DDRDATA2CH0_CR_RCOMPDATA2_VttPanicDn_MAX                     (255) // 0x000000FF
  #define DDRDATA2CH0_CR_RCOMPDATA2_VttPanicDn_DEF                     (0x00000000)
  #define DDRDATA2CH0_CR_RCOMPDATA2_VttPanicDn_HSH                     (0x0808044C)

  #define DDRDATA2CH0_CR_RCOMPDATA2_Spare_OFF                          (16)
  #define DDRDATA2CH0_CR_RCOMPDATA2_Spare_WID                          (16)
  #define DDRDATA2CH0_CR_RCOMPDATA2_Spare_MSK                          (0xFFFF0000)
  #define DDRDATA2CH0_CR_RCOMPDATA2_Spare_MIN                          (0)
  #define DDRDATA2CH0_CR_RCOMPDATA2_Spare_MAX                          (65535) // 0x0000FFFF
  #define DDRDATA2CH0_CR_RCOMPDATA2_Spare_DEF                          (0x00000000)
  #define DDRDATA2CH0_CR_RCOMPDATA2_Spare_HSH                          (0x1010044C)

#define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_REG                            (0x00000450)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane0_OFF                    ( 0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane0_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane0_MSK                    (0x0000000F)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane0_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane0_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane0_HSH                    (0x04000450)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane1_OFF                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane1_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane1_MSK                    (0x000000F0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane1_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane1_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane1_HSH                    (0x04040450)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane2_OFF                    ( 8)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane2_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane2_MSK                    (0x00000F00)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane2_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane2_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane2_HSH                    (0x04080450)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane3_OFF                    (12)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane3_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane3_MSK                    (0x0000F000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane3_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane3_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane3_HSH                    (0x040C0450)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane4_OFF                    (16)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane4_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane4_MSK                    (0x000F0000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane4_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane4_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane4_HSH                    (0x04100450)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane5_OFF                    (20)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane5_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane5_MSK                    (0x00F00000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane5_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane5_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane5_HSH                    (0x04140450)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane6_OFF                    (24)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane6_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane6_MSK                    (0x0F000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane6_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane6_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane6_HSH                    (0x04180450)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane7_OFF                    (28)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane7_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane7_MSK                    (0xF0000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane7_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane7_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK0_Lane7_HSH                    (0x041C0450)

#define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_REG                            (0x00000454)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane0_OFF                    ( 0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane0_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane0_MSK                    (0x0000000F)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane0_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane0_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane0_HSH                    (0x04000454)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane1_OFF                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane1_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane1_MSK                    (0x000000F0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane1_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane1_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane1_HSH                    (0x04040454)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane2_OFF                    ( 8)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane2_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane2_MSK                    (0x00000F00)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane2_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane2_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane2_HSH                    (0x04080454)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane3_OFF                    (12)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane3_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane3_MSK                    (0x0000F000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane3_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane3_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane3_HSH                    (0x040C0454)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane4_OFF                    (16)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane4_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane4_MSK                    (0x000F0000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane4_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane4_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane4_HSH                    (0x04100454)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane5_OFF                    (20)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane5_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane5_MSK                    (0x00F00000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane5_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane5_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane5_HSH                    (0x04140454)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane6_OFF                    (24)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane6_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane6_MSK                    (0x0F000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane6_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane6_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane6_HSH                    (0x04180454)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane7_OFF                    (28)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane7_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane7_MSK                    (0xF0000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane7_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane7_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK1_Lane7_HSH                    (0x041C0454)

#define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_REG                            (0x00000458)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane0_OFF                    ( 0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane0_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane0_MSK                    (0x0000000F)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane0_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane0_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane0_HSH                    (0x04000458)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane1_OFF                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane1_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane1_MSK                    (0x000000F0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane1_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane1_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane1_HSH                    (0x04040458)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane2_OFF                    ( 8)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane2_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane2_MSK                    (0x00000F00)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane2_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane2_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane2_HSH                    (0x04080458)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane3_OFF                    (12)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane3_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane3_MSK                    (0x0000F000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane3_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane3_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane3_HSH                    (0x040C0458)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane4_OFF                    (16)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane4_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane4_MSK                    (0x000F0000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane4_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane4_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane4_HSH                    (0x04100458)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane5_OFF                    (20)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane5_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane5_MSK                    (0x00F00000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane5_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane5_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane5_HSH                    (0x04140458)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane6_OFF                    (24)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane6_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane6_MSK                    (0x0F000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane6_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane6_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane6_HSH                    (0x04180458)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane7_OFF                    (28)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane7_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane7_MSK                    (0xF0000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane7_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane7_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK2_Lane7_HSH                    (0x041C0458)

#define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_REG                            (0x0000045C)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane0_OFF                    ( 0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane0_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane0_MSK                    (0x0000000F)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane0_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane0_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane0_HSH                    (0x0400045C)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane1_OFF                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane1_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane1_MSK                    (0x000000F0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane1_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane1_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane1_HSH                    (0x0404045C)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane2_OFF                    ( 8)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane2_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane2_MSK                    (0x00000F00)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane2_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane2_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane2_HSH                    (0x0408045C)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane3_OFF                    (12)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane3_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane3_MSK                    (0x0000F000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane3_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane3_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane3_HSH                    (0x040C045C)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane4_OFF                    (16)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane4_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane4_MSK                    (0x000F0000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane4_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane4_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane4_HSH                    (0x0410045C)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane5_OFF                    (20)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane5_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane5_MSK                    (0x00F00000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane5_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane5_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane5_HSH                    (0x0414045C)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane6_OFF                    (24)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane6_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane6_MSK                    (0x0F000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane6_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane6_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane6_HSH                    (0x0418045C)

  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane7_OFF                    (28)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane7_WID                    ( 4)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane7_MSK                    (0xF0000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane7_MIN                    (0)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane7_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_RXOFFSETVDQRANK3_Lane7_HSH                    (0x041C045C)

#define DDRDATA2CH0_CR_DATATRAINFEEDBACK_REG                           (0x00000460)

  #define DDRDATA2CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_OFF       ( 0)
  #define DDRDATA2CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_WID       ( 9)
  #define DDRDATA2CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MSK       (0x000001FF)
  #define DDRDATA2CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MIN       (0)
  #define DDRDATA2CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MAX       (511) // 0x000001FF
  #define DDRDATA2CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_DEF       (0x00000000)
  #define DDRDATA2CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_HSH       (0x09000460)

  #define DDRDATA2CH0_CR_DATATRAINFEEDBACK_Spare_OFF                   ( 9)
  #define DDRDATA2CH0_CR_DATATRAINFEEDBACK_Spare_WID                   (23)
  #define DDRDATA2CH0_CR_DATATRAINFEEDBACK_Spare_MSK                   (0xFFFFFE00)
  #define DDRDATA2CH0_CR_DATATRAINFEEDBACK_Spare_MIN                   (0)
  #define DDRDATA2CH0_CR_DATATRAINFEEDBACK_Spare_MAX                   (8388607) // 0x007FFFFF
  #define DDRDATA2CH0_CR_DATATRAINFEEDBACK_Spare_DEF                   (0x00000000)
  #define DDRDATA2CH0_CR_DATATRAINFEEDBACK_Spare_HSH                   (0x17090460)

#define DDRDATA2CH0_CR_DLLPITESTANDADC_REG                             (0x00000464)

  #define DDRDATA2CH0_CR_DLLPITESTANDADC_RunTest_OFF                   ( 0)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_RunTest_WID                   ( 1)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_RunTest_MSK                   (0x00000001)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_RunTest_MIN                   (0)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_RunTest_MAX                   (1) // 0x00000001
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_RunTest_DEF                   (0x00000000)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_RunTest_HSH                   (0x01000464)

  #define DDRDATA2CH0_CR_DLLPITESTANDADC_Load_OFF                      ( 1)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_Load_WID                      ( 1)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_Load_MSK                      (0x00000002)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_Load_MIN                      (0)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_Load_MAX                      (1) // 0x00000001
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_Load_DEF                      (0x00000000)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_Load_HSH                      (0x01010464)

  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ModeHVM_OFF                   ( 2)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ModeHVM_WID                   ( 1)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ModeHVM_MSK                   (0x00000004)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ModeHVM_MIN                   (0)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ModeHVM_MAX                   (1) // 0x00000001
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ModeHVM_DEF                   (0x00000000)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ModeHVM_HSH                   (0x01020464)

  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ModeDV_OFF                    ( 3)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ModeDV_WID                    ( 1)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ModeDV_MSK                    (0x00000008)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ModeDV_MIN                    (0)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ModeDV_MAX                    (1) // 0x00000001
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ModeDV_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ModeDV_HSH                    (0x01030464)

  #define DDRDATA2CH0_CR_DLLPITESTANDADC_CalCfdl_OFF                   ( 4)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_CalCfdl_WID                   ( 1)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_CalCfdl_MSK                   (0x00000010)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_CalCfdl_MIN                   (0)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_CalCfdl_MAX                   (1) // 0x00000001
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_CalCfdl_DEF                   (0x00000000)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_CalCfdl_HSH                   (0x01040464)

  #define DDRDATA2CH0_CR_DLLPITESTANDADC_LoadCount_OFF                 ( 5)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_LoadCount_WID                 (10)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_LoadCount_MSK                 (0x00007FE0)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_LoadCount_MIN                 (0)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_LoadCount_MAX                 (1023) // 0x000003FF
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_LoadCount_DEF                 (0x00000000)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_LoadCount_HSH                 (0x0A050464)

  #define DDRDATA2CH0_CR_DLLPITESTANDADC_CountStatus_OFF               (15)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_CountStatus_WID               (10)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_CountStatus_MSK               (0x01FF8000)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_CountStatus_MIN               (0)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_CountStatus_MAX               (1023) // 0x000003FF
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_CountStatus_DEF               (0x00000000)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_CountStatus_HSH               (0x0A0F0464)

  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ModeADC_OFF                   (25)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ModeADC_WID                   ( 1)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ModeADC_MSK                   (0x02000000)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ModeADC_MIN                   (0)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ModeADC_MAX                   (1) // 0x00000001
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ModeADC_DEF                   (0x00000000)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ModeADC_HSH                   (0x01190464)

  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCClkDiv_OFF                 (26)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCClkDiv_WID                 ( 2)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCClkDiv_MSK                 (0x0C000000)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCClkDiv_MIN                 (0)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCClkDiv_MAX                 (3) // 0x00000003
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCClkDiv_DEF                 (0x00000000)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCClkDiv_HSH                 (0x021A0464)

  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_OFF             (28)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_WID             ( 1)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MSK             (0x10000000)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MIN             (0)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MAX             (1) // 0x00000001
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_DEF             (0x00000000)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_HSH             (0x011C0464)

  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCChopEn_OFF                 (29)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCChopEn_WID                 ( 1)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCChopEn_MSK                 (0x20000000)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCChopEn_MIN                 (0)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCChopEn_MAX                 (1) // 0x00000001
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCChopEn_DEF                 (0x00000000)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCChopEn_HSH                 (0x011D0464)

  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCDone_OFF                   (30)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCDone_WID                   ( 1)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCDone_MSK                   (0x40000000)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCDone_MIN                   (0)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCDone_MAX                   (1) // 0x00000001
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCDone_DEF                   (0x00000000)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_ADCDone_HSH                   (0x011E0464)

  #define DDRDATA2CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_OFF          (31)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_WID          ( 1)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MSK          (0x80000000)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MIN          (0)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MAX          (1) // 0x00000001
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_DEF          (0x00000000)
  #define DDRDATA2CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_HSH          (0x011F0464)

#define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_REG                         (0x00000468)

  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_OFF     ( 0)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_WID     ( 6)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MSK     (0x0000003F)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MIN     (-32)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MAX     (31) // 0x0000001F
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_DEF     (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_HSH     (0x86000468)

  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_OFF   ( 6)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_WID   ( 6)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MSK   (0x00000FC0)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MIN   (-32)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MAX   (31) // 0x0000001F
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_DEF   (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_HSH   (0x86060468)

  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_OFF     (12)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_WID     ( 5)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MSK     (0x0001F000)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MIN     (-16)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MAX     (15) // 0x0000000F
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_DEF     (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_HSH     (0x850C0468)

  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_OFF   (17)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_WID   ( 5)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MSK   (0x003E0000)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MIN   (-16)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MAX   (15) // 0x0000000F
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_DEF   (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_HSH   (0x85110468)

  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_OFF       (22)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_WID       ( 5)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MSK       (0x07C00000)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MIN       (-16)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MAX       (15) // 0x0000000F
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_DEF       (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_HSH       (0x85160468)

  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_OFF  (27)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_WID  ( 5)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MSK  (0xF8000000)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MIN  (-16)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MAX  (15) // 0x0000000F
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_DEF  (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_HSH  (0x851B0468)

#define DDRDATA2CH0_CR_DDRCRDATACONTROL1_REG                           (0x0000046C)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_RefPi_OFF                   ( 0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_RefPi_WID                   ( 4)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_RefPi_MSK                   (0x0000000F)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_RefPi_MIN                   (-8)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_RefPi_MAX                   (7) // 0x00000007
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_RefPi_DEF                   (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_RefPi_HSH                   (0x8400046C)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_DllMask_OFF                 ( 4)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_DllMask_WID                 ( 2)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_DllMask_MSK                 (0x00000030)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_DllMask_MIN                 (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_DllMask_MAX                 (3) // 0x00000003
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_DllMask_DEF                 (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_DllMask_HSH                 (0x0204046C)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_DllWeakLock_OFF             ( 6)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_DllWeakLock_WID             ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MSK             (0x00000040)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MIN             (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MAX             (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_DllWeakLock_DEF             (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_DllWeakLock_HSH             (0x0106046C)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_OFF      ( 7)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_WID      ( 3)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MSK      (0x00000380)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MIN      (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MAX      (7) // 0x00000007
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_DEF      (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_HSH      (0x0307046C)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_OFF               (10)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_WID               ( 4)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MSK               (0x00003C00)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MIN               (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MAX               (15) // 0x0000000F
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_DEF               (0x00000008)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_HSH               (0x040A046C)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_OdtDelay_OFF                (14)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_OdtDelay_WID                ( 4)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_OdtDelay_MSK                (0x0003C000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_OdtDelay_MIN                (-8)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_OdtDelay_MAX                (7) // 0x00000007
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_OdtDelay_DEF                (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_OdtDelay_HSH                (0x840E046C)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_OdtDuration_OFF             (18)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_OdtDuration_WID             ( 3)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_OdtDuration_MSK             (0x001C0000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_OdtDuration_MIN             (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_OdtDuration_MAX             (7) // 0x00000007
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_OdtDuration_DEF             (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_OdtDuration_HSH             (0x0312046C)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_OFF           (21)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_WID           ( 4)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MSK           (0x01E00000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MIN           (-8)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MAX           (7) // 0x00000007
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_DEF           (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_HSH           (0x8415046C)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_OFF        (25)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_WID        ( 3)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MSK        (0x0E000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MIN        (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MAX        (7) // 0x00000007
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_DEF        (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_HSH        (0x0319046C)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_OFF          (28)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_WID          ( 3)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MSK          (0x70000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MIN          (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MAX          (7) // 0x00000007
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_DEF          (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_HSH          (0x031C046C)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_OFF          (31)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_WID          ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MSK          (0x80000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MIN          (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MAX          (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_DEF          (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_HSH          (0x011F046C)

#define DDRDATA2CH0_CR_DDRCRDATACONTROL2_REG                           (0x00000470)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_OFF            ( 0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_WID            ( 5)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MSK            (0x0000001F)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MIN            (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MAX            (31) // 0x0000001F
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_DEF            (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_HSH            (0x05000470)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_OFF             ( 5)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_WID             ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MSK             (0x00000020)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MIN             (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MAX             (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_DEF             (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_HSH             (0x01050470)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_ForceRxOn_OFF               ( 6)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_ForceRxOn_WID               ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MSK               (0x00000040)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MIN               (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MAX               (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_ForceRxOn_DEF               (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_ForceRxOn_HSH               (0x01060470)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_LeakerComp_OFF              ( 7)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_LeakerComp_WID              ( 2)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_LeakerComp_MSK              (0x00000180)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_LeakerComp_MIN              (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_LeakerComp_MAX              (3) // 0x00000003
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_LeakerComp_DEF              (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_LeakerComp_HSH              (0x02070470)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_OFF          ( 9)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_WID          ( 4)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MSK          (0x00001E00)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MIN          (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MAX          (15) // 0x0000000F
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_DEF          (0x00000008)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_HSH          (0x04090470)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_OFF             (13)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_WID             ( 5)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MSK             (0x0003E000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MIN             (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MAX             (31) // 0x0000001F
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_DEF             (0x00000011)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_HSH             (0x050D0470)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_OFF             (18)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_WID             ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MSK             (0x00040000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MIN             (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MAX             (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_DEF             (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_HSH             (0x01120470)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_OFF         (19)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_WID         ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MSK         (0x00080000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MIN         (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_DEF         (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_HSH         (0x01130470)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_OFF                (20)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_WID                ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MSK                (0x00100000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MIN                (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MAX                (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_DEF                (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_HSH                (0x01140470)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_OFF               (21)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_WID               ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MSK               (0x00200000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MIN               (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MAX               (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_DEF               (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_HSH               (0x01150470)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnVttOdt_OFF                (22)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnVttOdt_WID                ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MSK                (0x00400000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MIN                (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MAX                (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnVttOdt_DEF                (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnVttOdt_HSH                (0x01160470)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_OFF            (23)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_WID            ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MSK            (0x00800000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MIN            (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MAX            (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_DEF            (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_HSH            (0x01170470)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_TxEqDis_OFF                 (24)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_TxEqDis_WID                 ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_TxEqDis_MSK                 (0x01000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_TxEqDis_MIN                 (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_TxEqDis_MAX                 (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_TxEqDis_DEF                 (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_TxEqDis_HSH                 (0x01180470)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_OFF           (25)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_WID           ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MSK           (0x02000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MIN           (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MAX           (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_DEF           (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_HSH           (0x01190470)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_Cben_OFF                    (26)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_Cben_WID                    ( 3)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_Cben_MSK                    (0x1C000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_Cben_MIN                    (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_Cben_MAX                    (7) // 0x00000007
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_Cben_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_Cben_HSH                    (0x031A0470)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_OFF         (29)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_WID         ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MSK         (0x20000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MIN         (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_HSH         (0x011D0470)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_OFF         (30)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_WID         ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MSK         (0x40000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MIN         (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_HSH         (0x011E0470)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_OFF         (31)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_WID         ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MSK         (0x80000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MIN         (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MAX         (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_DEF         (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_HSH         (0x011F0470)

#define DDRDATA2CH0_CR_DDRCRVREFCONTROL_REG                            (0x00000474)

  #define DDRDATA2CH0_CR_DDRCRVREFCONTROL_VrefCtl_OFF                  ( 0)
  #define DDRDATA2CH0_CR_DDRCRVREFCONTROL_VrefCtl_WID                  (24)
  #define DDRDATA2CH0_CR_DDRCRVREFCONTROL_VrefCtl_MSK                  (0x00FFFFFF)
  #define DDRDATA2CH0_CR_DDRCRVREFCONTROL_VrefCtl_MIN                  (0)
  #define DDRDATA2CH0_CR_DDRCRVREFCONTROL_VrefCtl_MAX                  (16777215) // 0x00FFFFFF
  #define DDRDATA2CH0_CR_DDRCRVREFCONTROL_VrefCtl_DEF                  (0x000E453A)
  #define DDRDATA2CH0_CR_DDRCRVREFCONTROL_VrefCtl_HSH                  (0x18000474)

  #define DDRDATA2CH0_CR_DDRCRVREFCONTROL_OutputCode_OFF               (24)
  #define DDRDATA2CH0_CR_DDRCRVREFCONTROL_OutputCode_WID               ( 8)
  #define DDRDATA2CH0_CR_DDRCRVREFCONTROL_OutputCode_MSK               (0xFF000000)
  #define DDRDATA2CH0_CR_DDRCRVREFCONTROL_OutputCode_MIN               (0)
  #define DDRDATA2CH0_CR_DDRCRVREFCONTROL_OutputCode_MAX               (255) // 0x000000FF
  #define DDRDATA2CH0_CR_DDRCRVREFCONTROL_OutputCode_DEF               (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVREFCONTROL_OutputCode_HSH               (0x08180474)

#define DDRDATA2CH0_CR_DDRCRVSSHICONTROL_REG                           (0x00000478)

  #define DDRDATA2CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_OFF                ( 0)
  #define DDRDATA2CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_WID                (25)
  #define DDRDATA2CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MSK                (0x01FFFFFF)
  #define DDRDATA2CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MIN                (0)
  #define DDRDATA2CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MAX                (33554431) // 0x01FFFFFF
  #define DDRDATA2CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_DEF                (0x014D8234)
  #define DDRDATA2CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_HSH                (0x19000478)

  #define DDRDATA2CH0_CR_DDRCRVSSHICONTROL_OutputCode_OFF              (25)
  #define DDRDATA2CH0_CR_DDRCRVSSHICONTROL_OutputCode_WID              ( 7)
  #define DDRDATA2CH0_CR_DDRCRVSSHICONTROL_OutputCode_MSK              (0xFE000000)
  #define DDRDATA2CH0_CR_DDRCRVSSHICONTROL_OutputCode_MIN              (0)
  #define DDRDATA2CH0_CR_DDRCRVSSHICONTROL_OutputCode_MAX              (127) // 0x0000007F
  #define DDRDATA2CH0_CR_DDRCRVSSHICONTROL_OutputCode_DEF              (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVSSHICONTROL_OutputCode_HSH              (0x07190478)

#define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_REG                        (0x0000047C)

  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_OFF          ( 0)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_WID          ( 6)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MSK          (0x0000003F)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MIN          (-32)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MAX          (31) // 0x0000001F
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_DEF          (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_HSH          (0x8600047C)

  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_OFF          ( 6)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_WID          ( 6)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MSK          (0x00000FC0)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MIN          (-32)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_DEF          (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_HSH          (0x8606047C)

  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_OFF           (12)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_WID           ( 6)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MSK           (0x0003F000)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MIN           (-32)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MAX           (31) // 0x0000001F
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_DEF           (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_HSH           (0x860C047C)

  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_OFF          (18)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_WID          ( 6)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MSK          (0x00FC0000)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MIN          (-32)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_DEF          (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_HSH          (0x8612047C)

  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_OFF           (24)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_WID           ( 7)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MSK           (0x7F000000)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MIN           (-64)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MAX           (63) // 0x0000003F
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_DEF           (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_HSH           (0x8718047C)

  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_OFF                (31)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_WID                ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MSK                (0x80000000)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MIN                (0)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MAX                (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_DEF                (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_HSH                (0x011F047C)

#define DDRDATA2CH0_CR_DDRCRDATACONTROL0_REG                           (0x00000480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_OFF          ( 0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_WID          ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MSK          (0x00000001)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MIN          (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_DEF          (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_HSH          (0x01000480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_OFF          ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_WID          ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MSK          (0x00000002)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MIN          (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_DEF          (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_HSH          (0x01010480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_OFF          ( 2)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_WID          ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MSK          (0x00000004)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MIN          (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_DEF          (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_HSH          (0x01020480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_OFF    ( 3)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_WID    ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MSK    (0x00000008)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MIN    (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MAX    (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_DEF    (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_HSH    (0x01030480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxOn_OFF                    ( 4)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxOn_WID                    ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxOn_MSK                    (0x00000010)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxOn_MIN                    (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxOn_MAX                    (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxOn_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxOn_HSH                    (0x01040480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RfOn_OFF                    ( 5)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RfOn_WID                    ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RfOn_MSK                    (0x00000020)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RfOn_MIN                    (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RfOn_MAX                    (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RfOn_DEF                    (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RfOn_HSH                    (0x01050480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxPiOn_OFF                  ( 6)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxPiOn_WID                  ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxPiOn_MSK                  (0x00000040)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxPiOn_MIN                  (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxPiOn_DEF                  (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxPiOn_HSH                  (0x01060480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxPiOn_OFF                  ( 7)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxPiOn_WID                  ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxPiOn_MSK                  (0x00000080)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxPiOn_MIN                  (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxPiOn_DEF                  (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxPiOn_HSH                  (0x01070480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_OFF        ( 8)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_WID        ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MSK        (0x00000100)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MIN        (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_DEF        (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_HSH        (0x01080480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_OFF        ( 9)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_WID        ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MSK        (0x00000200)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MIN        (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_DEF        (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_HSH        (0x01090480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxDisable_OFF               (10)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxDisable_WID               ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxDisable_MSK               (0x00000400)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxDisable_MIN               (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxDisable_MAX               (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxDisable_DEF               (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxDisable_HSH               (0x010A0480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxDisable_OFF               (11)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxDisable_WID               ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxDisable_MSK               (0x00000800)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxDisable_MIN               (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxDisable_MAX               (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxDisable_DEF               (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxDisable_HSH               (0x010B0480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxLong_OFF                  (12)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxLong_WID                  ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxLong_MSK                  (0x00001000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxLong_MIN                  (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxLong_MAX                  (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxLong_DEF                  (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_TxLong_HSH                  (0x010C0480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_OFF               (13)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_WID               ( 2)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MSK               (0x00006000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MIN               (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MAX               (3) // 0x00000003
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_DEF               (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_HSH               (0x020D0480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxReadPointer_OFF           (15)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxReadPointer_WID           ( 3)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MSK           (0x00038000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MIN           (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MAX           (7) // 0x00000007
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxReadPointer_DEF           (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_RxReadPointer_HSH           (0x030F0480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_OFF              (18)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_WID              ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MSK              (0x00040000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MIN              (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MAX              (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_DEF              (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_HSH              (0x01120480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_OFF            (19)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_WID            ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MSK            (0x00080000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MIN            (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MAX            (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_DEF            (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_HSH            (0x01130480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ReadRFRd_OFF                (20)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ReadRFRd_WID                ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MSK                (0x00100000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MIN                (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MAX                (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ReadRFRd_DEF                (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ReadRFRd_HSH                (0x01140480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ReadRFWr_OFF                (21)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ReadRFWr_WID                ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MSK                (0x00200000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MIN                (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MAX                (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ReadRFWr_DEF                (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ReadRFWr_HSH                (0x01150480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ReadRFRank_OFF              (22)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ReadRFRank_WID              ( 2)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MSK              (0x00C00000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MIN              (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MAX              (3) // 0x00000003
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ReadRFRank_DEF              (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ReadRFRank_HSH              (0x02160480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_OFF              (24)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_WID              ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MSK              (0x01000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MIN              (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MAX              (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_DEF              (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_HSH              (0x01180480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_OdtSampOff_OFF              (25)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_OdtSampOff_WID              ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MSK              (0x02000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MIN              (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MAX              (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_OdtSampOff_DEF              (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_OdtSampOff_HSH              (0x01190480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_OFF        (26)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_WID        ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MSK        (0x04000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MIN        (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MAX        (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_DEF        (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_HSH        (0x011A0480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_OFF         (27)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_WID         ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MSK         (0x08000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MIN         (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MAX         (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_DEF         (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_HSH         (0x011B0480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_OFF              (28)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_WID              ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MSK              (0x10000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MIN              (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MAX              (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_DEF              (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_HSH              (0x011C0480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_OFF          (29)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_WID          ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MSK          (0x20000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MIN          (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MAX          (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_DEF          (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_HSH          (0x011D0480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_OFF         (30)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_WID         ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MSK         (0x40000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MIN         (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MAX         (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_DEF         (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_HSH         (0x011E0480)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_OFF            (31)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_WID            ( 1)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MSK            (0x80000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MIN            (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MAX            (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_DEF            (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_HSH            (0x011F0480)

#define DDRDATA2CH0_CR_DDRCRVREFADJUST1_REG                            (0x00000484)

  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_OFF                ( 0)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_WID                ( 7)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MSK                (0x0000007F)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MIN                (-64)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MAX                (63) // 0x0000003F
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_DEF                (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_HSH                (0x87000484)

  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_OFF               ( 7)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_WID               ( 7)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MSK               (0x00003F80)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MIN               (-64)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_DEF               (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_HSH               (0x87070484)

  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_OFF               (14)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_WID               ( 7)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MSK               (0x001FC000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MIN               (-64)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_DEF               (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_HSH               (0x870E0484)

  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_OFF             (21)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_WID             ( 1)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MSK             (0x00200000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MIN             (0)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MAX             (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_DEF             (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_HSH             (0x01150484)

  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_OFF            (22)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_WID            ( 1)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MSK            (0x00400000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MIN            (0)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MAX            (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_DEF            (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_HSH            (0x01160484)

  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_OFF            (23)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_WID            ( 1)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MSK            (0x00800000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MIN            (0)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MAX            (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_DEF            (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_HSH            (0x01170484)

  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_OFF             (24)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_WID             ( 2)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MSK             (0x03000000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MIN             (0)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MAX             (3) // 0x00000003
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_DEF             (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_HSH             (0x02180484)

  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_OFF            (26)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_WID            ( 1)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MSK            (0x04000000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MIN            (0)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MAX            (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_DEF            (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_HSH            (0x011A0484)

  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_Rsvd_OFF                     (27)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_Rsvd_WID                     ( 2)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_Rsvd_MSK                     (0x18000000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_Rsvd_MIN                     (0)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_Rsvd_MAX                     (3) // 0x00000003
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_Rsvd_DEF                     (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_Rsvd_HSH                     (0x021B0484)

  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_caSlowBW_OFF                 (29)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_caSlowBW_WID                 ( 1)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_caSlowBW_MSK                 (0x20000000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_caSlowBW_MIN                 (0)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_caSlowBW_MAX                 (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_caSlowBW_DEF                 (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_caSlowBW_HSH                 (0x011D0484)

  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_OFF                (30)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_WID                ( 1)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MSK                (0x40000000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MIN                (0)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_DEF                (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_HSH                (0x011E0484)

  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_OFF                (31)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_WID                ( 1)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MSK                (0x80000000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MIN                (0)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_DEF                (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_HSH                (0x011F0484)

#define DDRDATA2CH0_CR_DDRCRDATACONTROL3_REG                           (0x00000488)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_OFF        ( 0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_WID        ( 3)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MSK        (0x00000007)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MIN        (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MAX        (7) // 0x00000007
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_DEF        (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_HSH        (0x03000488)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_OFF        ( 3)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_WID        ( 3)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MSK        (0x00000038)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MIN        (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MAX        (7) // 0x00000007
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_DEF        (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_HSH        (0x03030488)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_OFF        ( 6)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_WID        ( 3)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MSK        (0x000001C0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MIN        (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MAX        (7) // 0x00000007
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_DEF        (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_HSH        (0x03060488)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_OFF        ( 9)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_WID        ( 3)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MSK        (0x00000E00)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MIN        (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MAX        (7) // 0x00000007
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_DEF        (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_HSH        (0x03090488)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_OFF        (12)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_WID        ( 3)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MSK        (0x00007000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MIN        (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MAX        (7) // 0x00000007
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_DEF        (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_HSH        (0x030C0488)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_OFF        (15)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_WID        ( 3)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MSK        (0x00038000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MIN        (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MAX        (7) // 0x00000007
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_DEF        (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_HSH        (0x030F0488)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_OFF        (18)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_WID        ( 3)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MSK        (0x001C0000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MIN        (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MAX        (7) // 0x00000007
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_DEF        (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_HSH        (0x03120488)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_OFF        (21)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_WID        ( 3)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MSK        (0x00E00000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MIN        (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MAX        (7) // 0x00000007
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_DEF        (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_HSH        (0x03150488)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_OFF                (24)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_WID                ( 3)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MSK                (0x07000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MIN                (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MAX                (7) // 0x00000007
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_DEF                (0x00000003)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_HSH                (0x03180488)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_OFF             (27)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_WID             ( 3)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MSK             (0x38000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MIN             (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MAX             (7) // 0x00000007
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_DEF             (0x00000003)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_HSH             (0x031B0488)

  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_OFF                (30)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_WID                ( 2)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MSK                (0xC0000000)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MIN                (0)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MAX                (3) // 0x00000003
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_DEF                (0x00000001)
  #define DDRDATA2CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_HSH                (0x021E0488)

#define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_REG                          (0x0000048C)

  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Target_OFF                 ( 0)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Target_WID                 ( 4)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Target_MSK                 (0x0000000F)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Target_MIN                 (0)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Target_MAX                 (15) // 0x0000000F
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Target_DEF                 (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Target_HSH                 (0x0400048C)

  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Panic_OFF                  ( 4)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Panic_WID                  ( 5)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Panic_MSK                  (0x000001F0)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Panic_MIN                  (0)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Panic_MAX                  (31) // 0x0000001F
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Panic_DEF                  (0x00000010)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Panic_HSH                  (0x0504048C)

  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_OFF            ( 9)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_WID            ( 2)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MSK            (0x00000600)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MIN            (0)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MAX            (3) // 0x00000003
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_DEF            (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_HSH            (0x0209048C)

  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_OFF         (11)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_WID         ( 1)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MSK         (0x00000800)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MIN         (0)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_DEF         (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_HSH         (0x010B048C)

  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_OFF             (12)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_WID             ( 1)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MSK             (0x00001000)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MIN             (0)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MAX             (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_DEF             (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_HSH             (0x010C048C)

  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_OFF            (13)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_WID            ( 3)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MSK            (0x0000E000)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MIN            (0)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MAX            (7) // 0x00000007
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_DEF            (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_HSH            (0x030D048C)

  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_OFF      (16)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_WID      ( 1)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MSK      (0x00010000)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MIN      (0)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MAX      (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_DEF      (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_HSH      (0x0110048C)

  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Spares_OFF                 (17)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Spares_WID                 ( 8)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Spares_MSK                 (0x01FE0000)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Spares_MIN                 (0)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Spares_MAX                 (255) // 0x000000FF
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Spares_DEF                 (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Spares_HSH                 (0x0811048C)

  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_OFF             (25)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_WID             ( 1)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MSK             (0x02000000)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MIN             (0)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MAX             (1) // 0x00000001
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_DEF             (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_HSH             (0x0119048C)

  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_OFF         (26)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_WID         ( 6)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MSK         (0xFC000000)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MIN         (0)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MAX         (63) // 0x0000003F
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_DEF         (0x00000000)
  #define DDRDATA2CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_HSH         (0x061A048C)

#define DDRDATA2CH1_CR_RXTRAINRANK0_REG                                (0x00000500)

  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxRcvEnPi_MIN                    (0)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxRcvEnPi_HSH                    (0x09000500)

  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxDqsPPi_WID                     ( 6)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxDqsPPi_MIN                     (0)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxDqsPPi_HSH                     (0x06090500)

  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxEq_OFF                         (15)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxEq_WID                         ( 5)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxEq_MSK                         (0x000F8000)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxEq_MIN                         (0)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxEq_DEF                         (0x00000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxEq_HSH                         (0x050F0500)

  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxDqsNPi_OFF                     (20)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxDqsNPi_WID                     ( 6)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxDqsNPi_MIN                     (0)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxDqsNPi_HSH                     (0x06140500)

  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxVref_OFF                       (26)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxVref_WID                       ( 6)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxVref_MSK                       (0xFC000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxVref_MIN                       (-32)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxVref_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK0_RxVref_HSH                       (0x861A0500)

#define DDRDATA2CH1_CR_RXTRAINRANK1_REG                                (0x00000504)

  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxRcvEnPi_MIN                    (0)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxRcvEnPi_HSH                    (0x09000504)

  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxDqsPPi_WID                     ( 6)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxDqsPPi_MIN                     (0)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxDqsPPi_HSH                     (0x06090504)

  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxEq_OFF                         (15)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxEq_WID                         ( 5)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxEq_MSK                         (0x000F8000)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxEq_MIN                         (0)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxEq_DEF                         (0x00000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxEq_HSH                         (0x050F0504)

  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxDqsNPi_OFF                     (20)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxDqsNPi_WID                     ( 6)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxDqsNPi_MIN                     (0)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxDqsNPi_HSH                     (0x06140504)

  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxVref_OFF                       (26)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxVref_WID                       ( 6)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxVref_MSK                       (0xFC000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxVref_MIN                       (-32)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxVref_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK1_RxVref_HSH                       (0x861A0504)

#define DDRDATA2CH1_CR_RXTRAINRANK2_REG                                (0x00000508)

  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxRcvEnPi_MIN                    (0)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxRcvEnPi_HSH                    (0x09000508)

  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxDqsPPi_WID                     ( 6)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxDqsPPi_MIN                     (0)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxDqsPPi_HSH                     (0x06090508)

  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxEq_OFF                         (15)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxEq_WID                         ( 5)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxEq_MSK                         (0x000F8000)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxEq_MIN                         (0)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxEq_DEF                         (0x00000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxEq_HSH                         (0x050F0508)

  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxDqsNPi_OFF                     (20)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxDqsNPi_WID                     ( 6)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxDqsNPi_MIN                     (0)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxDqsNPi_HSH                     (0x06140508)

  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxVref_OFF                       (26)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxVref_WID                       ( 6)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxVref_MSK                       (0xFC000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxVref_MIN                       (-32)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxVref_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK2_RxVref_HSH                       (0x861A0508)

#define DDRDATA2CH1_CR_RXTRAINRANK3_REG                                (0x0000050C)

  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxRcvEnPi_MIN                    (0)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxRcvEnPi_HSH                    (0x0900050C)

  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxDqsPPi_WID                     ( 6)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxDqsPPi_MIN                     (0)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxDqsPPi_HSH                     (0x0609050C)

  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxEq_OFF                         (15)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxEq_WID                         ( 5)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxEq_MSK                         (0x000F8000)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxEq_MIN                         (0)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxEq_DEF                         (0x00000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxEq_HSH                         (0x050F050C)

  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxDqsNPi_OFF                     (20)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxDqsNPi_WID                     ( 6)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxDqsNPi_MIN                     (0)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxDqsNPi_HSH                     (0x0614050C)

  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxVref_OFF                       (26)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxVref_WID                       ( 6)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxVref_MSK                       (0xFC000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxVref_MIN                       (-32)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxVref_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXTRAINRANK3_RxVref_HSH                       (0x861A050C)

#define DDRDATA2CH1_CR_RXPERBITRANK0_REG                               (0x00000510)

  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane0_HSH                       (0x04000510)

  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane1_HSH                       (0x04040510)

  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane2_HSH                       (0x04080510)

  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane3_HSH                       (0x040C0510)

  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane4_HSH                       (0x04100510)

  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane5_HSH                       (0x04140510)

  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane6_HSH                       (0x04180510)

  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK0_Lane7_HSH                       (0x041C0510)

#define DDRDATA2CH1_CR_RXPERBITRANK1_REG                               (0x00000514)

  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane0_HSH                       (0x04000514)

  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane1_HSH                       (0x04040514)

  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane2_HSH                       (0x04080514)

  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane3_HSH                       (0x040C0514)

  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane4_HSH                       (0x04100514)

  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane5_HSH                       (0x04140514)

  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane6_HSH                       (0x04180514)

  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK1_Lane7_HSH                       (0x041C0514)

#define DDRDATA2CH1_CR_RXPERBITRANK2_REG                               (0x00000518)

  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane0_HSH                       (0x04000518)

  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane1_HSH                       (0x04040518)

  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane2_HSH                       (0x04080518)

  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane3_HSH                       (0x040C0518)

  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane4_HSH                       (0x04100518)

  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane5_HSH                       (0x04140518)

  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane6_HSH                       (0x04180518)

  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK2_Lane7_HSH                       (0x041C0518)

#define DDRDATA2CH1_CR_RXPERBITRANK3_REG                               (0x0000051C)

  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane0_HSH                       (0x0400051C)

  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane1_HSH                       (0x0404051C)

  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane2_HSH                       (0x0408051C)

  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane3_HSH                       (0x040C051C)

  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane4_HSH                       (0x0410051C)

  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane5_HSH                       (0x0414051C)

  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane6_HSH                       (0x0418051C)

  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_RXPERBITRANK3_Lane7_HSH                       (0x041C051C)

#define DDRDATA2CH1_CR_TXTRAINRANK0_REG                                (0x00000520)

  #define DDRDATA2CH1_CR_TXTRAINRANK0_TxDqDelay_OFF                    ( 0)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_TxDqDelay_WID                    ( 9)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_TxDqDelay_MIN                    (0)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA2CH1_CR_TXTRAINRANK0_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_TxDqDelay_HSH                    (0x09000520)

  #define DDRDATA2CH1_CR_TXTRAINRANK0_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_TxDqsDelay_WID                   ( 9)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_TxDqsDelay_MIN                   (0)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA2CH1_CR_TXTRAINRANK0_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_TxDqsDelay_HSH                   (0x09090520)

  #define DDRDATA2CH1_CR_TXTRAINRANK0_Spare0_OFF                       (18)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_Spare0_WID                       ( 2)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_Spare0_MSK                       (0x000C0000)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_Spare0_MIN                       (0)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA2CH1_CR_TXTRAINRANK0_Spare0_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_Spare0_HSH                       (0x02120520)

  #define DDRDATA2CH1_CR_TXTRAINRANK0_TxEqualization_OFF               (20)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_TxEqualization_WID               ( 6)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_TxEqualization_MIN               (0)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA2CH1_CR_TXTRAINRANK0_TxEqualization_DEF               (0x00000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_TxEqualization_HSH               (0x06140520)

  #define DDRDATA2CH1_CR_TXTRAINRANK0_Spare1_OFF                       (26)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_Spare1_WID                       ( 6)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_Spare1_MSK                       (0xFC000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_Spare1_MIN                       (0)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA2CH1_CR_TXTRAINRANK0_Spare1_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK0_Spare1_HSH                       (0x061A0520)

#define DDRDATA2CH1_CR_TXTRAINRANK1_REG                                (0x00000524)

  #define DDRDATA2CH1_CR_TXTRAINRANK1_TxDqDelay_OFF                    ( 0)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_TxDqDelay_WID                    ( 9)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_TxDqDelay_MIN                    (0)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA2CH1_CR_TXTRAINRANK1_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_TxDqDelay_HSH                    (0x09000524)

  #define DDRDATA2CH1_CR_TXTRAINRANK1_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_TxDqsDelay_WID                   ( 9)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_TxDqsDelay_MIN                   (0)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA2CH1_CR_TXTRAINRANK1_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_TxDqsDelay_HSH                   (0x09090524)

  #define DDRDATA2CH1_CR_TXTRAINRANK1_Spare0_OFF                       (18)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_Spare0_WID                       ( 2)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_Spare0_MSK                       (0x000C0000)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_Spare0_MIN                       (0)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA2CH1_CR_TXTRAINRANK1_Spare0_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_Spare0_HSH                       (0x02120524)

  #define DDRDATA2CH1_CR_TXTRAINRANK1_TxEqualization_OFF               (20)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_TxEqualization_WID               ( 6)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_TxEqualization_MIN               (0)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA2CH1_CR_TXTRAINRANK1_TxEqualization_DEF               (0x00000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_TxEqualization_HSH               (0x06140524)

  #define DDRDATA2CH1_CR_TXTRAINRANK1_Spare1_OFF                       (26)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_Spare1_WID                       ( 6)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_Spare1_MSK                       (0xFC000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_Spare1_MIN                       (0)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA2CH1_CR_TXTRAINRANK1_Spare1_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK1_Spare1_HSH                       (0x061A0524)

#define DDRDATA2CH1_CR_TXTRAINRANK2_REG                                (0x00000528)

  #define DDRDATA2CH1_CR_TXTRAINRANK2_TxDqDelay_OFF                    ( 0)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_TxDqDelay_WID                    ( 9)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_TxDqDelay_MIN                    (0)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA2CH1_CR_TXTRAINRANK2_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_TxDqDelay_HSH                    (0x09000528)

  #define DDRDATA2CH1_CR_TXTRAINRANK2_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_TxDqsDelay_WID                   ( 9)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_TxDqsDelay_MIN                   (0)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA2CH1_CR_TXTRAINRANK2_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_TxDqsDelay_HSH                   (0x09090528)

  #define DDRDATA2CH1_CR_TXTRAINRANK2_Spare0_OFF                       (18)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_Spare0_WID                       ( 2)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_Spare0_MSK                       (0x000C0000)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_Spare0_MIN                       (0)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA2CH1_CR_TXTRAINRANK2_Spare0_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_Spare0_HSH                       (0x02120528)

  #define DDRDATA2CH1_CR_TXTRAINRANK2_TxEqualization_OFF               (20)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_TxEqualization_WID               ( 6)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_TxEqualization_MIN               (0)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA2CH1_CR_TXTRAINRANK2_TxEqualization_DEF               (0x00000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_TxEqualization_HSH               (0x06140528)

  #define DDRDATA2CH1_CR_TXTRAINRANK2_Spare1_OFF                       (26)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_Spare1_WID                       ( 6)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_Spare1_MSK                       (0xFC000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_Spare1_MIN                       (0)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA2CH1_CR_TXTRAINRANK2_Spare1_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK2_Spare1_HSH                       (0x061A0528)

#define DDRDATA2CH1_CR_TXTRAINRANK3_REG                                (0x0000052C)

  #define DDRDATA2CH1_CR_TXTRAINRANK3_TxDqDelay_OFF                    ( 0)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_TxDqDelay_WID                    ( 9)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_TxDqDelay_MIN                    (0)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA2CH1_CR_TXTRAINRANK3_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_TxDqDelay_HSH                    (0x0900052C)

  #define DDRDATA2CH1_CR_TXTRAINRANK3_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_TxDqsDelay_WID                   ( 9)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_TxDqsDelay_MIN                   (0)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA2CH1_CR_TXTRAINRANK3_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_TxDqsDelay_HSH                   (0x0909052C)

  #define DDRDATA2CH1_CR_TXTRAINRANK3_Spare0_OFF                       (18)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_Spare0_WID                       ( 2)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_Spare0_MSK                       (0x000C0000)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_Spare0_MIN                       (0)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA2CH1_CR_TXTRAINRANK3_Spare0_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_Spare0_HSH                       (0x0212052C)

  #define DDRDATA2CH1_CR_TXTRAINRANK3_TxEqualization_OFF               (20)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_TxEqualization_WID               ( 6)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_TxEqualization_MIN               (0)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA2CH1_CR_TXTRAINRANK3_TxEqualization_DEF               (0x00000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_TxEqualization_HSH               (0x0614052C)

  #define DDRDATA2CH1_CR_TXTRAINRANK3_Spare1_OFF                       (26)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_Spare1_WID                       ( 6)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_Spare1_MSK                       (0xFC000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_Spare1_MIN                       (0)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA2CH1_CR_TXTRAINRANK3_Spare1_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXTRAINRANK3_Spare1_HSH                       (0x061A052C)

#define DDRDATA2CH1_CR_TXPERBITRANK0_REG                               (0x00000530)

  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane0_HSH                       (0x04000530)

  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane1_HSH                       (0x04040530)

  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane2_HSH                       (0x04080530)

  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane3_HSH                       (0x040C0530)

  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane4_HSH                       (0x04100530)

  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane5_HSH                       (0x04140530)

  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane6_HSH                       (0x04180530)

  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK0_Lane7_HSH                       (0x041C0530)

#define DDRDATA2CH1_CR_TXPERBITRANK1_REG                               (0x00000534)

  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane0_HSH                       (0x04000534)

  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane1_HSH                       (0x04040534)

  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane2_HSH                       (0x04080534)

  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane3_HSH                       (0x040C0534)

  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane4_HSH                       (0x04100534)

  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane5_HSH                       (0x04140534)

  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane6_HSH                       (0x04180534)

  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK1_Lane7_HSH                       (0x041C0534)

#define DDRDATA2CH1_CR_TXPERBITRANK2_REG                               (0x00000538)

  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane0_HSH                       (0x04000538)

  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane1_HSH                       (0x04040538)

  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane2_HSH                       (0x04080538)

  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane3_HSH                       (0x040C0538)

  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane4_HSH                       (0x04100538)

  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane5_HSH                       (0x04140538)

  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane6_HSH                       (0x04180538)

  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK2_Lane7_HSH                       (0x041C0538)

#define DDRDATA2CH1_CR_TXPERBITRANK3_REG                               (0x0000053C)

  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane0_HSH                       (0x0400053C)

  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane1_HSH                       (0x0404053C)

  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane2_HSH                       (0x0408053C)

  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane3_HSH                       (0x040C053C)

  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane4_HSH                       (0x0410053C)

  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane5_HSH                       (0x0414053C)

  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane6_HSH                       (0x0418053C)

  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA2CH1_CR_TXPERBITRANK3_Lane7_HSH                       (0x041C053C)

#define DDRDATA2CH1_CR_RCOMPDATA0_REG                                  (0x00000540)

  #define DDRDATA2CH1_CR_RCOMPDATA0_RcompDrvUp_OFF                     ( 0)
  #define DDRDATA2CH1_CR_RCOMPDATA0_RcompDrvUp_WID                     ( 6)
  #define DDRDATA2CH1_CR_RCOMPDATA0_RcompDrvUp_MSK                     (0x0000003F)
  #define DDRDATA2CH1_CR_RCOMPDATA0_RcompDrvUp_MIN                     (0)
  #define DDRDATA2CH1_CR_RCOMPDATA0_RcompDrvUp_MAX                     (63) // 0x0000003F
  #define DDRDATA2CH1_CR_RCOMPDATA0_RcompDrvUp_DEF                     (0x00000000)
  #define DDRDATA2CH1_CR_RCOMPDATA0_RcompDrvUp_HSH                     (0x06000540)

  #define DDRDATA2CH1_CR_RCOMPDATA0_Rsvd_OFF                           ( 6)
  #define DDRDATA2CH1_CR_RCOMPDATA0_Rsvd_WID                           ( 3)
  #define DDRDATA2CH1_CR_RCOMPDATA0_Rsvd_MSK                           (0x000001C0)
  #define DDRDATA2CH1_CR_RCOMPDATA0_Rsvd_MIN                           (0)
  #define DDRDATA2CH1_CR_RCOMPDATA0_Rsvd_MAX                           (7) // 0x00000007
  #define DDRDATA2CH1_CR_RCOMPDATA0_Rsvd_DEF                           (0x00000000)
  #define DDRDATA2CH1_CR_RCOMPDATA0_Rsvd_HSH                           (0x03060540)

  #define DDRDATA2CH1_CR_RCOMPDATA0_RcompDrvDown_OFF                   ( 9)
  #define DDRDATA2CH1_CR_RCOMPDATA0_RcompDrvDown_WID                   ( 6)
  #define DDRDATA2CH1_CR_RCOMPDATA0_RcompDrvDown_MSK                   (0x00007E00)
  #define DDRDATA2CH1_CR_RCOMPDATA0_RcompDrvDown_MIN                   (0)
  #define DDRDATA2CH1_CR_RCOMPDATA0_RcompDrvDown_MAX                   (63) // 0x0000003F
  #define DDRDATA2CH1_CR_RCOMPDATA0_RcompDrvDown_DEF                   (0x00000000)
  #define DDRDATA2CH1_CR_RCOMPDATA0_RcompDrvDown_HSH                   (0x06090540)

  #define DDRDATA2CH1_CR_RCOMPDATA0_VTComp_OFF                         (15)
  #define DDRDATA2CH1_CR_RCOMPDATA0_VTComp_WID                         ( 5)
  #define DDRDATA2CH1_CR_RCOMPDATA0_VTComp_MSK                         (0x000F8000)
  #define DDRDATA2CH1_CR_RCOMPDATA0_VTComp_MIN                         (0)
  #define DDRDATA2CH1_CR_RCOMPDATA0_VTComp_MAX                         (31) // 0x0000001F
  #define DDRDATA2CH1_CR_RCOMPDATA0_VTComp_DEF                         (0x00000000)
  #define DDRDATA2CH1_CR_RCOMPDATA0_VTComp_HSH                         (0x050F0540)

  #define DDRDATA2CH1_CR_RCOMPDATA0_SlewRateComp_OFF                   (20)
  #define DDRDATA2CH1_CR_RCOMPDATA0_SlewRateComp_WID                   ( 5)
  #define DDRDATA2CH1_CR_RCOMPDATA0_SlewRateComp_MSK                   (0x01F00000)
  #define DDRDATA2CH1_CR_RCOMPDATA0_SlewRateComp_MIN                   (0)
  #define DDRDATA2CH1_CR_RCOMPDATA0_SlewRateComp_MAX                   (31) // 0x0000001F
  #define DDRDATA2CH1_CR_RCOMPDATA0_SlewRateComp_DEF                   (0x00000000)
  #define DDRDATA2CH1_CR_RCOMPDATA0_SlewRateComp_HSH                   (0x05140540)

  #define DDRDATA2CH1_CR_RCOMPDATA0_Spare0_OFF                         (25)
  #define DDRDATA2CH1_CR_RCOMPDATA0_Spare0_WID                         ( 1)
  #define DDRDATA2CH1_CR_RCOMPDATA0_Spare0_MSK                         (0x02000000)
  #define DDRDATA2CH1_CR_RCOMPDATA0_Spare0_MIN                         (0)
  #define DDRDATA2CH1_CR_RCOMPDATA0_Spare0_MAX                         (1) // 0x00000001
  #define DDRDATA2CH1_CR_RCOMPDATA0_Spare0_DEF                         (0x00000000)
  #define DDRDATA2CH1_CR_RCOMPDATA0_Spare0_HSH                         (0x01190540)

  #define DDRDATA2CH1_CR_RCOMPDATA0_TcoComp_OFF                        (26)
  #define DDRDATA2CH1_CR_RCOMPDATA0_TcoComp_WID                        ( 6)
  #define DDRDATA2CH1_CR_RCOMPDATA0_TcoComp_MSK                        (0xFC000000)
  #define DDRDATA2CH1_CR_RCOMPDATA0_TcoComp_MIN                        (0)
  #define DDRDATA2CH1_CR_RCOMPDATA0_TcoComp_MAX                        (63) // 0x0000003F
  #define DDRDATA2CH1_CR_RCOMPDATA0_TcoComp_DEF                        (0x00000000)
  #define DDRDATA2CH1_CR_RCOMPDATA0_TcoComp_HSH                        (0x061A0540)

#define DDRDATA2CH1_CR_RCOMPDATA1_REG                                  (0x00000544)

  #define DDRDATA2CH1_CR_RCOMPDATA1_RcompOdtUp_OFF                     ( 0)
  #define DDRDATA2CH1_CR_RCOMPDATA1_RcompOdtUp_WID                     ( 6)
  #define DDRDATA2CH1_CR_RCOMPDATA1_RcompOdtUp_MSK                     (0x0000003F)
  #define DDRDATA2CH1_CR_RCOMPDATA1_RcompOdtUp_MIN                     (0)
  #define DDRDATA2CH1_CR_RCOMPDATA1_RcompOdtUp_MAX                     (63) // 0x0000003F
  #define DDRDATA2CH1_CR_RCOMPDATA1_RcompOdtUp_DEF                     (0x00000000)
  #define DDRDATA2CH1_CR_RCOMPDATA1_RcompOdtUp_HSH                     (0x06000544)

  #define DDRDATA2CH1_CR_RCOMPDATA1_PanicDrvDn_OFF                     ( 6)
  #define DDRDATA2CH1_CR_RCOMPDATA1_PanicDrvDn_WID                     (10)
  #define DDRDATA2CH1_CR_RCOMPDATA1_PanicDrvDn_MSK                     (0x0000FFC0)
  #define DDRDATA2CH1_CR_RCOMPDATA1_PanicDrvDn_MIN                     (0)
  #define DDRDATA2CH1_CR_RCOMPDATA1_PanicDrvDn_MAX                     (1023) // 0x000003FF
  #define DDRDATA2CH1_CR_RCOMPDATA1_PanicDrvDn_DEF                     (0x00000000)
  #define DDRDATA2CH1_CR_RCOMPDATA1_PanicDrvDn_HSH                     (0x0A060544)

  #define DDRDATA2CH1_CR_RCOMPDATA1_PanicDrvUp_OFF                     (16)
  #define DDRDATA2CH1_CR_RCOMPDATA1_PanicDrvUp_WID                     (10)
  #define DDRDATA2CH1_CR_RCOMPDATA1_PanicDrvUp_MSK                     (0x03FF0000)
  #define DDRDATA2CH1_CR_RCOMPDATA1_PanicDrvUp_MIN                     (0)
  #define DDRDATA2CH1_CR_RCOMPDATA1_PanicDrvUp_MAX                     (1023) // 0x000003FF
  #define DDRDATA2CH1_CR_RCOMPDATA1_PanicDrvUp_DEF                     (0x00000000)
  #define DDRDATA2CH1_CR_RCOMPDATA1_PanicDrvUp_HSH                     (0x0A100544)

  #define DDRDATA2CH1_CR_RCOMPDATA1_RcompOdtDown_OFF                   (26)
  #define DDRDATA2CH1_CR_RCOMPDATA1_RcompOdtDown_WID                   ( 6)
  #define DDRDATA2CH1_CR_RCOMPDATA1_RcompOdtDown_MSK                   (0xFC000000)
  #define DDRDATA2CH1_CR_RCOMPDATA1_RcompOdtDown_MIN                   (0)
  #define DDRDATA2CH1_CR_RCOMPDATA1_RcompOdtDown_MAX                   (63) // 0x0000003F
  #define DDRDATA2CH1_CR_RCOMPDATA1_RcompOdtDown_DEF                   (0x00000000)
  #define DDRDATA2CH1_CR_RCOMPDATA1_RcompOdtDown_HSH                   (0x061A0544)

#define DDRDATA2CH1_CR_TXXTALK_REG                                     (0x00000548)

  #define DDRDATA2CH1_CR_TXXTALK_Lane0_OFF                             ( 0)
  #define DDRDATA2CH1_CR_TXXTALK_Lane0_WID                             ( 4)
  #define DDRDATA2CH1_CR_TXXTALK_Lane0_MSK                             (0x0000000F)
  #define DDRDATA2CH1_CR_TXXTALK_Lane0_MIN                             (-8)
  #define DDRDATA2CH1_CR_TXXTALK_Lane0_MAX                             (7) // 0x00000007
  #define DDRDATA2CH1_CR_TXXTALK_Lane0_DEF                             (0x00000000)
  #define DDRDATA2CH1_CR_TXXTALK_Lane0_HSH                             (0x84000548)

  #define DDRDATA2CH1_CR_TXXTALK_Lane1_OFF                             ( 4)
  #define DDRDATA2CH1_CR_TXXTALK_Lane1_WID                             ( 4)
  #define DDRDATA2CH1_CR_TXXTALK_Lane1_MSK                             (0x000000F0)
  #define DDRDATA2CH1_CR_TXXTALK_Lane1_MIN                             (-8)
  #define DDRDATA2CH1_CR_TXXTALK_Lane1_MAX                             (7) // 0x00000007
  #define DDRDATA2CH1_CR_TXXTALK_Lane1_DEF                             (0x00000000)
  #define DDRDATA2CH1_CR_TXXTALK_Lane1_HSH                             (0x84040548)

  #define DDRDATA2CH1_CR_TXXTALK_Lane2_OFF                             ( 8)
  #define DDRDATA2CH1_CR_TXXTALK_Lane2_WID                             ( 4)
  #define DDRDATA2CH1_CR_TXXTALK_Lane2_MSK                             (0x00000F00)
  #define DDRDATA2CH1_CR_TXXTALK_Lane2_MIN                             (-8)
  #define DDRDATA2CH1_CR_TXXTALK_Lane2_MAX                             (7) // 0x00000007
  #define DDRDATA2CH1_CR_TXXTALK_Lane2_DEF                             (0x00000000)
  #define DDRDATA2CH1_CR_TXXTALK_Lane2_HSH                             (0x84080548)

  #define DDRDATA2CH1_CR_TXXTALK_Lane3_OFF                             (12)
  #define DDRDATA2CH1_CR_TXXTALK_Lane3_WID                             ( 4)
  #define DDRDATA2CH1_CR_TXXTALK_Lane3_MSK                             (0x0000F000)
  #define DDRDATA2CH1_CR_TXXTALK_Lane3_MIN                             (-8)
  #define DDRDATA2CH1_CR_TXXTALK_Lane3_MAX                             (7) // 0x00000007
  #define DDRDATA2CH1_CR_TXXTALK_Lane3_DEF                             (0x00000000)
  #define DDRDATA2CH1_CR_TXXTALK_Lane3_HSH                             (0x840C0548)

  #define DDRDATA2CH1_CR_TXXTALK_Lane4_OFF                             (16)
  #define DDRDATA2CH1_CR_TXXTALK_Lane4_WID                             ( 4)
  #define DDRDATA2CH1_CR_TXXTALK_Lane4_MSK                             (0x000F0000)
  #define DDRDATA2CH1_CR_TXXTALK_Lane4_MIN                             (-8)
  #define DDRDATA2CH1_CR_TXXTALK_Lane4_MAX                             (7) // 0x00000007
  #define DDRDATA2CH1_CR_TXXTALK_Lane4_DEF                             (0x00000000)
  #define DDRDATA2CH1_CR_TXXTALK_Lane4_HSH                             (0x84100548)

  #define DDRDATA2CH1_CR_TXXTALK_Lane5_OFF                             (20)
  #define DDRDATA2CH1_CR_TXXTALK_Lane5_WID                             ( 4)
  #define DDRDATA2CH1_CR_TXXTALK_Lane5_MSK                             (0x00F00000)
  #define DDRDATA2CH1_CR_TXXTALK_Lane5_MIN                             (-8)
  #define DDRDATA2CH1_CR_TXXTALK_Lane5_MAX                             (7) // 0x00000007
  #define DDRDATA2CH1_CR_TXXTALK_Lane5_DEF                             (0x00000000)
  #define DDRDATA2CH1_CR_TXXTALK_Lane5_HSH                             (0x84140548)

  #define DDRDATA2CH1_CR_TXXTALK_Lane6_OFF                             (24)
  #define DDRDATA2CH1_CR_TXXTALK_Lane6_WID                             ( 4)
  #define DDRDATA2CH1_CR_TXXTALK_Lane6_MSK                             (0x0F000000)
  #define DDRDATA2CH1_CR_TXXTALK_Lane6_MIN                             (-8)
  #define DDRDATA2CH1_CR_TXXTALK_Lane6_MAX                             (7) // 0x00000007
  #define DDRDATA2CH1_CR_TXXTALK_Lane6_DEF                             (0x00000000)
  #define DDRDATA2CH1_CR_TXXTALK_Lane6_HSH                             (0x84180548)

  #define DDRDATA2CH1_CR_TXXTALK_Lane7_OFF                             (28)
  #define DDRDATA2CH1_CR_TXXTALK_Lane7_WID                             ( 4)
  #define DDRDATA2CH1_CR_TXXTALK_Lane7_MSK                             (0xF0000000)
  #define DDRDATA2CH1_CR_TXXTALK_Lane7_MIN                             (-8)
  #define DDRDATA2CH1_CR_TXXTALK_Lane7_MAX                             (7) // 0x00000007
  #define DDRDATA2CH1_CR_TXXTALK_Lane7_DEF                             (0x00000000)
  #define DDRDATA2CH1_CR_TXXTALK_Lane7_HSH                             (0x841C0548)

#define DDRDATA2CH1_CR_RCOMPDATA2_REG                                  (0x0000054C)

  #define DDRDATA2CH1_CR_RCOMPDATA2_VttPanicUp_OFF                     ( 0)
  #define DDRDATA2CH1_CR_RCOMPDATA2_VttPanicUp_WID                     ( 8)
  #define DDRDATA2CH1_CR_RCOMPDATA2_VttPanicUp_MSK                     (0x000000FF)
  #define DDRDATA2CH1_CR_RCOMPDATA2_VttPanicUp_MIN                     (0)
  #define DDRDATA2CH1_CR_RCOMPDATA2_VttPanicUp_MAX                     (255) // 0x000000FF
  #define DDRDATA2CH1_CR_RCOMPDATA2_VttPanicUp_DEF                     (0x00000000)
  #define DDRDATA2CH1_CR_RCOMPDATA2_VttPanicUp_HSH                     (0x0800054C)

  #define DDRDATA2CH1_CR_RCOMPDATA2_VttPanicDn_OFF                     ( 8)
  #define DDRDATA2CH1_CR_RCOMPDATA2_VttPanicDn_WID                     ( 8)
  #define DDRDATA2CH1_CR_RCOMPDATA2_VttPanicDn_MSK                     (0x0000FF00)
  #define DDRDATA2CH1_CR_RCOMPDATA2_VttPanicDn_MIN                     (0)
  #define DDRDATA2CH1_CR_RCOMPDATA2_VttPanicDn_MAX                     (255) // 0x000000FF
  #define DDRDATA2CH1_CR_RCOMPDATA2_VttPanicDn_DEF                     (0x00000000)
  #define DDRDATA2CH1_CR_RCOMPDATA2_VttPanicDn_HSH                     (0x0808054C)

  #define DDRDATA2CH1_CR_RCOMPDATA2_Spare_OFF                          (16)
  #define DDRDATA2CH1_CR_RCOMPDATA2_Spare_WID                          (16)
  #define DDRDATA2CH1_CR_RCOMPDATA2_Spare_MSK                          (0xFFFF0000)
  #define DDRDATA2CH1_CR_RCOMPDATA2_Spare_MIN                          (0)
  #define DDRDATA2CH1_CR_RCOMPDATA2_Spare_MAX                          (65535) // 0x0000FFFF
  #define DDRDATA2CH1_CR_RCOMPDATA2_Spare_DEF                          (0x00000000)
  #define DDRDATA2CH1_CR_RCOMPDATA2_Spare_HSH                          (0x1010054C)

#define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_REG                            (0x00000550)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane0_OFF                    ( 0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane0_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane0_MSK                    (0x0000000F)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane0_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane0_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane0_HSH                    (0x04000550)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane1_OFF                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane1_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane1_MSK                    (0x000000F0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane1_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane1_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane1_HSH                    (0x04040550)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane2_OFF                    ( 8)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane2_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane2_MSK                    (0x00000F00)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane2_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane2_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane2_HSH                    (0x04080550)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane3_OFF                    (12)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane3_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane3_MSK                    (0x0000F000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane3_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane3_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane3_HSH                    (0x040C0550)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane4_OFF                    (16)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane4_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane4_MSK                    (0x000F0000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane4_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane4_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane4_HSH                    (0x04100550)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane5_OFF                    (20)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane5_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane5_MSK                    (0x00F00000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane5_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane5_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane5_HSH                    (0x04140550)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane6_OFF                    (24)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane6_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane6_MSK                    (0x0F000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane6_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane6_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane6_HSH                    (0x04180550)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane7_OFF                    (28)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane7_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane7_MSK                    (0xF0000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane7_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane7_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK0_Lane7_HSH                    (0x041C0550)

#define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_REG                            (0x00000554)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane0_OFF                    ( 0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane0_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane0_MSK                    (0x0000000F)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane0_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane0_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane0_HSH                    (0x04000554)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane1_OFF                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane1_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane1_MSK                    (0x000000F0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane1_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane1_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane1_HSH                    (0x04040554)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane2_OFF                    ( 8)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane2_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane2_MSK                    (0x00000F00)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane2_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane2_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane2_HSH                    (0x04080554)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane3_OFF                    (12)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane3_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane3_MSK                    (0x0000F000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane3_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane3_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane3_HSH                    (0x040C0554)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane4_OFF                    (16)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane4_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane4_MSK                    (0x000F0000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane4_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane4_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane4_HSH                    (0x04100554)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane5_OFF                    (20)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane5_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane5_MSK                    (0x00F00000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane5_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane5_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane5_HSH                    (0x04140554)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane6_OFF                    (24)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane6_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane6_MSK                    (0x0F000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane6_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane6_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane6_HSH                    (0x04180554)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane7_OFF                    (28)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane7_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane7_MSK                    (0xF0000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane7_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane7_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK1_Lane7_HSH                    (0x041C0554)

#define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_REG                            (0x00000558)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane0_OFF                    ( 0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane0_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane0_MSK                    (0x0000000F)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane0_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane0_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane0_HSH                    (0x04000558)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane1_OFF                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane1_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane1_MSK                    (0x000000F0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane1_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane1_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane1_HSH                    (0x04040558)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane2_OFF                    ( 8)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane2_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane2_MSK                    (0x00000F00)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane2_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane2_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane2_HSH                    (0x04080558)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane3_OFF                    (12)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane3_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane3_MSK                    (0x0000F000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane3_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane3_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane3_HSH                    (0x040C0558)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane4_OFF                    (16)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane4_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane4_MSK                    (0x000F0000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane4_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane4_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane4_HSH                    (0x04100558)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane5_OFF                    (20)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane5_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane5_MSK                    (0x00F00000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane5_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane5_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane5_HSH                    (0x04140558)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane6_OFF                    (24)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane6_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane6_MSK                    (0x0F000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane6_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane6_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane6_HSH                    (0x04180558)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane7_OFF                    (28)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane7_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane7_MSK                    (0xF0000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane7_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane7_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK2_Lane7_HSH                    (0x041C0558)

#define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_REG                            (0x0000055C)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane0_OFF                    ( 0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane0_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane0_MSK                    (0x0000000F)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane0_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane0_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane0_HSH                    (0x0400055C)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane1_OFF                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane1_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane1_MSK                    (0x000000F0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane1_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane1_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane1_HSH                    (0x0404055C)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane2_OFF                    ( 8)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane2_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane2_MSK                    (0x00000F00)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane2_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane2_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane2_HSH                    (0x0408055C)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane3_OFF                    (12)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane3_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane3_MSK                    (0x0000F000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane3_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane3_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane3_HSH                    (0x040C055C)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane4_OFF                    (16)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane4_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane4_MSK                    (0x000F0000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane4_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane4_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane4_HSH                    (0x0410055C)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane5_OFF                    (20)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane5_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane5_MSK                    (0x00F00000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane5_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane5_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane5_HSH                    (0x0414055C)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane6_OFF                    (24)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane6_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane6_MSK                    (0x0F000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane6_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane6_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane6_HSH                    (0x0418055C)

  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane7_OFF                    (28)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane7_WID                    ( 4)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane7_MSK                    (0xF0000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane7_MIN                    (0)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane7_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_RXOFFSETVDQRANK3_Lane7_HSH                    (0x041C055C)

#define DDRDATA2CH1_CR_DATATRAINFEEDBACK_REG                           (0x00000560)

  #define DDRDATA2CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_OFF       ( 0)
  #define DDRDATA2CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_WID       ( 9)
  #define DDRDATA2CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MSK       (0x000001FF)
  #define DDRDATA2CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MIN       (0)
  #define DDRDATA2CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MAX       (511) // 0x000001FF
  #define DDRDATA2CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_DEF       (0x00000000)
  #define DDRDATA2CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_HSH       (0x09000560)

  #define DDRDATA2CH1_CR_DATATRAINFEEDBACK_Spare_OFF                   ( 9)
  #define DDRDATA2CH1_CR_DATATRAINFEEDBACK_Spare_WID                   (23)
  #define DDRDATA2CH1_CR_DATATRAINFEEDBACK_Spare_MSK                   (0xFFFFFE00)
  #define DDRDATA2CH1_CR_DATATRAINFEEDBACK_Spare_MIN                   (0)
  #define DDRDATA2CH1_CR_DATATRAINFEEDBACK_Spare_MAX                   (8388607) // 0x007FFFFF
  #define DDRDATA2CH1_CR_DATATRAINFEEDBACK_Spare_DEF                   (0x00000000)
  #define DDRDATA2CH1_CR_DATATRAINFEEDBACK_Spare_HSH                   (0x17090560)

#define DDRDATA2CH1_CR_DLLPITESTANDADC_REG                             (0x00000564)

  #define DDRDATA2CH1_CR_DLLPITESTANDADC_RunTest_OFF                   ( 0)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_RunTest_WID                   ( 1)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_RunTest_MSK                   (0x00000001)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_RunTest_MIN                   (0)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_RunTest_MAX                   (1) // 0x00000001
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_RunTest_DEF                   (0x00000000)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_RunTest_HSH                   (0x01000564)

  #define DDRDATA2CH1_CR_DLLPITESTANDADC_Load_OFF                      ( 1)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_Load_WID                      ( 1)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_Load_MSK                      (0x00000002)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_Load_MIN                      (0)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_Load_MAX                      (1) // 0x00000001
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_Load_DEF                      (0x00000000)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_Load_HSH                      (0x01010564)

  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ModeHVM_OFF                   ( 2)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ModeHVM_WID                   ( 1)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ModeHVM_MSK                   (0x00000004)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ModeHVM_MIN                   (0)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ModeHVM_MAX                   (1) // 0x00000001
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ModeHVM_DEF                   (0x00000000)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ModeHVM_HSH                   (0x01020564)

  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ModeDV_OFF                    ( 3)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ModeDV_WID                    ( 1)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ModeDV_MSK                    (0x00000008)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ModeDV_MIN                    (0)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ModeDV_MAX                    (1) // 0x00000001
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ModeDV_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ModeDV_HSH                    (0x01030564)

  #define DDRDATA2CH1_CR_DLLPITESTANDADC_CalCfdl_OFF                   ( 4)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_CalCfdl_WID                   ( 1)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_CalCfdl_MSK                   (0x00000010)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_CalCfdl_MIN                   (0)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_CalCfdl_MAX                   (1) // 0x00000001
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_CalCfdl_DEF                   (0x00000000)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_CalCfdl_HSH                   (0x01040564)

  #define DDRDATA2CH1_CR_DLLPITESTANDADC_LoadCount_OFF                 ( 5)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_LoadCount_WID                 (10)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_LoadCount_MSK                 (0x00007FE0)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_LoadCount_MIN                 (0)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_LoadCount_MAX                 (1023) // 0x000003FF
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_LoadCount_DEF                 (0x00000000)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_LoadCount_HSH                 (0x0A050564)

  #define DDRDATA2CH1_CR_DLLPITESTANDADC_CountStatus_OFF               (15)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_CountStatus_WID               (10)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_CountStatus_MSK               (0x01FF8000)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_CountStatus_MIN               (0)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_CountStatus_MAX               (1023) // 0x000003FF
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_CountStatus_DEF               (0x00000000)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_CountStatus_HSH               (0x0A0F0564)

  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ModeADC_OFF                   (25)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ModeADC_WID                   ( 1)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ModeADC_MSK                   (0x02000000)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ModeADC_MIN                   (0)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ModeADC_MAX                   (1) // 0x00000001
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ModeADC_DEF                   (0x00000000)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ModeADC_HSH                   (0x01190564)

  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCClkDiv_OFF                 (26)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCClkDiv_WID                 ( 2)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCClkDiv_MSK                 (0x0C000000)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCClkDiv_MIN                 (0)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCClkDiv_MAX                 (3) // 0x00000003
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCClkDiv_DEF                 (0x00000000)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCClkDiv_HSH                 (0x021A0564)

  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_OFF             (28)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_WID             ( 1)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MSK             (0x10000000)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MIN             (0)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MAX             (1) // 0x00000001
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_DEF             (0x00000000)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_HSH             (0x011C0564)

  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCChopEn_OFF                 (29)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCChopEn_WID                 ( 1)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCChopEn_MSK                 (0x20000000)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCChopEn_MIN                 (0)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCChopEn_MAX                 (1) // 0x00000001
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCChopEn_DEF                 (0x00000000)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCChopEn_HSH                 (0x011D0564)

  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCDone_OFF                   (30)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCDone_WID                   ( 1)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCDone_MSK                   (0x40000000)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCDone_MIN                   (0)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCDone_MAX                   (1) // 0x00000001
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCDone_DEF                   (0x00000000)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_ADCDone_HSH                   (0x011E0564)

  #define DDRDATA2CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_OFF          (31)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_WID          ( 1)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MSK          (0x80000000)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MIN          (0)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MAX          (1) // 0x00000001
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_DEF          (0x00000000)
  #define DDRDATA2CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_HSH          (0x011F0564)

#define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_REG                         (0x00000568)

  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_OFF     ( 0)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_WID     ( 6)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MSK     (0x0000003F)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MIN     (-32)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MAX     (31) // 0x0000001F
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_DEF     (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_HSH     (0x86000568)

  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_OFF   ( 6)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_WID   ( 6)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MSK   (0x00000FC0)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MIN   (-32)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MAX   (31) // 0x0000001F
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_DEF   (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_HSH   (0x86060568)

  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_OFF     (12)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_WID     ( 5)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MSK     (0x0001F000)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MIN     (-16)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MAX     (15) // 0x0000000F
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_DEF     (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_HSH     (0x850C0568)

  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_OFF   (17)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_WID   ( 5)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MSK   (0x003E0000)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MIN   (-16)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MAX   (15) // 0x0000000F
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_DEF   (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_HSH   (0x85110568)

  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_OFF       (22)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_WID       ( 5)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MSK       (0x07C00000)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MIN       (-16)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MAX       (15) // 0x0000000F
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_DEF       (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_HSH       (0x85160568)

  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_OFF  (27)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_WID  ( 5)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MSK  (0xF8000000)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MIN  (-16)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MAX  (15) // 0x0000000F
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_DEF  (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_HSH  (0x851B0568)

#define DDRDATA2CH1_CR_DDRCRDATACONTROL1_REG                           (0x0000056C)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_RefPi_OFF                   ( 0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_RefPi_WID                   ( 4)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_RefPi_MSK                   (0x0000000F)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_RefPi_MIN                   (-8)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_RefPi_MAX                   (7) // 0x00000007
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_RefPi_DEF                   (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_RefPi_HSH                   (0x8400056C)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_DllMask_OFF                 ( 4)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_DllMask_WID                 ( 2)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_DllMask_MSK                 (0x00000030)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_DllMask_MIN                 (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_DllMask_MAX                 (3) // 0x00000003
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_DllMask_DEF                 (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_DllMask_HSH                 (0x0204056C)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_DllWeakLock_OFF             ( 6)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_DllWeakLock_WID             ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MSK             (0x00000040)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MIN             (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MAX             (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_DllWeakLock_DEF             (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_DllWeakLock_HSH             (0x0106056C)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_OFF      ( 7)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_WID      ( 3)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MSK      (0x00000380)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MIN      (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MAX      (7) // 0x00000007
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_DEF      (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_HSH      (0x0307056C)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_OFF               (10)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_WID               ( 4)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MSK               (0x00003C00)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MIN               (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MAX               (15) // 0x0000000F
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_DEF               (0x00000008)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_HSH               (0x040A056C)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_OdtDelay_OFF                (14)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_OdtDelay_WID                ( 4)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_OdtDelay_MSK                (0x0003C000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_OdtDelay_MIN                (-8)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_OdtDelay_MAX                (7) // 0x00000007
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_OdtDelay_DEF                (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_OdtDelay_HSH                (0x840E056C)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_OdtDuration_OFF             (18)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_OdtDuration_WID             ( 3)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_OdtDuration_MSK             (0x001C0000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_OdtDuration_MIN             (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_OdtDuration_MAX             (7) // 0x00000007
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_OdtDuration_DEF             (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_OdtDuration_HSH             (0x0312056C)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_OFF           (21)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_WID           ( 4)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MSK           (0x01E00000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MIN           (-8)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MAX           (7) // 0x00000007
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_DEF           (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_HSH           (0x8415056C)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_OFF        (25)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_WID        ( 3)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MSK        (0x0E000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MIN        (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MAX        (7) // 0x00000007
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_DEF        (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_HSH        (0x0319056C)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_OFF          (28)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_WID          ( 3)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MSK          (0x70000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MIN          (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MAX          (7) // 0x00000007
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_DEF          (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_HSH          (0x031C056C)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_OFF          (31)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_WID          ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MSK          (0x80000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MIN          (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MAX          (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_DEF          (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_HSH          (0x011F056C)

#define DDRDATA2CH1_CR_DDRCRDATACONTROL2_REG                           (0x00000570)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_OFF            ( 0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_WID            ( 5)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MSK            (0x0000001F)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MIN            (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MAX            (31) // 0x0000001F
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_DEF            (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_HSH            (0x05000570)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_OFF             ( 5)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_WID             ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MSK             (0x00000020)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MIN             (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MAX             (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_DEF             (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_HSH             (0x01050570)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_ForceRxOn_OFF               ( 6)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_ForceRxOn_WID               ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MSK               (0x00000040)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MIN               (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MAX               (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_ForceRxOn_DEF               (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_ForceRxOn_HSH               (0x01060570)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_LeakerComp_OFF              ( 7)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_LeakerComp_WID              ( 2)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_LeakerComp_MSK              (0x00000180)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_LeakerComp_MIN              (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_LeakerComp_MAX              (3) // 0x00000003
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_LeakerComp_DEF              (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_LeakerComp_HSH              (0x02070570)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_OFF          ( 9)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_WID          ( 4)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MSK          (0x00001E00)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MIN          (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MAX          (15) // 0x0000000F
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_DEF          (0x00000008)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_HSH          (0x04090570)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_OFF             (13)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_WID             ( 5)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MSK             (0x0003E000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MIN             (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MAX             (31) // 0x0000001F
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_DEF             (0x00000011)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_HSH             (0x050D0570)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_OFF             (18)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_WID             ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MSK             (0x00040000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MIN             (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MAX             (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_DEF             (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_HSH             (0x01120570)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_OFF         (19)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_WID         ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MSK         (0x00080000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MIN         (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_DEF         (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_HSH         (0x01130570)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_OFF                (20)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_WID                ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MSK                (0x00100000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MIN                (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MAX                (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_DEF                (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_HSH                (0x01140570)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_OFF               (21)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_WID               ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MSK               (0x00200000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MIN               (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MAX               (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_DEF               (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_HSH               (0x01150570)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnVttOdt_OFF                (22)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnVttOdt_WID                ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MSK                (0x00400000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MIN                (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MAX                (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnVttOdt_DEF                (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnVttOdt_HSH                (0x01160570)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_OFF            (23)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_WID            ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MSK            (0x00800000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MIN            (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MAX            (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_DEF            (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_HSH            (0x01170570)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_TxEqDis_OFF                 (24)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_TxEqDis_WID                 ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_TxEqDis_MSK                 (0x01000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_TxEqDis_MIN                 (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_TxEqDis_MAX                 (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_TxEqDis_DEF                 (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_TxEqDis_HSH                 (0x01180570)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_OFF           (25)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_WID           ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MSK           (0x02000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MIN           (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MAX           (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_DEF           (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_HSH           (0x01190570)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_Cben_OFF                    (26)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_Cben_WID                    ( 3)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_Cben_MSK                    (0x1C000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_Cben_MIN                    (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_Cben_MAX                    (7) // 0x00000007
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_Cben_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_Cben_HSH                    (0x031A0570)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_OFF         (29)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_WID         ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MSK         (0x20000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MIN         (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_HSH         (0x011D0570)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_OFF         (30)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_WID         ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MSK         (0x40000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MIN         (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_HSH         (0x011E0570)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_OFF         (31)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_WID         ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MSK         (0x80000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MIN         (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MAX         (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_DEF         (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_HSH         (0x011F0570)

#define DDRDATA2CH1_CR_DDRCRVREFCONTROL_REG                            (0x00000574)

  #define DDRDATA2CH1_CR_DDRCRVREFCONTROL_VrefCtl_OFF                  ( 0)
  #define DDRDATA2CH1_CR_DDRCRVREFCONTROL_VrefCtl_WID                  (24)
  #define DDRDATA2CH1_CR_DDRCRVREFCONTROL_VrefCtl_MSK                  (0x00FFFFFF)
  #define DDRDATA2CH1_CR_DDRCRVREFCONTROL_VrefCtl_MIN                  (0)
  #define DDRDATA2CH1_CR_DDRCRVREFCONTROL_VrefCtl_MAX                  (16777215) // 0x00FFFFFF
  #define DDRDATA2CH1_CR_DDRCRVREFCONTROL_VrefCtl_DEF                  (0x000E453A)
  #define DDRDATA2CH1_CR_DDRCRVREFCONTROL_VrefCtl_HSH                  (0x18000574)

  #define DDRDATA2CH1_CR_DDRCRVREFCONTROL_OutputCode_OFF               (24)
  #define DDRDATA2CH1_CR_DDRCRVREFCONTROL_OutputCode_WID               ( 8)
  #define DDRDATA2CH1_CR_DDRCRVREFCONTROL_OutputCode_MSK               (0xFF000000)
  #define DDRDATA2CH1_CR_DDRCRVREFCONTROL_OutputCode_MIN               (0)
  #define DDRDATA2CH1_CR_DDRCRVREFCONTROL_OutputCode_MAX               (255) // 0x000000FF
  #define DDRDATA2CH1_CR_DDRCRVREFCONTROL_OutputCode_DEF               (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVREFCONTROL_OutputCode_HSH               (0x08180574)

#define DDRDATA2CH1_CR_DDRCRVSSHICONTROL_REG                           (0x00000578)

  #define DDRDATA2CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_OFF                ( 0)
  #define DDRDATA2CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_WID                (25)
  #define DDRDATA2CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MSK                (0x01FFFFFF)
  #define DDRDATA2CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MIN                (0)
  #define DDRDATA2CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MAX                (33554431) // 0x01FFFFFF
  #define DDRDATA2CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_DEF                (0x014D8234)
  #define DDRDATA2CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_HSH                (0x19000578)

  #define DDRDATA2CH1_CR_DDRCRVSSHICONTROL_OutputCode_OFF              (25)
  #define DDRDATA2CH1_CR_DDRCRVSSHICONTROL_OutputCode_WID              ( 7)
  #define DDRDATA2CH1_CR_DDRCRVSSHICONTROL_OutputCode_MSK              (0xFE000000)
  #define DDRDATA2CH1_CR_DDRCRVSSHICONTROL_OutputCode_MIN              (0)
  #define DDRDATA2CH1_CR_DDRCRVSSHICONTROL_OutputCode_MAX              (127) // 0x0000007F
  #define DDRDATA2CH1_CR_DDRCRVSSHICONTROL_OutputCode_DEF              (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVSSHICONTROL_OutputCode_HSH              (0x07190578)

#define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_REG                        (0x0000057C)

  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_OFF          ( 0)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_WID          ( 6)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MSK          (0x0000003F)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MIN          (-32)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MAX          (31) // 0x0000001F
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_DEF          (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_HSH          (0x8600057C)

  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_OFF          ( 6)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_WID          ( 6)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MSK          (0x00000FC0)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MIN          (-32)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_DEF          (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_HSH          (0x8606057C)

  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_OFF           (12)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_WID           ( 6)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MSK           (0x0003F000)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MIN           (-32)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MAX           (31) // 0x0000001F
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_DEF           (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_HSH           (0x860C057C)

  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_OFF          (18)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_WID          ( 6)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MSK          (0x00FC0000)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MIN          (-32)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_DEF          (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_HSH          (0x8612057C)

  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_OFF           (24)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_WID           ( 7)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MSK           (0x7F000000)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MIN           (-64)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MAX           (63) // 0x0000003F
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_DEF           (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_HSH           (0x8718057C)

  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_OFF                (31)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_WID                ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MSK                (0x80000000)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MIN                (0)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MAX                (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_DEF                (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_HSH                (0x011F057C)

#define DDRDATA2CH1_CR_DDRCRDATACONTROL0_REG                           (0x00000580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_OFF          ( 0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_WID          ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MSK          (0x00000001)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MIN          (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_DEF          (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_HSH          (0x01000580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_OFF          ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_WID          ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MSK          (0x00000002)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MIN          (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_DEF          (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_HSH          (0x01010580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_OFF          ( 2)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_WID          ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MSK          (0x00000004)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MIN          (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_DEF          (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_HSH          (0x01020580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_OFF    ( 3)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_WID    ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MSK    (0x00000008)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MIN    (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MAX    (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_DEF    (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_HSH    (0x01030580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxOn_OFF                    ( 4)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxOn_WID                    ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxOn_MSK                    (0x00000010)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxOn_MIN                    (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxOn_MAX                    (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxOn_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxOn_HSH                    (0x01040580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RfOn_OFF                    ( 5)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RfOn_WID                    ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RfOn_MSK                    (0x00000020)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RfOn_MIN                    (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RfOn_MAX                    (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RfOn_DEF                    (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RfOn_HSH                    (0x01050580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxPiOn_OFF                  ( 6)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxPiOn_WID                  ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxPiOn_MSK                  (0x00000040)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxPiOn_MIN                  (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxPiOn_DEF                  (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxPiOn_HSH                  (0x01060580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxPiOn_OFF                  ( 7)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxPiOn_WID                  ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxPiOn_MSK                  (0x00000080)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxPiOn_MIN                  (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxPiOn_DEF                  (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxPiOn_HSH                  (0x01070580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_OFF        ( 8)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_WID        ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MSK        (0x00000100)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MIN        (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_DEF        (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_HSH        (0x01080580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_OFF        ( 9)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_WID        ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MSK        (0x00000200)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MIN        (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_DEF        (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_HSH        (0x01090580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxDisable_OFF               (10)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxDisable_WID               ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxDisable_MSK               (0x00000400)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxDisable_MIN               (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxDisable_MAX               (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxDisable_DEF               (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxDisable_HSH               (0x010A0580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxDisable_OFF               (11)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxDisable_WID               ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxDisable_MSK               (0x00000800)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxDisable_MIN               (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxDisable_MAX               (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxDisable_DEF               (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxDisable_HSH               (0x010B0580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxLong_OFF                  (12)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxLong_WID                  ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxLong_MSK                  (0x00001000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxLong_MIN                  (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxLong_MAX                  (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxLong_DEF                  (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_TxLong_HSH                  (0x010C0580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_OFF               (13)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_WID               ( 2)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MSK               (0x00006000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MIN               (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MAX               (3) // 0x00000003
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_DEF               (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_HSH               (0x020D0580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxReadPointer_OFF           (15)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxReadPointer_WID           ( 3)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MSK           (0x00038000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MIN           (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MAX           (7) // 0x00000007
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxReadPointer_DEF           (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_RxReadPointer_HSH           (0x030F0580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_OFF              (18)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_WID              ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MSK              (0x00040000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MIN              (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MAX              (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_DEF              (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_HSH              (0x01120580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_OFF            (19)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_WID            ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MSK            (0x00080000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MIN            (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MAX            (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_DEF            (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_HSH            (0x01130580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ReadRFRd_OFF                (20)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ReadRFRd_WID                ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MSK                (0x00100000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MIN                (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MAX                (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ReadRFRd_DEF                (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ReadRFRd_HSH                (0x01140580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ReadRFWr_OFF                (21)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ReadRFWr_WID                ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MSK                (0x00200000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MIN                (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MAX                (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ReadRFWr_DEF                (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ReadRFWr_HSH                (0x01150580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ReadRFRank_OFF              (22)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ReadRFRank_WID              ( 2)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MSK              (0x00C00000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MIN              (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MAX              (3) // 0x00000003
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ReadRFRank_DEF              (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ReadRFRank_HSH              (0x02160580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_OFF              (24)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_WID              ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MSK              (0x01000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MIN              (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MAX              (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_DEF              (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_HSH              (0x01180580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_OdtSampOff_OFF              (25)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_OdtSampOff_WID              ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MSK              (0x02000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MIN              (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MAX              (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_OdtSampOff_DEF              (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_OdtSampOff_HSH              (0x01190580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_OFF        (26)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_WID        ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MSK        (0x04000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MIN        (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MAX        (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_DEF        (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_HSH        (0x011A0580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_OFF         (27)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_WID         ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MSK         (0x08000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MIN         (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MAX         (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_DEF         (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_HSH         (0x011B0580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_OFF              (28)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_WID              ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MSK              (0x10000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MIN              (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MAX              (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_DEF              (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_HSH              (0x011C0580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_OFF          (29)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_WID          ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MSK          (0x20000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MIN          (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MAX          (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_DEF          (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_HSH          (0x011D0580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_OFF         (30)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_WID         ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MSK         (0x40000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MIN         (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MAX         (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_DEF         (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_HSH         (0x011E0580)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_OFF            (31)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_WID            ( 1)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MSK            (0x80000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MIN            (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MAX            (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_DEF            (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_HSH            (0x011F0580)

#define DDRDATA2CH1_CR_DDRCRVREFADJUST1_REG                            (0x00000584)

  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_OFF                ( 0)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_WID                ( 7)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MSK                (0x0000007F)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MIN                (-64)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MAX                (63) // 0x0000003F
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_DEF                (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_HSH                (0x87000584)

  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_OFF               ( 7)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_WID               ( 7)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MSK               (0x00003F80)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MIN               (-64)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_DEF               (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_HSH               (0x87070584)

  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_OFF               (14)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_WID               ( 7)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MSK               (0x001FC000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MIN               (-64)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_DEF               (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_HSH               (0x870E0584)

  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_OFF             (21)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_WID             ( 1)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MSK             (0x00200000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MIN             (0)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MAX             (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_DEF             (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_HSH             (0x01150584)

  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_OFF            (22)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_WID            ( 1)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MSK            (0x00400000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MIN            (0)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MAX            (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_DEF            (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_HSH            (0x01160584)

  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_OFF            (23)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_WID            ( 1)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MSK            (0x00800000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MIN            (0)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MAX            (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_DEF            (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_HSH            (0x01170584)

  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_OFF             (24)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_WID             ( 2)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MSK             (0x03000000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MIN             (0)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MAX             (3) // 0x00000003
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_DEF             (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_HSH             (0x02180584)

  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_OFF            (26)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_WID            ( 1)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MSK            (0x04000000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MIN            (0)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MAX            (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_DEF            (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_HSH            (0x011A0584)

  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_Rsvd_OFF                     (27)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_Rsvd_WID                     ( 2)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_Rsvd_MSK                     (0x18000000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_Rsvd_MIN                     (0)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_Rsvd_MAX                     (3) // 0x00000003
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_Rsvd_DEF                     (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_Rsvd_HSH                     (0x021B0584)

  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_caSlowBW_OFF                 (29)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_caSlowBW_WID                 ( 1)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_caSlowBW_MSK                 (0x20000000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_caSlowBW_MIN                 (0)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_caSlowBW_MAX                 (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_caSlowBW_DEF                 (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_caSlowBW_HSH                 (0x011D0584)

  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_OFF                (30)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_WID                ( 1)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MSK                (0x40000000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MIN                (0)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_DEF                (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_HSH                (0x011E0584)

  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_OFF                (31)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_WID                ( 1)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MSK                (0x80000000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MIN                (0)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_DEF                (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_HSH                (0x011F0584)

#define DDRDATA2CH1_CR_DDRCRDATACONTROL3_REG                           (0x00000588)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_OFF        ( 0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_WID        ( 3)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MSK        (0x00000007)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MIN        (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MAX        (7) // 0x00000007
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_DEF        (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_HSH        (0x03000588)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_OFF        ( 3)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_WID        ( 3)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MSK        (0x00000038)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MIN        (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MAX        (7) // 0x00000007
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_DEF        (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_HSH        (0x03030588)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_OFF        ( 6)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_WID        ( 3)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MSK        (0x000001C0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MIN        (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MAX        (7) // 0x00000007
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_DEF        (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_HSH        (0x03060588)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_OFF        ( 9)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_WID        ( 3)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MSK        (0x00000E00)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MIN        (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MAX        (7) // 0x00000007
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_DEF        (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_HSH        (0x03090588)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_OFF        (12)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_WID        ( 3)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MSK        (0x00007000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MIN        (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MAX        (7) // 0x00000007
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_DEF        (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_HSH        (0x030C0588)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_OFF        (15)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_WID        ( 3)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MSK        (0x00038000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MIN        (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MAX        (7) // 0x00000007
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_DEF        (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_HSH        (0x030F0588)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_OFF        (18)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_WID        ( 3)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MSK        (0x001C0000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MIN        (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MAX        (7) // 0x00000007
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_DEF        (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_HSH        (0x03120588)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_OFF        (21)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_WID        ( 3)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MSK        (0x00E00000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MIN        (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MAX        (7) // 0x00000007
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_DEF        (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_HSH        (0x03150588)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_OFF                (24)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_WID                ( 3)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MSK                (0x07000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MIN                (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MAX                (7) // 0x00000007
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_DEF                (0x00000003)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_HSH                (0x03180588)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_OFF             (27)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_WID             ( 3)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MSK             (0x38000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MIN             (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MAX             (7) // 0x00000007
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_DEF             (0x00000003)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_HSH             (0x031B0588)

  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_OFF                (30)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_WID                ( 2)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MSK                (0xC0000000)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MIN                (0)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MAX                (3) // 0x00000003
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_DEF                (0x00000001)
  #define DDRDATA2CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_HSH                (0x021E0588)

#define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_REG                          (0x0000058C)

  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Target_OFF                 ( 0)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Target_WID                 ( 4)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Target_MSK                 (0x0000000F)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Target_MIN                 (0)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Target_MAX                 (15) // 0x0000000F
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Target_DEF                 (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Target_HSH                 (0x0400058C)

  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Panic_OFF                  ( 4)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Panic_WID                  ( 5)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Panic_MSK                  (0x000001F0)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Panic_MIN                  (0)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Panic_MAX                  (31) // 0x0000001F
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Panic_DEF                  (0x00000010)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Panic_HSH                  (0x0504058C)

  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_OFF            ( 9)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_WID            ( 2)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MSK            (0x00000600)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MIN            (0)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MAX            (3) // 0x00000003
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_DEF            (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_HSH            (0x0209058C)

  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_OFF         (11)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_WID         ( 1)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MSK         (0x00000800)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MIN         (0)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_DEF         (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_HSH         (0x010B058C)

  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_OFF             (12)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_WID             ( 1)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MSK             (0x00001000)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MIN             (0)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MAX             (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_DEF             (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_HSH             (0x010C058C)

  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_OFF            (13)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_WID            ( 3)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MSK            (0x0000E000)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MIN            (0)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MAX            (7) // 0x00000007
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_DEF            (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_HSH            (0x030D058C)

  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_OFF      (16)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_WID      ( 1)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MSK      (0x00010000)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MIN      (0)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MAX      (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_DEF      (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_HSH      (0x0110058C)

  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Spares_OFF                 (17)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Spares_WID                 ( 8)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Spares_MSK                 (0x01FE0000)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Spares_MIN                 (0)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Spares_MAX                 (255) // 0x000000FF
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Spares_DEF                 (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Spares_HSH                 (0x0811058C)

  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_OFF             (25)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_WID             ( 1)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MSK             (0x02000000)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MIN             (0)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MAX             (1) // 0x00000001
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_DEF             (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_HSH             (0x0119058C)

  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_OFF         (26)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_WID         ( 6)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MSK         (0xFC000000)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MIN         (0)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MAX         (63) // 0x0000003F
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_DEF         (0x00000000)
  #define DDRDATA2CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_HSH         (0x061A058C)

#define DDRDATA3CH0_CR_RXTRAINRANK0_REG                                (0x00000600)

  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxRcvEnPi_MIN                    (0)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxRcvEnPi_HSH                    (0x09000600)

  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxDqsPPi_WID                     ( 6)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxDqsPPi_MIN                     (0)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxDqsPPi_HSH                     (0x06090600)

  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxEq_OFF                         (15)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxEq_WID                         ( 5)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxEq_MSK                         (0x000F8000)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxEq_MIN                         (0)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxEq_DEF                         (0x00000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxEq_HSH                         (0x050F0600)

  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxDqsNPi_OFF                     (20)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxDqsNPi_WID                     ( 6)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxDqsNPi_MIN                     (0)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxDqsNPi_HSH                     (0x06140600)

  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxVref_OFF                       (26)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxVref_WID                       ( 6)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxVref_MSK                       (0xFC000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxVref_MIN                       (-32)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxVref_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK0_RxVref_HSH                       (0x861A0600)

#define DDRDATA3CH0_CR_RXTRAINRANK1_REG                                (0x00000604)

  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxRcvEnPi_MIN                    (0)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxRcvEnPi_HSH                    (0x09000604)

  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxDqsPPi_WID                     ( 6)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxDqsPPi_MIN                     (0)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxDqsPPi_HSH                     (0x06090604)

  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxEq_OFF                         (15)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxEq_WID                         ( 5)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxEq_MSK                         (0x000F8000)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxEq_MIN                         (0)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxEq_DEF                         (0x00000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxEq_HSH                         (0x050F0604)

  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxDqsNPi_OFF                     (20)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxDqsNPi_WID                     ( 6)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxDqsNPi_MIN                     (0)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxDqsNPi_HSH                     (0x06140604)

  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxVref_OFF                       (26)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxVref_WID                       ( 6)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxVref_MSK                       (0xFC000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxVref_MIN                       (-32)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxVref_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK1_RxVref_HSH                       (0x861A0604)

#define DDRDATA3CH0_CR_RXTRAINRANK2_REG                                (0x00000608)

  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxRcvEnPi_MIN                    (0)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxRcvEnPi_HSH                    (0x09000608)

  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxDqsPPi_WID                     ( 6)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxDqsPPi_MIN                     (0)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxDqsPPi_HSH                     (0x06090608)

  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxEq_OFF                         (15)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxEq_WID                         ( 5)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxEq_MSK                         (0x000F8000)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxEq_MIN                         (0)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxEq_DEF                         (0x00000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxEq_HSH                         (0x050F0608)

  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxDqsNPi_OFF                     (20)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxDqsNPi_WID                     ( 6)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxDqsNPi_MIN                     (0)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxDqsNPi_HSH                     (0x06140608)

  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxVref_OFF                       (26)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxVref_WID                       ( 6)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxVref_MSK                       (0xFC000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxVref_MIN                       (-32)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxVref_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK2_RxVref_HSH                       (0x861A0608)

#define DDRDATA3CH0_CR_RXTRAINRANK3_REG                                (0x0000060C)

  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxRcvEnPi_MIN                    (0)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxRcvEnPi_HSH                    (0x0900060C)

  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxDqsPPi_WID                     ( 6)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxDqsPPi_MIN                     (0)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxDqsPPi_HSH                     (0x0609060C)

  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxEq_OFF                         (15)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxEq_WID                         ( 5)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxEq_MSK                         (0x000F8000)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxEq_MIN                         (0)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxEq_DEF                         (0x00000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxEq_HSH                         (0x050F060C)

  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxDqsNPi_OFF                     (20)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxDqsNPi_WID                     ( 6)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxDqsNPi_MIN                     (0)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxDqsNPi_HSH                     (0x0614060C)

  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxVref_OFF                       (26)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxVref_WID                       ( 6)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxVref_MSK                       (0xFC000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxVref_MIN                       (-32)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxVref_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXTRAINRANK3_RxVref_HSH                       (0x861A060C)

#define DDRDATA3CH0_CR_RXPERBITRANK0_REG                               (0x00000610)

  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane0_HSH                       (0x04000610)

  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane1_HSH                       (0x04040610)

  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane2_HSH                       (0x04080610)

  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane3_HSH                       (0x040C0610)

  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane4_HSH                       (0x04100610)

  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane5_HSH                       (0x04140610)

  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane6_HSH                       (0x04180610)

  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK0_Lane7_HSH                       (0x041C0610)

#define DDRDATA3CH0_CR_RXPERBITRANK1_REG                               (0x00000614)

  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane0_HSH                       (0x04000614)

  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane1_HSH                       (0x04040614)

  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane2_HSH                       (0x04080614)

  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane3_HSH                       (0x040C0614)

  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane4_HSH                       (0x04100614)

  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane5_HSH                       (0x04140614)

  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane6_HSH                       (0x04180614)

  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK1_Lane7_HSH                       (0x041C0614)

#define DDRDATA3CH0_CR_RXPERBITRANK2_REG                               (0x00000618)

  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane0_HSH                       (0x04000618)

  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane1_HSH                       (0x04040618)

  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane2_HSH                       (0x04080618)

  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane3_HSH                       (0x040C0618)

  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane4_HSH                       (0x04100618)

  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane5_HSH                       (0x04140618)

  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane6_HSH                       (0x04180618)

  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK2_Lane7_HSH                       (0x041C0618)

#define DDRDATA3CH0_CR_RXPERBITRANK3_REG                               (0x0000061C)

  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane0_HSH                       (0x0400061C)

  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane1_HSH                       (0x0404061C)

  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane2_HSH                       (0x0408061C)

  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane3_HSH                       (0x040C061C)

  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane4_HSH                       (0x0410061C)

  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane5_HSH                       (0x0414061C)

  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane6_HSH                       (0x0418061C)

  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_RXPERBITRANK3_Lane7_HSH                       (0x041C061C)

#define DDRDATA3CH0_CR_TXTRAINRANK0_REG                                (0x00000620)

  #define DDRDATA3CH0_CR_TXTRAINRANK0_TxDqDelay_OFF                    ( 0)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_TxDqDelay_WID                    ( 9)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_TxDqDelay_MIN                    (0)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA3CH0_CR_TXTRAINRANK0_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_TxDqDelay_HSH                    (0x09000620)

  #define DDRDATA3CH0_CR_TXTRAINRANK0_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_TxDqsDelay_WID                   ( 9)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_TxDqsDelay_MIN                   (0)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA3CH0_CR_TXTRAINRANK0_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_TxDqsDelay_HSH                   (0x09090620)

  #define DDRDATA3CH0_CR_TXTRAINRANK0_Spare0_OFF                       (18)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_Spare0_WID                       ( 2)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_Spare0_MSK                       (0x000C0000)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_Spare0_MIN                       (0)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA3CH0_CR_TXTRAINRANK0_Spare0_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_Spare0_HSH                       (0x02120620)

  #define DDRDATA3CH0_CR_TXTRAINRANK0_TxEqualization_OFF               (20)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_TxEqualization_WID               ( 6)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_TxEqualization_MIN               (0)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA3CH0_CR_TXTRAINRANK0_TxEqualization_DEF               (0x00000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_TxEqualization_HSH               (0x06140620)

  #define DDRDATA3CH0_CR_TXTRAINRANK0_Spare1_OFF                       (26)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_Spare1_WID                       ( 6)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_Spare1_MSK                       (0xFC000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_Spare1_MIN                       (0)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA3CH0_CR_TXTRAINRANK0_Spare1_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK0_Spare1_HSH                       (0x061A0620)

#define DDRDATA3CH0_CR_TXTRAINRANK1_REG                                (0x00000624)

  #define DDRDATA3CH0_CR_TXTRAINRANK1_TxDqDelay_OFF                    ( 0)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_TxDqDelay_WID                    ( 9)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_TxDqDelay_MIN                    (0)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA3CH0_CR_TXTRAINRANK1_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_TxDqDelay_HSH                    (0x09000624)

  #define DDRDATA3CH0_CR_TXTRAINRANK1_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_TxDqsDelay_WID                   ( 9)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_TxDqsDelay_MIN                   (0)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA3CH0_CR_TXTRAINRANK1_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_TxDqsDelay_HSH                   (0x09090624)

  #define DDRDATA3CH0_CR_TXTRAINRANK1_Spare0_OFF                       (18)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_Spare0_WID                       ( 2)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_Spare0_MSK                       (0x000C0000)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_Spare0_MIN                       (0)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA3CH0_CR_TXTRAINRANK1_Spare0_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_Spare0_HSH                       (0x02120624)

  #define DDRDATA3CH0_CR_TXTRAINRANK1_TxEqualization_OFF               (20)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_TxEqualization_WID               ( 6)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_TxEqualization_MIN               (0)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA3CH0_CR_TXTRAINRANK1_TxEqualization_DEF               (0x00000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_TxEqualization_HSH               (0x06140624)

  #define DDRDATA3CH0_CR_TXTRAINRANK1_Spare1_OFF                       (26)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_Spare1_WID                       ( 6)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_Spare1_MSK                       (0xFC000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_Spare1_MIN                       (0)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA3CH0_CR_TXTRAINRANK1_Spare1_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK1_Spare1_HSH                       (0x061A0624)

#define DDRDATA3CH0_CR_TXTRAINRANK2_REG                                (0x00000628)

  #define DDRDATA3CH0_CR_TXTRAINRANK2_TxDqDelay_OFF                    ( 0)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_TxDqDelay_WID                    ( 9)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_TxDqDelay_MIN                    (0)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA3CH0_CR_TXTRAINRANK2_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_TxDqDelay_HSH                    (0x09000628)

  #define DDRDATA3CH0_CR_TXTRAINRANK2_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_TxDqsDelay_WID                   ( 9)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_TxDqsDelay_MIN                   (0)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA3CH0_CR_TXTRAINRANK2_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_TxDqsDelay_HSH                   (0x09090628)

  #define DDRDATA3CH0_CR_TXTRAINRANK2_Spare0_OFF                       (18)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_Spare0_WID                       ( 2)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_Spare0_MSK                       (0x000C0000)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_Spare0_MIN                       (0)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA3CH0_CR_TXTRAINRANK2_Spare0_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_Spare0_HSH                       (0x02120628)

  #define DDRDATA3CH0_CR_TXTRAINRANK2_TxEqualization_OFF               (20)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_TxEqualization_WID               ( 6)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_TxEqualization_MIN               (0)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA3CH0_CR_TXTRAINRANK2_TxEqualization_DEF               (0x00000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_TxEqualization_HSH               (0x06140628)

  #define DDRDATA3CH0_CR_TXTRAINRANK2_Spare1_OFF                       (26)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_Spare1_WID                       ( 6)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_Spare1_MSK                       (0xFC000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_Spare1_MIN                       (0)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA3CH0_CR_TXTRAINRANK2_Spare1_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK2_Spare1_HSH                       (0x061A0628)

#define DDRDATA3CH0_CR_TXTRAINRANK3_REG                                (0x0000062C)

  #define DDRDATA3CH0_CR_TXTRAINRANK3_TxDqDelay_OFF                    ( 0)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_TxDqDelay_WID                    ( 9)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_TxDqDelay_MIN                    (0)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA3CH0_CR_TXTRAINRANK3_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_TxDqDelay_HSH                    (0x0900062C)

  #define DDRDATA3CH0_CR_TXTRAINRANK3_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_TxDqsDelay_WID                   ( 9)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_TxDqsDelay_MIN                   (0)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA3CH0_CR_TXTRAINRANK3_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_TxDqsDelay_HSH                   (0x0909062C)

  #define DDRDATA3CH0_CR_TXTRAINRANK3_Spare0_OFF                       (18)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_Spare0_WID                       ( 2)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_Spare0_MSK                       (0x000C0000)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_Spare0_MIN                       (0)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA3CH0_CR_TXTRAINRANK3_Spare0_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_Spare0_HSH                       (0x0212062C)

  #define DDRDATA3CH0_CR_TXTRAINRANK3_TxEqualization_OFF               (20)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_TxEqualization_WID               ( 6)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_TxEqualization_MIN               (0)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA3CH0_CR_TXTRAINRANK3_TxEqualization_DEF               (0x00000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_TxEqualization_HSH               (0x0614062C)

  #define DDRDATA3CH0_CR_TXTRAINRANK3_Spare1_OFF                       (26)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_Spare1_WID                       ( 6)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_Spare1_MSK                       (0xFC000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_Spare1_MIN                       (0)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA3CH0_CR_TXTRAINRANK3_Spare1_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXTRAINRANK3_Spare1_HSH                       (0x061A062C)

#define DDRDATA3CH0_CR_TXPERBITRANK0_REG                               (0x00000630)

  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane0_HSH                       (0x04000630)

  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane1_HSH                       (0x04040630)

  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane2_HSH                       (0x04080630)

  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane3_HSH                       (0x040C0630)

  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane4_HSH                       (0x04100630)

  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane5_HSH                       (0x04140630)

  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane6_HSH                       (0x04180630)

  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK0_Lane7_HSH                       (0x041C0630)

#define DDRDATA3CH0_CR_TXPERBITRANK1_REG                               (0x00000634)

  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane0_HSH                       (0x04000634)

  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane1_HSH                       (0x04040634)

  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane2_HSH                       (0x04080634)

  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane3_HSH                       (0x040C0634)

  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane4_HSH                       (0x04100634)

  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane5_HSH                       (0x04140634)

  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane6_HSH                       (0x04180634)

  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK1_Lane7_HSH                       (0x041C0634)

#define DDRDATA3CH0_CR_TXPERBITRANK2_REG                               (0x00000638)

  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane0_HSH                       (0x04000638)

  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane1_HSH                       (0x04040638)

  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane2_HSH                       (0x04080638)

  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane3_HSH                       (0x040C0638)

  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane4_HSH                       (0x04100638)

  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane5_HSH                       (0x04140638)

  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane6_HSH                       (0x04180638)

  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK2_Lane7_HSH                       (0x041C0638)

#define DDRDATA3CH0_CR_TXPERBITRANK3_REG                               (0x0000063C)

  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane0_HSH                       (0x0400063C)

  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane1_HSH                       (0x0404063C)

  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane2_HSH                       (0x0408063C)

  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane3_HSH                       (0x040C063C)

  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane4_HSH                       (0x0410063C)

  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane5_HSH                       (0x0414063C)

  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane6_HSH                       (0x0418063C)

  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA3CH0_CR_TXPERBITRANK3_Lane7_HSH                       (0x041C063C)

#define DDRDATA3CH0_CR_RCOMPDATA0_REG                                  (0x00000640)

  #define DDRDATA3CH0_CR_RCOMPDATA0_RcompDrvUp_OFF                     ( 0)
  #define DDRDATA3CH0_CR_RCOMPDATA0_RcompDrvUp_WID                     ( 6)
  #define DDRDATA3CH0_CR_RCOMPDATA0_RcompDrvUp_MSK                     (0x0000003F)
  #define DDRDATA3CH0_CR_RCOMPDATA0_RcompDrvUp_MIN                     (0)
  #define DDRDATA3CH0_CR_RCOMPDATA0_RcompDrvUp_MAX                     (63) // 0x0000003F
  #define DDRDATA3CH0_CR_RCOMPDATA0_RcompDrvUp_DEF                     (0x00000000)
  #define DDRDATA3CH0_CR_RCOMPDATA0_RcompDrvUp_HSH                     (0x06000640)

  #define DDRDATA3CH0_CR_RCOMPDATA0_Rsvd_OFF                           ( 6)
  #define DDRDATA3CH0_CR_RCOMPDATA0_Rsvd_WID                           ( 3)
  #define DDRDATA3CH0_CR_RCOMPDATA0_Rsvd_MSK                           (0x000001C0)
  #define DDRDATA3CH0_CR_RCOMPDATA0_Rsvd_MIN                           (0)
  #define DDRDATA3CH0_CR_RCOMPDATA0_Rsvd_MAX                           (7) // 0x00000007
  #define DDRDATA3CH0_CR_RCOMPDATA0_Rsvd_DEF                           (0x00000000)
  #define DDRDATA3CH0_CR_RCOMPDATA0_Rsvd_HSH                           (0x03060640)

  #define DDRDATA3CH0_CR_RCOMPDATA0_RcompDrvDown_OFF                   ( 9)
  #define DDRDATA3CH0_CR_RCOMPDATA0_RcompDrvDown_WID                   ( 6)
  #define DDRDATA3CH0_CR_RCOMPDATA0_RcompDrvDown_MSK                   (0x00007E00)
  #define DDRDATA3CH0_CR_RCOMPDATA0_RcompDrvDown_MIN                   (0)
  #define DDRDATA3CH0_CR_RCOMPDATA0_RcompDrvDown_MAX                   (63) // 0x0000003F
  #define DDRDATA3CH0_CR_RCOMPDATA0_RcompDrvDown_DEF                   (0x00000000)
  #define DDRDATA3CH0_CR_RCOMPDATA0_RcompDrvDown_HSH                   (0x06090640)

  #define DDRDATA3CH0_CR_RCOMPDATA0_VTComp_OFF                         (15)
  #define DDRDATA3CH0_CR_RCOMPDATA0_VTComp_WID                         ( 5)
  #define DDRDATA3CH0_CR_RCOMPDATA0_VTComp_MSK                         (0x000F8000)
  #define DDRDATA3CH0_CR_RCOMPDATA0_VTComp_MIN                         (0)
  #define DDRDATA3CH0_CR_RCOMPDATA0_VTComp_MAX                         (31) // 0x0000001F
  #define DDRDATA3CH0_CR_RCOMPDATA0_VTComp_DEF                         (0x00000000)
  #define DDRDATA3CH0_CR_RCOMPDATA0_VTComp_HSH                         (0x050F0640)

  #define DDRDATA3CH0_CR_RCOMPDATA0_SlewRateComp_OFF                   (20)
  #define DDRDATA3CH0_CR_RCOMPDATA0_SlewRateComp_WID                   ( 5)
  #define DDRDATA3CH0_CR_RCOMPDATA0_SlewRateComp_MSK                   (0x01F00000)
  #define DDRDATA3CH0_CR_RCOMPDATA0_SlewRateComp_MIN                   (0)
  #define DDRDATA3CH0_CR_RCOMPDATA0_SlewRateComp_MAX                   (31) // 0x0000001F
  #define DDRDATA3CH0_CR_RCOMPDATA0_SlewRateComp_DEF                   (0x00000000)
  #define DDRDATA3CH0_CR_RCOMPDATA0_SlewRateComp_HSH                   (0x05140640)

  #define DDRDATA3CH0_CR_RCOMPDATA0_Spare0_OFF                         (25)
  #define DDRDATA3CH0_CR_RCOMPDATA0_Spare0_WID                         ( 1)
  #define DDRDATA3CH0_CR_RCOMPDATA0_Spare0_MSK                         (0x02000000)
  #define DDRDATA3CH0_CR_RCOMPDATA0_Spare0_MIN                         (0)
  #define DDRDATA3CH0_CR_RCOMPDATA0_Spare0_MAX                         (1) // 0x00000001
  #define DDRDATA3CH0_CR_RCOMPDATA0_Spare0_DEF                         (0x00000000)
  #define DDRDATA3CH0_CR_RCOMPDATA0_Spare0_HSH                         (0x01190640)

  #define DDRDATA3CH0_CR_RCOMPDATA0_TcoComp_OFF                        (26)
  #define DDRDATA3CH0_CR_RCOMPDATA0_TcoComp_WID                        ( 6)
  #define DDRDATA3CH0_CR_RCOMPDATA0_TcoComp_MSK                        (0xFC000000)
  #define DDRDATA3CH0_CR_RCOMPDATA0_TcoComp_MIN                        (0)
  #define DDRDATA3CH0_CR_RCOMPDATA0_TcoComp_MAX                        (63) // 0x0000003F
  #define DDRDATA3CH0_CR_RCOMPDATA0_TcoComp_DEF                        (0x00000000)
  #define DDRDATA3CH0_CR_RCOMPDATA0_TcoComp_HSH                        (0x061A0640)

#define DDRDATA3CH0_CR_RCOMPDATA1_REG                                  (0x00000644)

  #define DDRDATA3CH0_CR_RCOMPDATA1_RcompOdtUp_OFF                     ( 0)
  #define DDRDATA3CH0_CR_RCOMPDATA1_RcompOdtUp_WID                     ( 6)
  #define DDRDATA3CH0_CR_RCOMPDATA1_RcompOdtUp_MSK                     (0x0000003F)
  #define DDRDATA3CH0_CR_RCOMPDATA1_RcompOdtUp_MIN                     (0)
  #define DDRDATA3CH0_CR_RCOMPDATA1_RcompOdtUp_MAX                     (63) // 0x0000003F
  #define DDRDATA3CH0_CR_RCOMPDATA1_RcompOdtUp_DEF                     (0x00000000)
  #define DDRDATA3CH0_CR_RCOMPDATA1_RcompOdtUp_HSH                     (0x06000644)

  #define DDRDATA3CH0_CR_RCOMPDATA1_PanicDrvDn_OFF                     ( 6)
  #define DDRDATA3CH0_CR_RCOMPDATA1_PanicDrvDn_WID                     (10)
  #define DDRDATA3CH0_CR_RCOMPDATA1_PanicDrvDn_MSK                     (0x0000FFC0)
  #define DDRDATA3CH0_CR_RCOMPDATA1_PanicDrvDn_MIN                     (0)
  #define DDRDATA3CH0_CR_RCOMPDATA1_PanicDrvDn_MAX                     (1023) // 0x000003FF
  #define DDRDATA3CH0_CR_RCOMPDATA1_PanicDrvDn_DEF                     (0x00000000)
  #define DDRDATA3CH0_CR_RCOMPDATA1_PanicDrvDn_HSH                     (0x0A060644)

  #define DDRDATA3CH0_CR_RCOMPDATA1_PanicDrvUp_OFF                     (16)
  #define DDRDATA3CH0_CR_RCOMPDATA1_PanicDrvUp_WID                     (10)
  #define DDRDATA3CH0_CR_RCOMPDATA1_PanicDrvUp_MSK                     (0x03FF0000)
  #define DDRDATA3CH0_CR_RCOMPDATA1_PanicDrvUp_MIN                     (0)
  #define DDRDATA3CH0_CR_RCOMPDATA1_PanicDrvUp_MAX                     (1023) // 0x000003FF
  #define DDRDATA3CH0_CR_RCOMPDATA1_PanicDrvUp_DEF                     (0x00000000)
  #define DDRDATA3CH0_CR_RCOMPDATA1_PanicDrvUp_HSH                     (0x0A100644)

  #define DDRDATA3CH0_CR_RCOMPDATA1_RcompOdtDown_OFF                   (26)
  #define DDRDATA3CH0_CR_RCOMPDATA1_RcompOdtDown_WID                   ( 6)
  #define DDRDATA3CH0_CR_RCOMPDATA1_RcompOdtDown_MSK                   (0xFC000000)
  #define DDRDATA3CH0_CR_RCOMPDATA1_RcompOdtDown_MIN                   (0)
  #define DDRDATA3CH0_CR_RCOMPDATA1_RcompOdtDown_MAX                   (63) // 0x0000003F
  #define DDRDATA3CH0_CR_RCOMPDATA1_RcompOdtDown_DEF                   (0x00000000)
  #define DDRDATA3CH0_CR_RCOMPDATA1_RcompOdtDown_HSH                   (0x061A0644)

#define DDRDATA3CH0_CR_TXXTALK_REG                                     (0x00000648)

  #define DDRDATA3CH0_CR_TXXTALK_Lane0_OFF                             ( 0)
  #define DDRDATA3CH0_CR_TXXTALK_Lane0_WID                             ( 4)
  #define DDRDATA3CH0_CR_TXXTALK_Lane0_MSK                             (0x0000000F)
  #define DDRDATA3CH0_CR_TXXTALK_Lane0_MIN                             (-8)
  #define DDRDATA3CH0_CR_TXXTALK_Lane0_MAX                             (7) // 0x00000007
  #define DDRDATA3CH0_CR_TXXTALK_Lane0_DEF                             (0x00000000)
  #define DDRDATA3CH0_CR_TXXTALK_Lane0_HSH                             (0x84000648)

  #define DDRDATA3CH0_CR_TXXTALK_Lane1_OFF                             ( 4)
  #define DDRDATA3CH0_CR_TXXTALK_Lane1_WID                             ( 4)
  #define DDRDATA3CH0_CR_TXXTALK_Lane1_MSK                             (0x000000F0)
  #define DDRDATA3CH0_CR_TXXTALK_Lane1_MIN                             (-8)
  #define DDRDATA3CH0_CR_TXXTALK_Lane1_MAX                             (7) // 0x00000007
  #define DDRDATA3CH0_CR_TXXTALK_Lane1_DEF                             (0x00000000)
  #define DDRDATA3CH0_CR_TXXTALK_Lane1_HSH                             (0x84040648)

  #define DDRDATA3CH0_CR_TXXTALK_Lane2_OFF                             ( 8)
  #define DDRDATA3CH0_CR_TXXTALK_Lane2_WID                             ( 4)
  #define DDRDATA3CH0_CR_TXXTALK_Lane2_MSK                             (0x00000F00)
  #define DDRDATA3CH0_CR_TXXTALK_Lane2_MIN                             (-8)
  #define DDRDATA3CH0_CR_TXXTALK_Lane2_MAX                             (7) // 0x00000007
  #define DDRDATA3CH0_CR_TXXTALK_Lane2_DEF                             (0x00000000)
  #define DDRDATA3CH0_CR_TXXTALK_Lane2_HSH                             (0x84080648)

  #define DDRDATA3CH0_CR_TXXTALK_Lane3_OFF                             (12)
  #define DDRDATA3CH0_CR_TXXTALK_Lane3_WID                             ( 4)
  #define DDRDATA3CH0_CR_TXXTALK_Lane3_MSK                             (0x0000F000)
  #define DDRDATA3CH0_CR_TXXTALK_Lane3_MIN                             (-8)
  #define DDRDATA3CH0_CR_TXXTALK_Lane3_MAX                             (7) // 0x00000007
  #define DDRDATA3CH0_CR_TXXTALK_Lane3_DEF                             (0x00000000)
  #define DDRDATA3CH0_CR_TXXTALK_Lane3_HSH                             (0x840C0648)

  #define DDRDATA3CH0_CR_TXXTALK_Lane4_OFF                             (16)
  #define DDRDATA3CH0_CR_TXXTALK_Lane4_WID                             ( 4)
  #define DDRDATA3CH0_CR_TXXTALK_Lane4_MSK                             (0x000F0000)
  #define DDRDATA3CH0_CR_TXXTALK_Lane4_MIN                             (-8)
  #define DDRDATA3CH0_CR_TXXTALK_Lane4_MAX                             (7) // 0x00000007
  #define DDRDATA3CH0_CR_TXXTALK_Lane4_DEF                             (0x00000000)
  #define DDRDATA3CH0_CR_TXXTALK_Lane4_HSH                             (0x84100648)

  #define DDRDATA3CH0_CR_TXXTALK_Lane5_OFF                             (20)
  #define DDRDATA3CH0_CR_TXXTALK_Lane5_WID                             ( 4)
  #define DDRDATA3CH0_CR_TXXTALK_Lane5_MSK                             (0x00F00000)
  #define DDRDATA3CH0_CR_TXXTALK_Lane5_MIN                             (-8)
  #define DDRDATA3CH0_CR_TXXTALK_Lane5_MAX                             (7) // 0x00000007
  #define DDRDATA3CH0_CR_TXXTALK_Lane5_DEF                             (0x00000000)
  #define DDRDATA3CH0_CR_TXXTALK_Lane5_HSH                             (0x84140648)

  #define DDRDATA3CH0_CR_TXXTALK_Lane6_OFF                             (24)
  #define DDRDATA3CH0_CR_TXXTALK_Lane6_WID                             ( 4)
  #define DDRDATA3CH0_CR_TXXTALK_Lane6_MSK                             (0x0F000000)
  #define DDRDATA3CH0_CR_TXXTALK_Lane6_MIN                             (-8)
  #define DDRDATA3CH0_CR_TXXTALK_Lane6_MAX                             (7) // 0x00000007
  #define DDRDATA3CH0_CR_TXXTALK_Lane6_DEF                             (0x00000000)
  #define DDRDATA3CH0_CR_TXXTALK_Lane6_HSH                             (0x84180648)

  #define DDRDATA3CH0_CR_TXXTALK_Lane7_OFF                             (28)
  #define DDRDATA3CH0_CR_TXXTALK_Lane7_WID                             ( 4)
  #define DDRDATA3CH0_CR_TXXTALK_Lane7_MSK                             (0xF0000000)
  #define DDRDATA3CH0_CR_TXXTALK_Lane7_MIN                             (-8)
  #define DDRDATA3CH0_CR_TXXTALK_Lane7_MAX                             (7) // 0x00000007
  #define DDRDATA3CH0_CR_TXXTALK_Lane7_DEF                             (0x00000000)
  #define DDRDATA3CH0_CR_TXXTALK_Lane7_HSH                             (0x841C0648)

#define DDRDATA3CH0_CR_RCOMPDATA2_REG                                  (0x0000064C)

  #define DDRDATA3CH0_CR_RCOMPDATA2_VttPanicUp_OFF                     ( 0)
  #define DDRDATA3CH0_CR_RCOMPDATA2_VttPanicUp_WID                     ( 8)
  #define DDRDATA3CH0_CR_RCOMPDATA2_VttPanicUp_MSK                     (0x000000FF)
  #define DDRDATA3CH0_CR_RCOMPDATA2_VttPanicUp_MIN                     (0)
  #define DDRDATA3CH0_CR_RCOMPDATA2_VttPanicUp_MAX                     (255) // 0x000000FF
  #define DDRDATA3CH0_CR_RCOMPDATA2_VttPanicUp_DEF                     (0x00000000)
  #define DDRDATA3CH0_CR_RCOMPDATA2_VttPanicUp_HSH                     (0x0800064C)

  #define DDRDATA3CH0_CR_RCOMPDATA2_VttPanicDn_OFF                     ( 8)
  #define DDRDATA3CH0_CR_RCOMPDATA2_VttPanicDn_WID                     ( 8)
  #define DDRDATA3CH0_CR_RCOMPDATA2_VttPanicDn_MSK                     (0x0000FF00)
  #define DDRDATA3CH0_CR_RCOMPDATA2_VttPanicDn_MIN                     (0)
  #define DDRDATA3CH0_CR_RCOMPDATA2_VttPanicDn_MAX                     (255) // 0x000000FF
  #define DDRDATA3CH0_CR_RCOMPDATA2_VttPanicDn_DEF                     (0x00000000)
  #define DDRDATA3CH0_CR_RCOMPDATA2_VttPanicDn_HSH                     (0x0808064C)

  #define DDRDATA3CH0_CR_RCOMPDATA2_Spare_OFF                          (16)
  #define DDRDATA3CH0_CR_RCOMPDATA2_Spare_WID                          (16)
  #define DDRDATA3CH0_CR_RCOMPDATA2_Spare_MSK                          (0xFFFF0000)
  #define DDRDATA3CH0_CR_RCOMPDATA2_Spare_MIN                          (0)
  #define DDRDATA3CH0_CR_RCOMPDATA2_Spare_MAX                          (65535) // 0x0000FFFF
  #define DDRDATA3CH0_CR_RCOMPDATA2_Spare_DEF                          (0x00000000)
  #define DDRDATA3CH0_CR_RCOMPDATA2_Spare_HSH                          (0x1010064C)

#define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_REG                            (0x00000650)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane0_OFF                    ( 0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane0_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane0_MSK                    (0x0000000F)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane0_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane0_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane0_HSH                    (0x04000650)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane1_OFF                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane1_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane1_MSK                    (0x000000F0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane1_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane1_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane1_HSH                    (0x04040650)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane2_OFF                    ( 8)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane2_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane2_MSK                    (0x00000F00)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane2_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane2_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane2_HSH                    (0x04080650)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane3_OFF                    (12)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane3_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane3_MSK                    (0x0000F000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane3_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane3_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane3_HSH                    (0x040C0650)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane4_OFF                    (16)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane4_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane4_MSK                    (0x000F0000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane4_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane4_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane4_HSH                    (0x04100650)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane5_OFF                    (20)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane5_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane5_MSK                    (0x00F00000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane5_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane5_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane5_HSH                    (0x04140650)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane6_OFF                    (24)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane6_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane6_MSK                    (0x0F000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane6_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane6_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane6_HSH                    (0x04180650)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane7_OFF                    (28)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane7_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane7_MSK                    (0xF0000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane7_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane7_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK0_Lane7_HSH                    (0x041C0650)

#define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_REG                            (0x00000654)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane0_OFF                    ( 0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane0_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane0_MSK                    (0x0000000F)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane0_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane0_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane0_HSH                    (0x04000654)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane1_OFF                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane1_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane1_MSK                    (0x000000F0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane1_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane1_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane1_HSH                    (0x04040654)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane2_OFF                    ( 8)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane2_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane2_MSK                    (0x00000F00)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane2_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane2_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane2_HSH                    (0x04080654)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane3_OFF                    (12)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane3_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane3_MSK                    (0x0000F000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane3_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane3_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane3_HSH                    (0x040C0654)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane4_OFF                    (16)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane4_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane4_MSK                    (0x000F0000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane4_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane4_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane4_HSH                    (0x04100654)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane5_OFF                    (20)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane5_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane5_MSK                    (0x00F00000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane5_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane5_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane5_HSH                    (0x04140654)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane6_OFF                    (24)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane6_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane6_MSK                    (0x0F000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane6_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane6_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane6_HSH                    (0x04180654)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane7_OFF                    (28)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane7_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane7_MSK                    (0xF0000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane7_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane7_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK1_Lane7_HSH                    (0x041C0654)

#define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_REG                            (0x00000658)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane0_OFF                    ( 0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane0_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane0_MSK                    (0x0000000F)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane0_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane0_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane0_HSH                    (0x04000658)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane1_OFF                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane1_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane1_MSK                    (0x000000F0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane1_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane1_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane1_HSH                    (0x04040658)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane2_OFF                    ( 8)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane2_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane2_MSK                    (0x00000F00)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane2_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane2_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane2_HSH                    (0x04080658)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane3_OFF                    (12)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane3_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane3_MSK                    (0x0000F000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane3_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane3_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane3_HSH                    (0x040C0658)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane4_OFF                    (16)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane4_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane4_MSK                    (0x000F0000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane4_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane4_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane4_HSH                    (0x04100658)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane5_OFF                    (20)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane5_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane5_MSK                    (0x00F00000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane5_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane5_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane5_HSH                    (0x04140658)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane6_OFF                    (24)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane6_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane6_MSK                    (0x0F000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane6_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane6_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane6_HSH                    (0x04180658)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane7_OFF                    (28)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane7_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane7_MSK                    (0xF0000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane7_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane7_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK2_Lane7_HSH                    (0x041C0658)

#define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_REG                            (0x0000065C)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane0_OFF                    ( 0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane0_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane0_MSK                    (0x0000000F)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane0_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane0_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane0_HSH                    (0x0400065C)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane1_OFF                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane1_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane1_MSK                    (0x000000F0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane1_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane1_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane1_HSH                    (0x0404065C)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane2_OFF                    ( 8)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane2_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane2_MSK                    (0x00000F00)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane2_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane2_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane2_HSH                    (0x0408065C)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane3_OFF                    (12)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane3_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane3_MSK                    (0x0000F000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane3_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane3_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane3_HSH                    (0x040C065C)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane4_OFF                    (16)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane4_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane4_MSK                    (0x000F0000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane4_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane4_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane4_HSH                    (0x0410065C)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane5_OFF                    (20)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane5_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane5_MSK                    (0x00F00000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane5_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane5_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane5_HSH                    (0x0414065C)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane6_OFF                    (24)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane6_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane6_MSK                    (0x0F000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane6_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane6_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane6_HSH                    (0x0418065C)

  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane7_OFF                    (28)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane7_WID                    ( 4)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane7_MSK                    (0xF0000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane7_MIN                    (0)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane7_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_RXOFFSETVDQRANK3_Lane7_HSH                    (0x041C065C)

#define DDRDATA3CH0_CR_DATATRAINFEEDBACK_REG                           (0x00000660)

  #define DDRDATA3CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_OFF       ( 0)
  #define DDRDATA3CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_WID       ( 9)
  #define DDRDATA3CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MSK       (0x000001FF)
  #define DDRDATA3CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MIN       (0)
  #define DDRDATA3CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MAX       (511) // 0x000001FF
  #define DDRDATA3CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_DEF       (0x00000000)
  #define DDRDATA3CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_HSH       (0x09000660)

  #define DDRDATA3CH0_CR_DATATRAINFEEDBACK_Spare_OFF                   ( 9)
  #define DDRDATA3CH0_CR_DATATRAINFEEDBACK_Spare_WID                   (23)
  #define DDRDATA3CH0_CR_DATATRAINFEEDBACK_Spare_MSK                   (0xFFFFFE00)
  #define DDRDATA3CH0_CR_DATATRAINFEEDBACK_Spare_MIN                   (0)
  #define DDRDATA3CH0_CR_DATATRAINFEEDBACK_Spare_MAX                   (8388607) // 0x007FFFFF
  #define DDRDATA3CH0_CR_DATATRAINFEEDBACK_Spare_DEF                   (0x00000000)
  #define DDRDATA3CH0_CR_DATATRAINFEEDBACK_Spare_HSH                   (0x17090660)

#define DDRDATA3CH0_CR_DLLPITESTANDADC_REG                             (0x00000664)

  #define DDRDATA3CH0_CR_DLLPITESTANDADC_RunTest_OFF                   ( 0)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_RunTest_WID                   ( 1)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_RunTest_MSK                   (0x00000001)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_RunTest_MIN                   (0)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_RunTest_MAX                   (1) // 0x00000001
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_RunTest_DEF                   (0x00000000)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_RunTest_HSH                   (0x01000664)

  #define DDRDATA3CH0_CR_DLLPITESTANDADC_Load_OFF                      ( 1)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_Load_WID                      ( 1)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_Load_MSK                      (0x00000002)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_Load_MIN                      (0)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_Load_MAX                      (1) // 0x00000001
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_Load_DEF                      (0x00000000)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_Load_HSH                      (0x01010664)

  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ModeHVM_OFF                   ( 2)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ModeHVM_WID                   ( 1)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ModeHVM_MSK                   (0x00000004)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ModeHVM_MIN                   (0)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ModeHVM_MAX                   (1) // 0x00000001
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ModeHVM_DEF                   (0x00000000)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ModeHVM_HSH                   (0x01020664)

  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ModeDV_OFF                    ( 3)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ModeDV_WID                    ( 1)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ModeDV_MSK                    (0x00000008)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ModeDV_MIN                    (0)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ModeDV_MAX                    (1) // 0x00000001
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ModeDV_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ModeDV_HSH                    (0x01030664)

  #define DDRDATA3CH0_CR_DLLPITESTANDADC_CalCfdl_OFF                   ( 4)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_CalCfdl_WID                   ( 1)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_CalCfdl_MSK                   (0x00000010)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_CalCfdl_MIN                   (0)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_CalCfdl_MAX                   (1) // 0x00000001
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_CalCfdl_DEF                   (0x00000000)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_CalCfdl_HSH                   (0x01040664)

  #define DDRDATA3CH0_CR_DLLPITESTANDADC_LoadCount_OFF                 ( 5)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_LoadCount_WID                 (10)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_LoadCount_MSK                 (0x00007FE0)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_LoadCount_MIN                 (0)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_LoadCount_MAX                 (1023) // 0x000003FF
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_LoadCount_DEF                 (0x00000000)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_LoadCount_HSH                 (0x0A050664)

  #define DDRDATA3CH0_CR_DLLPITESTANDADC_CountStatus_OFF               (15)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_CountStatus_WID               (10)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_CountStatus_MSK               (0x01FF8000)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_CountStatus_MIN               (0)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_CountStatus_MAX               (1023) // 0x000003FF
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_CountStatus_DEF               (0x00000000)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_CountStatus_HSH               (0x0A0F0664)

  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ModeADC_OFF                   (25)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ModeADC_WID                   ( 1)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ModeADC_MSK                   (0x02000000)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ModeADC_MIN                   (0)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ModeADC_MAX                   (1) // 0x00000001
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ModeADC_DEF                   (0x00000000)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ModeADC_HSH                   (0x01190664)

  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCClkDiv_OFF                 (26)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCClkDiv_WID                 ( 2)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCClkDiv_MSK                 (0x0C000000)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCClkDiv_MIN                 (0)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCClkDiv_MAX                 (3) // 0x00000003
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCClkDiv_DEF                 (0x00000000)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCClkDiv_HSH                 (0x021A0664)

  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_OFF             (28)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_WID             ( 1)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MSK             (0x10000000)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MIN             (0)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MAX             (1) // 0x00000001
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_DEF             (0x00000000)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_HSH             (0x011C0664)

  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCChopEn_OFF                 (29)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCChopEn_WID                 ( 1)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCChopEn_MSK                 (0x20000000)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCChopEn_MIN                 (0)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCChopEn_MAX                 (1) // 0x00000001
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCChopEn_DEF                 (0x00000000)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCChopEn_HSH                 (0x011D0664)

  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCDone_OFF                   (30)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCDone_WID                   ( 1)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCDone_MSK                   (0x40000000)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCDone_MIN                   (0)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCDone_MAX                   (1) // 0x00000001
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCDone_DEF                   (0x00000000)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_ADCDone_HSH                   (0x011E0664)

  #define DDRDATA3CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_OFF          (31)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_WID          ( 1)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MSK          (0x80000000)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MIN          (0)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MAX          (1) // 0x00000001
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_DEF          (0x00000000)
  #define DDRDATA3CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_HSH          (0x011F0664)

#define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_REG                         (0x00000668)

  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_OFF     ( 0)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_WID     ( 6)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MSK     (0x0000003F)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MIN     (-32)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MAX     (31) // 0x0000001F
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_DEF     (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_HSH     (0x86000668)

  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_OFF   ( 6)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_WID   ( 6)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MSK   (0x00000FC0)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MIN   (-32)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MAX   (31) // 0x0000001F
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_DEF   (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_HSH   (0x86060668)

  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_OFF     (12)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_WID     ( 5)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MSK     (0x0001F000)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MIN     (-16)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MAX     (15) // 0x0000000F
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_DEF     (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_HSH     (0x850C0668)

  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_OFF   (17)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_WID   ( 5)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MSK   (0x003E0000)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MIN   (-16)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MAX   (15) // 0x0000000F
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_DEF   (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_HSH   (0x85110668)

  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_OFF       (22)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_WID       ( 5)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MSK       (0x07C00000)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MIN       (-16)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MAX       (15) // 0x0000000F
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_DEF       (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_HSH       (0x85160668)

  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_OFF  (27)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_WID  ( 5)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MSK  (0xF8000000)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MIN  (-16)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MAX  (15) // 0x0000000F
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_DEF  (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_HSH  (0x851B0668)

#define DDRDATA3CH0_CR_DDRCRDATACONTROL1_REG                           (0x0000066C)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_RefPi_OFF                   ( 0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_RefPi_WID                   ( 4)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_RefPi_MSK                   (0x0000000F)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_RefPi_MIN                   (-8)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_RefPi_MAX                   (7) // 0x00000007
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_RefPi_DEF                   (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_RefPi_HSH                   (0x8400066C)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_DllMask_OFF                 ( 4)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_DllMask_WID                 ( 2)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_DllMask_MSK                 (0x00000030)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_DllMask_MIN                 (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_DllMask_MAX                 (3) // 0x00000003
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_DllMask_DEF                 (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_DllMask_HSH                 (0x0204066C)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_DllWeakLock_OFF             ( 6)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_DllWeakLock_WID             ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MSK             (0x00000040)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MIN             (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MAX             (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_DllWeakLock_DEF             (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_DllWeakLock_HSH             (0x0106066C)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_OFF      ( 7)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_WID      ( 3)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MSK      (0x00000380)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MIN      (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MAX      (7) // 0x00000007
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_DEF      (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_HSH      (0x0307066C)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_OFF               (10)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_WID               ( 4)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MSK               (0x00003C00)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MIN               (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MAX               (15) // 0x0000000F
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_DEF               (0x00000008)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_HSH               (0x040A066C)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_OdtDelay_OFF                (14)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_OdtDelay_WID                ( 4)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_OdtDelay_MSK                (0x0003C000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_OdtDelay_MIN                (-8)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_OdtDelay_MAX                (7) // 0x00000007
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_OdtDelay_DEF                (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_OdtDelay_HSH                (0x840E066C)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_OdtDuration_OFF             (18)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_OdtDuration_WID             ( 3)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_OdtDuration_MSK             (0x001C0000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_OdtDuration_MIN             (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_OdtDuration_MAX             (7) // 0x00000007
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_OdtDuration_DEF             (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_OdtDuration_HSH             (0x0312066C)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_OFF           (21)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_WID           ( 4)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MSK           (0x01E00000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MIN           (-8)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MAX           (7) // 0x00000007
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_DEF           (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_HSH           (0x8415066C)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_OFF        (25)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_WID        ( 3)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MSK        (0x0E000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MIN        (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MAX        (7) // 0x00000007
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_DEF        (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_HSH        (0x0319066C)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_OFF          (28)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_WID          ( 3)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MSK          (0x70000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MIN          (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MAX          (7) // 0x00000007
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_DEF          (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_HSH          (0x031C066C)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_OFF          (31)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_WID          ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MSK          (0x80000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MIN          (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MAX          (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_DEF          (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_HSH          (0x011F066C)

#define DDRDATA3CH0_CR_DDRCRDATACONTROL2_REG                           (0x00000670)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_OFF            ( 0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_WID            ( 5)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MSK            (0x0000001F)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MIN            (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MAX            (31) // 0x0000001F
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_DEF            (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_HSH            (0x05000670)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_OFF             ( 5)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_WID             ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MSK             (0x00000020)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MIN             (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MAX             (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_DEF             (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_HSH             (0x01050670)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_ForceRxOn_OFF               ( 6)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_ForceRxOn_WID               ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MSK               (0x00000040)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MIN               (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MAX               (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_ForceRxOn_DEF               (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_ForceRxOn_HSH               (0x01060670)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_LeakerComp_OFF              ( 7)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_LeakerComp_WID              ( 2)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_LeakerComp_MSK              (0x00000180)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_LeakerComp_MIN              (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_LeakerComp_MAX              (3) // 0x00000003
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_LeakerComp_DEF              (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_LeakerComp_HSH              (0x02070670)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_OFF          ( 9)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_WID          ( 4)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MSK          (0x00001E00)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MIN          (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MAX          (15) // 0x0000000F
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_DEF          (0x00000008)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_HSH          (0x04090670)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_OFF             (13)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_WID             ( 5)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MSK             (0x0003E000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MIN             (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MAX             (31) // 0x0000001F
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_DEF             (0x00000011)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_HSH             (0x050D0670)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_OFF             (18)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_WID             ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MSK             (0x00040000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MIN             (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MAX             (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_DEF             (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_HSH             (0x01120670)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_OFF         (19)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_WID         ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MSK         (0x00080000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MIN         (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_DEF         (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_HSH         (0x01130670)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_OFF                (20)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_WID                ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MSK                (0x00100000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MIN                (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MAX                (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_DEF                (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_HSH                (0x01140670)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_OFF               (21)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_WID               ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MSK               (0x00200000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MIN               (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MAX               (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_DEF               (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_HSH               (0x01150670)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnVttOdt_OFF                (22)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnVttOdt_WID                ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MSK                (0x00400000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MIN                (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MAX                (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnVttOdt_DEF                (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnVttOdt_HSH                (0x01160670)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_OFF            (23)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_WID            ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MSK            (0x00800000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MIN            (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MAX            (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_DEF            (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_HSH            (0x01170670)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_TxEqDis_OFF                 (24)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_TxEqDis_WID                 ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_TxEqDis_MSK                 (0x01000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_TxEqDis_MIN                 (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_TxEqDis_MAX                 (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_TxEqDis_DEF                 (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_TxEqDis_HSH                 (0x01180670)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_OFF           (25)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_WID           ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MSK           (0x02000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MIN           (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MAX           (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_DEF           (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_HSH           (0x01190670)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_Cben_OFF                    (26)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_Cben_WID                    ( 3)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_Cben_MSK                    (0x1C000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_Cben_MIN                    (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_Cben_MAX                    (7) // 0x00000007
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_Cben_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_Cben_HSH                    (0x031A0670)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_OFF         (29)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_WID         ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MSK         (0x20000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MIN         (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_HSH         (0x011D0670)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_OFF         (30)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_WID         ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MSK         (0x40000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MIN         (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_HSH         (0x011E0670)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_OFF         (31)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_WID         ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MSK         (0x80000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MIN         (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MAX         (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_DEF         (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_HSH         (0x011F0670)

#define DDRDATA3CH0_CR_DDRCRVREFCONTROL_REG                            (0x00000674)

  #define DDRDATA3CH0_CR_DDRCRVREFCONTROL_VrefCtl_OFF                  ( 0)
  #define DDRDATA3CH0_CR_DDRCRVREFCONTROL_VrefCtl_WID                  (24)
  #define DDRDATA3CH0_CR_DDRCRVREFCONTROL_VrefCtl_MSK                  (0x00FFFFFF)
  #define DDRDATA3CH0_CR_DDRCRVREFCONTROL_VrefCtl_MIN                  (0)
  #define DDRDATA3CH0_CR_DDRCRVREFCONTROL_VrefCtl_MAX                  (16777215) // 0x00FFFFFF
  #define DDRDATA3CH0_CR_DDRCRVREFCONTROL_VrefCtl_DEF                  (0x000E453A)
  #define DDRDATA3CH0_CR_DDRCRVREFCONTROL_VrefCtl_HSH                  (0x18000674)

  #define DDRDATA3CH0_CR_DDRCRVREFCONTROL_OutputCode_OFF               (24)
  #define DDRDATA3CH0_CR_DDRCRVREFCONTROL_OutputCode_WID               ( 8)
  #define DDRDATA3CH0_CR_DDRCRVREFCONTROL_OutputCode_MSK               (0xFF000000)
  #define DDRDATA3CH0_CR_DDRCRVREFCONTROL_OutputCode_MIN               (0)
  #define DDRDATA3CH0_CR_DDRCRVREFCONTROL_OutputCode_MAX               (255) // 0x000000FF
  #define DDRDATA3CH0_CR_DDRCRVREFCONTROL_OutputCode_DEF               (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVREFCONTROL_OutputCode_HSH               (0x08180674)

#define DDRDATA3CH0_CR_DDRCRVSSHICONTROL_REG                           (0x00000678)

  #define DDRDATA3CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_OFF                ( 0)
  #define DDRDATA3CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_WID                (25)
  #define DDRDATA3CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MSK                (0x01FFFFFF)
  #define DDRDATA3CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MIN                (0)
  #define DDRDATA3CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MAX                (33554431) // 0x01FFFFFF
  #define DDRDATA3CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_DEF                (0x014D8234)
  #define DDRDATA3CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_HSH                (0x19000678)

  #define DDRDATA3CH0_CR_DDRCRVSSHICONTROL_OutputCode_OFF              (25)
  #define DDRDATA3CH0_CR_DDRCRVSSHICONTROL_OutputCode_WID              ( 7)
  #define DDRDATA3CH0_CR_DDRCRVSSHICONTROL_OutputCode_MSK              (0xFE000000)
  #define DDRDATA3CH0_CR_DDRCRVSSHICONTROL_OutputCode_MIN              (0)
  #define DDRDATA3CH0_CR_DDRCRVSSHICONTROL_OutputCode_MAX              (127) // 0x0000007F
  #define DDRDATA3CH0_CR_DDRCRVSSHICONTROL_OutputCode_DEF              (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVSSHICONTROL_OutputCode_HSH              (0x07190678)

#define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_REG                        (0x0000067C)

  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_OFF          ( 0)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_WID          ( 6)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MSK          (0x0000003F)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MIN          (-32)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MAX          (31) // 0x0000001F
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_DEF          (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_HSH          (0x8600067C)

  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_OFF          ( 6)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_WID          ( 6)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MSK          (0x00000FC0)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MIN          (-32)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_DEF          (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_HSH          (0x8606067C)

  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_OFF           (12)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_WID           ( 6)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MSK           (0x0003F000)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MIN           (-32)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MAX           (31) // 0x0000001F
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_DEF           (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_HSH           (0x860C067C)

  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_OFF          (18)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_WID          ( 6)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MSK          (0x00FC0000)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MIN          (-32)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_DEF          (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_HSH          (0x8612067C)

  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_OFF           (24)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_WID           ( 7)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MSK           (0x7F000000)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MIN           (-64)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MAX           (63) // 0x0000003F
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_DEF           (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_HSH           (0x8718067C)

  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_OFF                (31)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_WID                ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MSK                (0x80000000)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MIN                (0)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MAX                (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_DEF                (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_HSH                (0x011F067C)

#define DDRDATA3CH0_CR_DDRCRDATACONTROL0_REG                           (0x00000680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_OFF          ( 0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_WID          ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MSK          (0x00000001)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MIN          (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_DEF          (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_HSH          (0x01000680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_OFF          ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_WID          ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MSK          (0x00000002)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MIN          (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_DEF          (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_HSH          (0x01010680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_OFF          ( 2)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_WID          ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MSK          (0x00000004)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MIN          (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_DEF          (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_HSH          (0x01020680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_OFF    ( 3)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_WID    ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MSK    (0x00000008)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MIN    (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MAX    (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_DEF    (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_HSH    (0x01030680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxOn_OFF                    ( 4)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxOn_WID                    ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxOn_MSK                    (0x00000010)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxOn_MIN                    (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxOn_MAX                    (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxOn_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxOn_HSH                    (0x01040680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RfOn_OFF                    ( 5)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RfOn_WID                    ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RfOn_MSK                    (0x00000020)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RfOn_MIN                    (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RfOn_MAX                    (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RfOn_DEF                    (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RfOn_HSH                    (0x01050680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxPiOn_OFF                  ( 6)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxPiOn_WID                  ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxPiOn_MSK                  (0x00000040)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxPiOn_MIN                  (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxPiOn_DEF                  (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxPiOn_HSH                  (0x01060680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxPiOn_OFF                  ( 7)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxPiOn_WID                  ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxPiOn_MSK                  (0x00000080)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxPiOn_MIN                  (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxPiOn_DEF                  (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxPiOn_HSH                  (0x01070680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_OFF        ( 8)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_WID        ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MSK        (0x00000100)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MIN        (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_DEF        (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_HSH        (0x01080680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_OFF        ( 9)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_WID        ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MSK        (0x00000200)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MIN        (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_DEF        (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_HSH        (0x01090680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxDisable_OFF               (10)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxDisable_WID               ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxDisable_MSK               (0x00000400)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxDisable_MIN               (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxDisable_MAX               (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxDisable_DEF               (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxDisable_HSH               (0x010A0680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxDisable_OFF               (11)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxDisable_WID               ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxDisable_MSK               (0x00000800)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxDisable_MIN               (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxDisable_MAX               (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxDisable_DEF               (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxDisable_HSH               (0x010B0680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxLong_OFF                  (12)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxLong_WID                  ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxLong_MSK                  (0x00001000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxLong_MIN                  (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxLong_MAX                  (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxLong_DEF                  (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_TxLong_HSH                  (0x010C0680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_OFF               (13)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_WID               ( 2)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MSK               (0x00006000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MIN               (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MAX               (3) // 0x00000003
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_DEF               (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_HSH               (0x020D0680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxReadPointer_OFF           (15)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxReadPointer_WID           ( 3)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MSK           (0x00038000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MIN           (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MAX           (7) // 0x00000007
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxReadPointer_DEF           (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_RxReadPointer_HSH           (0x030F0680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_OFF              (18)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_WID              ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MSK              (0x00040000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MIN              (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MAX              (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_DEF              (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_HSH              (0x01120680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_OFF            (19)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_WID            ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MSK            (0x00080000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MIN            (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MAX            (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_DEF            (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_HSH            (0x01130680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ReadRFRd_OFF                (20)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ReadRFRd_WID                ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MSK                (0x00100000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MIN                (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MAX                (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ReadRFRd_DEF                (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ReadRFRd_HSH                (0x01140680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ReadRFWr_OFF                (21)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ReadRFWr_WID                ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MSK                (0x00200000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MIN                (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MAX                (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ReadRFWr_DEF                (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ReadRFWr_HSH                (0x01150680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ReadRFRank_OFF              (22)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ReadRFRank_WID              ( 2)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MSK              (0x00C00000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MIN              (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MAX              (3) // 0x00000003
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ReadRFRank_DEF              (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ReadRFRank_HSH              (0x02160680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_OFF              (24)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_WID              ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MSK              (0x01000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MIN              (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MAX              (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_DEF              (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_HSH              (0x01180680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_OdtSampOff_OFF              (25)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_OdtSampOff_WID              ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MSK              (0x02000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MIN              (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MAX              (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_OdtSampOff_DEF              (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_OdtSampOff_HSH              (0x01190680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_OFF        (26)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_WID        ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MSK        (0x04000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MIN        (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MAX        (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_DEF        (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_HSH        (0x011A0680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_OFF         (27)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_WID         ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MSK         (0x08000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MIN         (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MAX         (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_DEF         (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_HSH         (0x011B0680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_OFF              (28)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_WID              ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MSK              (0x10000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MIN              (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MAX              (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_DEF              (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_HSH              (0x011C0680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_OFF          (29)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_WID          ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MSK          (0x20000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MIN          (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MAX          (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_DEF          (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_HSH          (0x011D0680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_OFF         (30)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_WID         ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MSK         (0x40000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MIN         (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MAX         (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_DEF         (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_HSH         (0x011E0680)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_OFF            (31)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_WID            ( 1)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MSK            (0x80000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MIN            (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MAX            (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_DEF            (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_HSH            (0x011F0680)

#define DDRDATA3CH0_CR_DDRCRVREFADJUST1_REG                            (0x00000684)

  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_OFF                ( 0)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_WID                ( 7)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MSK                (0x0000007F)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MIN                (-64)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MAX                (63) // 0x0000003F
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_DEF                (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_HSH                (0x87000684)

  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_OFF               ( 7)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_WID               ( 7)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MSK               (0x00003F80)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MIN               (-64)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_DEF               (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_HSH               (0x87070684)

  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_OFF               (14)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_WID               ( 7)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MSK               (0x001FC000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MIN               (-64)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_DEF               (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_HSH               (0x870E0684)

  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_OFF             (21)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_WID             ( 1)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MSK             (0x00200000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MIN             (0)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MAX             (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_DEF             (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_HSH             (0x01150684)

  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_OFF            (22)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_WID            ( 1)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MSK            (0x00400000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MIN            (0)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MAX            (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_DEF            (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_HSH            (0x01160684)

  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_OFF            (23)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_WID            ( 1)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MSK            (0x00800000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MIN            (0)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MAX            (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_DEF            (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_HSH            (0x01170684)

  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_OFF             (24)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_WID             ( 2)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MSK             (0x03000000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MIN             (0)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MAX             (3) // 0x00000003
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_DEF             (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_HSH             (0x02180684)

  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_OFF            (26)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_WID            ( 1)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MSK            (0x04000000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MIN            (0)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MAX            (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_DEF            (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_HSH            (0x011A0684)

  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_Rsvd_OFF                     (27)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_Rsvd_WID                     ( 2)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_Rsvd_MSK                     (0x18000000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_Rsvd_MIN                     (0)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_Rsvd_MAX                     (3) // 0x00000003
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_Rsvd_DEF                     (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_Rsvd_HSH                     (0x021B0684)

  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_caSlowBW_OFF                 (29)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_caSlowBW_WID                 ( 1)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_caSlowBW_MSK                 (0x20000000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_caSlowBW_MIN                 (0)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_caSlowBW_MAX                 (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_caSlowBW_DEF                 (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_caSlowBW_HSH                 (0x011D0684)

  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_OFF                (30)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_WID                ( 1)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MSK                (0x40000000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MIN                (0)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_DEF                (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_HSH                (0x011E0684)

  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_OFF                (31)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_WID                ( 1)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MSK                (0x80000000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MIN                (0)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_DEF                (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_HSH                (0x011F0684)

#define DDRDATA3CH0_CR_DDRCRDATACONTROL3_REG                           (0x00000688)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_OFF        ( 0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_WID        ( 3)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MSK        (0x00000007)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MIN        (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MAX        (7) // 0x00000007
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_DEF        (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_HSH        (0x03000688)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_OFF        ( 3)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_WID        ( 3)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MSK        (0x00000038)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MIN        (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MAX        (7) // 0x00000007
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_DEF        (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_HSH        (0x03030688)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_OFF        ( 6)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_WID        ( 3)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MSK        (0x000001C0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MIN        (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MAX        (7) // 0x00000007
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_DEF        (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_HSH        (0x03060688)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_OFF        ( 9)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_WID        ( 3)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MSK        (0x00000E00)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MIN        (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MAX        (7) // 0x00000007
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_DEF        (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_HSH        (0x03090688)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_OFF        (12)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_WID        ( 3)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MSK        (0x00007000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MIN        (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MAX        (7) // 0x00000007
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_DEF        (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_HSH        (0x030C0688)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_OFF        (15)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_WID        ( 3)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MSK        (0x00038000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MIN        (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MAX        (7) // 0x00000007
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_DEF        (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_HSH        (0x030F0688)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_OFF        (18)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_WID        ( 3)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MSK        (0x001C0000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MIN        (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MAX        (7) // 0x00000007
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_DEF        (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_HSH        (0x03120688)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_OFF        (21)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_WID        ( 3)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MSK        (0x00E00000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MIN        (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MAX        (7) // 0x00000007
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_DEF        (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_HSH        (0x03150688)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_OFF                (24)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_WID                ( 3)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MSK                (0x07000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MIN                (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MAX                (7) // 0x00000007
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_DEF                (0x00000003)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_HSH                (0x03180688)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_OFF             (27)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_WID             ( 3)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MSK             (0x38000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MIN             (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MAX             (7) // 0x00000007
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_DEF             (0x00000003)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_HSH             (0x031B0688)

  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_OFF                (30)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_WID                ( 2)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MSK                (0xC0000000)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MIN                (0)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MAX                (3) // 0x00000003
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_DEF                (0x00000001)
  #define DDRDATA3CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_HSH                (0x021E0688)

#define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_REG                          (0x0000068C)

  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Target_OFF                 ( 0)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Target_WID                 ( 4)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Target_MSK                 (0x0000000F)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Target_MIN                 (0)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Target_MAX                 (15) // 0x0000000F
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Target_DEF                 (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Target_HSH                 (0x0400068C)

  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Panic_OFF                  ( 4)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Panic_WID                  ( 5)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Panic_MSK                  (0x000001F0)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Panic_MIN                  (0)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Panic_MAX                  (31) // 0x0000001F
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Panic_DEF                  (0x00000010)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Panic_HSH                  (0x0504068C)

  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_OFF            ( 9)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_WID            ( 2)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MSK            (0x00000600)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MIN            (0)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MAX            (3) // 0x00000003
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_DEF            (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_HSH            (0x0209068C)

  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_OFF         (11)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_WID         ( 1)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MSK         (0x00000800)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MIN         (0)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_DEF         (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_HSH         (0x010B068C)

  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_OFF             (12)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_WID             ( 1)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MSK             (0x00001000)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MIN             (0)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MAX             (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_DEF             (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_HSH             (0x010C068C)

  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_OFF            (13)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_WID            ( 3)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MSK            (0x0000E000)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MIN            (0)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MAX            (7) // 0x00000007
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_DEF            (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_HSH            (0x030D068C)

  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_OFF      (16)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_WID      ( 1)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MSK      (0x00010000)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MIN      (0)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MAX      (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_DEF      (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_HSH      (0x0110068C)

  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Spares_OFF                 (17)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Spares_WID                 ( 8)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Spares_MSK                 (0x01FE0000)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Spares_MIN                 (0)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Spares_MAX                 (255) // 0x000000FF
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Spares_DEF                 (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Spares_HSH                 (0x0811068C)

  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_OFF             (25)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_WID             ( 1)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MSK             (0x02000000)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MIN             (0)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MAX             (1) // 0x00000001
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_DEF             (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_HSH             (0x0119068C)

  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_OFF         (26)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_WID         ( 6)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MSK         (0xFC000000)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MIN         (0)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MAX         (63) // 0x0000003F
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_DEF         (0x00000000)
  #define DDRDATA3CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_HSH         (0x061A068C)

#define DDRDATA3CH1_CR_RXTRAINRANK0_REG                                (0x00000700)

  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxRcvEnPi_MIN                    (0)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxRcvEnPi_HSH                    (0x09000700)

  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxDqsPPi_WID                     ( 6)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxDqsPPi_MIN                     (0)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxDqsPPi_HSH                     (0x06090700)

  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxEq_OFF                         (15)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxEq_WID                         ( 5)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxEq_MSK                         (0x000F8000)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxEq_MIN                         (0)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxEq_DEF                         (0x00000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxEq_HSH                         (0x050F0700)

  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxDqsNPi_OFF                     (20)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxDqsNPi_WID                     ( 6)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxDqsNPi_MIN                     (0)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxDqsNPi_HSH                     (0x06140700)

  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxVref_OFF                       (26)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxVref_WID                       ( 6)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxVref_MSK                       (0xFC000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxVref_MIN                       (-32)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxVref_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK0_RxVref_HSH                       (0x861A0700)

#define DDRDATA3CH1_CR_RXTRAINRANK1_REG                                (0x00000704)

  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxRcvEnPi_MIN                    (0)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxRcvEnPi_HSH                    (0x09000704)

  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxDqsPPi_WID                     ( 6)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxDqsPPi_MIN                     (0)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxDqsPPi_HSH                     (0x06090704)

  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxEq_OFF                         (15)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxEq_WID                         ( 5)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxEq_MSK                         (0x000F8000)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxEq_MIN                         (0)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxEq_DEF                         (0x00000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxEq_HSH                         (0x050F0704)

  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxDqsNPi_OFF                     (20)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxDqsNPi_WID                     ( 6)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxDqsNPi_MIN                     (0)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxDqsNPi_HSH                     (0x06140704)

  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxVref_OFF                       (26)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxVref_WID                       ( 6)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxVref_MSK                       (0xFC000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxVref_MIN                       (-32)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxVref_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK1_RxVref_HSH                       (0x861A0704)

#define DDRDATA3CH1_CR_RXTRAINRANK2_REG                                (0x00000708)

  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxRcvEnPi_MIN                    (0)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxRcvEnPi_HSH                    (0x09000708)

  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxDqsPPi_WID                     ( 6)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxDqsPPi_MIN                     (0)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxDqsPPi_HSH                     (0x06090708)

  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxEq_OFF                         (15)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxEq_WID                         ( 5)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxEq_MSK                         (0x000F8000)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxEq_MIN                         (0)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxEq_DEF                         (0x00000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxEq_HSH                         (0x050F0708)

  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxDqsNPi_OFF                     (20)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxDqsNPi_WID                     ( 6)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxDqsNPi_MIN                     (0)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxDqsNPi_HSH                     (0x06140708)

  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxVref_OFF                       (26)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxVref_WID                       ( 6)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxVref_MSK                       (0xFC000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxVref_MIN                       (-32)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxVref_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK2_RxVref_HSH                       (0x861A0708)

#define DDRDATA3CH1_CR_RXTRAINRANK3_REG                                (0x0000070C)

  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxRcvEnPi_MIN                    (0)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxRcvEnPi_HSH                    (0x0900070C)

  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxDqsPPi_WID                     ( 6)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxDqsPPi_MIN                     (0)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxDqsPPi_HSH                     (0x0609070C)

  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxEq_OFF                         (15)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxEq_WID                         ( 5)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxEq_MSK                         (0x000F8000)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxEq_MIN                         (0)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxEq_DEF                         (0x00000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxEq_HSH                         (0x050F070C)

  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxDqsNPi_OFF                     (20)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxDqsNPi_WID                     ( 6)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxDqsNPi_MIN                     (0)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxDqsNPi_HSH                     (0x0614070C)

  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxVref_OFF                       (26)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxVref_WID                       ( 6)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxVref_MSK                       (0xFC000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxVref_MIN                       (-32)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxVref_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXTRAINRANK3_RxVref_HSH                       (0x861A070C)

#define DDRDATA3CH1_CR_RXPERBITRANK0_REG                               (0x00000710)

  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane0_HSH                       (0x04000710)

  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane1_HSH                       (0x04040710)

  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane2_HSH                       (0x04080710)

  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane3_HSH                       (0x040C0710)

  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane4_HSH                       (0x04100710)

  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane5_HSH                       (0x04140710)

  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane6_HSH                       (0x04180710)

  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK0_Lane7_HSH                       (0x041C0710)

#define DDRDATA3CH1_CR_RXPERBITRANK1_REG                               (0x00000714)

  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane0_HSH                       (0x04000714)

  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane1_HSH                       (0x04040714)

  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane2_HSH                       (0x04080714)

  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane3_HSH                       (0x040C0714)

  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane4_HSH                       (0x04100714)

  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane5_HSH                       (0x04140714)

  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane6_HSH                       (0x04180714)

  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK1_Lane7_HSH                       (0x041C0714)

#define DDRDATA3CH1_CR_RXPERBITRANK2_REG                               (0x00000718)

  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane0_HSH                       (0x04000718)

  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane1_HSH                       (0x04040718)

  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane2_HSH                       (0x04080718)

  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane3_HSH                       (0x040C0718)

  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane4_HSH                       (0x04100718)

  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane5_HSH                       (0x04140718)

  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane6_HSH                       (0x04180718)

  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK2_Lane7_HSH                       (0x041C0718)

#define DDRDATA3CH1_CR_RXPERBITRANK3_REG                               (0x0000071C)

  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane0_HSH                       (0x0400071C)

  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane1_HSH                       (0x0404071C)

  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane2_HSH                       (0x0408071C)

  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane3_HSH                       (0x040C071C)

  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane4_HSH                       (0x0410071C)

  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane5_HSH                       (0x0414071C)

  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane6_HSH                       (0x0418071C)

  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_RXPERBITRANK3_Lane7_HSH                       (0x041C071C)

#define DDRDATA3CH1_CR_TXTRAINRANK0_REG                                (0x00000720)

  #define DDRDATA3CH1_CR_TXTRAINRANK0_TxDqDelay_OFF                    ( 0)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_TxDqDelay_WID                    ( 9)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_TxDqDelay_MIN                    (0)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA3CH1_CR_TXTRAINRANK0_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_TxDqDelay_HSH                    (0x09000720)

  #define DDRDATA3CH1_CR_TXTRAINRANK0_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_TxDqsDelay_WID                   ( 9)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_TxDqsDelay_MIN                   (0)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA3CH1_CR_TXTRAINRANK0_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_TxDqsDelay_HSH                   (0x09090720)

  #define DDRDATA3CH1_CR_TXTRAINRANK0_Spare0_OFF                       (18)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_Spare0_WID                       ( 2)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_Spare0_MSK                       (0x000C0000)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_Spare0_MIN                       (0)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA3CH1_CR_TXTRAINRANK0_Spare0_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_Spare0_HSH                       (0x02120720)

  #define DDRDATA3CH1_CR_TXTRAINRANK0_TxEqualization_OFF               (20)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_TxEqualization_WID               ( 6)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_TxEqualization_MIN               (0)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA3CH1_CR_TXTRAINRANK0_TxEqualization_DEF               (0x00000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_TxEqualization_HSH               (0x06140720)

  #define DDRDATA3CH1_CR_TXTRAINRANK0_Spare1_OFF                       (26)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_Spare1_WID                       ( 6)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_Spare1_MSK                       (0xFC000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_Spare1_MIN                       (0)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA3CH1_CR_TXTRAINRANK0_Spare1_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK0_Spare1_HSH                       (0x061A0720)

#define DDRDATA3CH1_CR_TXTRAINRANK1_REG                                (0x00000724)

  #define DDRDATA3CH1_CR_TXTRAINRANK1_TxDqDelay_OFF                    ( 0)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_TxDqDelay_WID                    ( 9)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_TxDqDelay_MIN                    (0)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA3CH1_CR_TXTRAINRANK1_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_TxDqDelay_HSH                    (0x09000724)

  #define DDRDATA3CH1_CR_TXTRAINRANK1_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_TxDqsDelay_WID                   ( 9)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_TxDqsDelay_MIN                   (0)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA3CH1_CR_TXTRAINRANK1_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_TxDqsDelay_HSH                   (0x09090724)

  #define DDRDATA3CH1_CR_TXTRAINRANK1_Spare0_OFF                       (18)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_Spare0_WID                       ( 2)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_Spare0_MSK                       (0x000C0000)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_Spare0_MIN                       (0)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA3CH1_CR_TXTRAINRANK1_Spare0_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_Spare0_HSH                       (0x02120724)

  #define DDRDATA3CH1_CR_TXTRAINRANK1_TxEqualization_OFF               (20)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_TxEqualization_WID               ( 6)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_TxEqualization_MIN               (0)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA3CH1_CR_TXTRAINRANK1_TxEqualization_DEF               (0x00000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_TxEqualization_HSH               (0x06140724)

  #define DDRDATA3CH1_CR_TXTRAINRANK1_Spare1_OFF                       (26)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_Spare1_WID                       ( 6)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_Spare1_MSK                       (0xFC000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_Spare1_MIN                       (0)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA3CH1_CR_TXTRAINRANK1_Spare1_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK1_Spare1_HSH                       (0x061A0724)

#define DDRDATA3CH1_CR_TXTRAINRANK2_REG                                (0x00000728)

  #define DDRDATA3CH1_CR_TXTRAINRANK2_TxDqDelay_OFF                    ( 0)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_TxDqDelay_WID                    ( 9)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_TxDqDelay_MIN                    (0)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA3CH1_CR_TXTRAINRANK2_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_TxDqDelay_HSH                    (0x09000728)

  #define DDRDATA3CH1_CR_TXTRAINRANK2_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_TxDqsDelay_WID                   ( 9)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_TxDqsDelay_MIN                   (0)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA3CH1_CR_TXTRAINRANK2_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_TxDqsDelay_HSH                   (0x09090728)

  #define DDRDATA3CH1_CR_TXTRAINRANK2_Spare0_OFF                       (18)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_Spare0_WID                       ( 2)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_Spare0_MSK                       (0x000C0000)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_Spare0_MIN                       (0)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA3CH1_CR_TXTRAINRANK2_Spare0_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_Spare0_HSH                       (0x02120728)

  #define DDRDATA3CH1_CR_TXTRAINRANK2_TxEqualization_OFF               (20)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_TxEqualization_WID               ( 6)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_TxEqualization_MIN               (0)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA3CH1_CR_TXTRAINRANK2_TxEqualization_DEF               (0x00000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_TxEqualization_HSH               (0x06140728)

  #define DDRDATA3CH1_CR_TXTRAINRANK2_Spare1_OFF                       (26)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_Spare1_WID                       ( 6)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_Spare1_MSK                       (0xFC000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_Spare1_MIN                       (0)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA3CH1_CR_TXTRAINRANK2_Spare1_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK2_Spare1_HSH                       (0x061A0728)

#define DDRDATA3CH1_CR_TXTRAINRANK3_REG                                (0x0000072C)

  #define DDRDATA3CH1_CR_TXTRAINRANK3_TxDqDelay_OFF                    ( 0)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_TxDqDelay_WID                    ( 9)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_TxDqDelay_MIN                    (0)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA3CH1_CR_TXTRAINRANK3_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_TxDqDelay_HSH                    (0x0900072C)

  #define DDRDATA3CH1_CR_TXTRAINRANK3_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_TxDqsDelay_WID                   ( 9)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_TxDqsDelay_MIN                   (0)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA3CH1_CR_TXTRAINRANK3_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_TxDqsDelay_HSH                   (0x0909072C)

  #define DDRDATA3CH1_CR_TXTRAINRANK3_Spare0_OFF                       (18)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_Spare0_WID                       ( 2)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_Spare0_MSK                       (0x000C0000)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_Spare0_MIN                       (0)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA3CH1_CR_TXTRAINRANK3_Spare0_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_Spare0_HSH                       (0x0212072C)

  #define DDRDATA3CH1_CR_TXTRAINRANK3_TxEqualization_OFF               (20)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_TxEqualization_WID               ( 6)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_TxEqualization_MIN               (0)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA3CH1_CR_TXTRAINRANK3_TxEqualization_DEF               (0x00000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_TxEqualization_HSH               (0x0614072C)

  #define DDRDATA3CH1_CR_TXTRAINRANK3_Spare1_OFF                       (26)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_Spare1_WID                       ( 6)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_Spare1_MSK                       (0xFC000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_Spare1_MIN                       (0)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA3CH1_CR_TXTRAINRANK3_Spare1_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXTRAINRANK3_Spare1_HSH                       (0x061A072C)

#define DDRDATA3CH1_CR_TXPERBITRANK0_REG                               (0x00000730)

  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane0_HSH                       (0x04000730)

  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane1_HSH                       (0x04040730)

  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane2_HSH                       (0x04080730)

  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane3_HSH                       (0x040C0730)

  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane4_HSH                       (0x04100730)

  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane5_HSH                       (0x04140730)

  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane6_HSH                       (0x04180730)

  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK0_Lane7_HSH                       (0x041C0730)

#define DDRDATA3CH1_CR_TXPERBITRANK1_REG                               (0x00000734)

  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane0_HSH                       (0x04000734)

  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane1_HSH                       (0x04040734)

  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane2_HSH                       (0x04080734)

  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane3_HSH                       (0x040C0734)

  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane4_HSH                       (0x04100734)

  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane5_HSH                       (0x04140734)

  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane6_HSH                       (0x04180734)

  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK1_Lane7_HSH                       (0x041C0734)

#define DDRDATA3CH1_CR_TXPERBITRANK2_REG                               (0x00000738)

  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane0_HSH                       (0x04000738)

  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane1_HSH                       (0x04040738)

  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane2_HSH                       (0x04080738)

  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane3_HSH                       (0x040C0738)

  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane4_HSH                       (0x04100738)

  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane5_HSH                       (0x04140738)

  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane6_HSH                       (0x04180738)

  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK2_Lane7_HSH                       (0x041C0738)

#define DDRDATA3CH1_CR_TXPERBITRANK3_REG                               (0x0000073C)

  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane0_HSH                       (0x0400073C)

  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane1_HSH                       (0x0404073C)

  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane2_HSH                       (0x0408073C)

  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane3_HSH                       (0x040C073C)

  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane4_HSH                       (0x0410073C)

  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane5_HSH                       (0x0414073C)

  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane6_HSH                       (0x0418073C)

  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA3CH1_CR_TXPERBITRANK3_Lane7_HSH                       (0x041C073C)

#define DDRDATA3CH1_CR_RCOMPDATA0_REG                                  (0x00000740)

  #define DDRDATA3CH1_CR_RCOMPDATA0_RcompDrvUp_OFF                     ( 0)
  #define DDRDATA3CH1_CR_RCOMPDATA0_RcompDrvUp_WID                     ( 6)
  #define DDRDATA3CH1_CR_RCOMPDATA0_RcompDrvUp_MSK                     (0x0000003F)
  #define DDRDATA3CH1_CR_RCOMPDATA0_RcompDrvUp_MIN                     (0)
  #define DDRDATA3CH1_CR_RCOMPDATA0_RcompDrvUp_MAX                     (63) // 0x0000003F
  #define DDRDATA3CH1_CR_RCOMPDATA0_RcompDrvUp_DEF                     (0x00000000)
  #define DDRDATA3CH1_CR_RCOMPDATA0_RcompDrvUp_HSH                     (0x06000740)

  #define DDRDATA3CH1_CR_RCOMPDATA0_Rsvd_OFF                           ( 6)
  #define DDRDATA3CH1_CR_RCOMPDATA0_Rsvd_WID                           ( 3)
  #define DDRDATA3CH1_CR_RCOMPDATA0_Rsvd_MSK                           (0x000001C0)
  #define DDRDATA3CH1_CR_RCOMPDATA0_Rsvd_MIN                           (0)
  #define DDRDATA3CH1_CR_RCOMPDATA0_Rsvd_MAX                           (7) // 0x00000007
  #define DDRDATA3CH1_CR_RCOMPDATA0_Rsvd_DEF                           (0x00000000)
  #define DDRDATA3CH1_CR_RCOMPDATA0_Rsvd_HSH                           (0x03060740)

  #define DDRDATA3CH1_CR_RCOMPDATA0_RcompDrvDown_OFF                   ( 9)
  #define DDRDATA3CH1_CR_RCOMPDATA0_RcompDrvDown_WID                   ( 6)
  #define DDRDATA3CH1_CR_RCOMPDATA0_RcompDrvDown_MSK                   (0x00007E00)
  #define DDRDATA3CH1_CR_RCOMPDATA0_RcompDrvDown_MIN                   (0)
  #define DDRDATA3CH1_CR_RCOMPDATA0_RcompDrvDown_MAX                   (63) // 0x0000003F
  #define DDRDATA3CH1_CR_RCOMPDATA0_RcompDrvDown_DEF                   (0x00000000)
  #define DDRDATA3CH1_CR_RCOMPDATA0_RcompDrvDown_HSH                   (0x06090740)

  #define DDRDATA3CH1_CR_RCOMPDATA0_VTComp_OFF                         (15)
  #define DDRDATA3CH1_CR_RCOMPDATA0_VTComp_WID                         ( 5)
  #define DDRDATA3CH1_CR_RCOMPDATA0_VTComp_MSK                         (0x000F8000)
  #define DDRDATA3CH1_CR_RCOMPDATA0_VTComp_MIN                         (0)
  #define DDRDATA3CH1_CR_RCOMPDATA0_VTComp_MAX                         (31) // 0x0000001F
  #define DDRDATA3CH1_CR_RCOMPDATA0_VTComp_DEF                         (0x00000000)
  #define DDRDATA3CH1_CR_RCOMPDATA0_VTComp_HSH                         (0x050F0740)

  #define DDRDATA3CH1_CR_RCOMPDATA0_SlewRateComp_OFF                   (20)
  #define DDRDATA3CH1_CR_RCOMPDATA0_SlewRateComp_WID                   ( 5)
  #define DDRDATA3CH1_CR_RCOMPDATA0_SlewRateComp_MSK                   (0x01F00000)
  #define DDRDATA3CH1_CR_RCOMPDATA0_SlewRateComp_MIN                   (0)
  #define DDRDATA3CH1_CR_RCOMPDATA0_SlewRateComp_MAX                   (31) // 0x0000001F
  #define DDRDATA3CH1_CR_RCOMPDATA0_SlewRateComp_DEF                   (0x00000000)
  #define DDRDATA3CH1_CR_RCOMPDATA0_SlewRateComp_HSH                   (0x05140740)

  #define DDRDATA3CH1_CR_RCOMPDATA0_Spare0_OFF                         (25)
  #define DDRDATA3CH1_CR_RCOMPDATA0_Spare0_WID                         ( 1)
  #define DDRDATA3CH1_CR_RCOMPDATA0_Spare0_MSK                         (0x02000000)
  #define DDRDATA3CH1_CR_RCOMPDATA0_Spare0_MIN                         (0)
  #define DDRDATA3CH1_CR_RCOMPDATA0_Spare0_MAX                         (1) // 0x00000001
  #define DDRDATA3CH1_CR_RCOMPDATA0_Spare0_DEF                         (0x00000000)
  #define DDRDATA3CH1_CR_RCOMPDATA0_Spare0_HSH                         (0x01190740)

  #define DDRDATA3CH1_CR_RCOMPDATA0_TcoComp_OFF                        (26)
  #define DDRDATA3CH1_CR_RCOMPDATA0_TcoComp_WID                        ( 6)
  #define DDRDATA3CH1_CR_RCOMPDATA0_TcoComp_MSK                        (0xFC000000)
  #define DDRDATA3CH1_CR_RCOMPDATA0_TcoComp_MIN                        (0)
  #define DDRDATA3CH1_CR_RCOMPDATA0_TcoComp_MAX                        (63) // 0x0000003F
  #define DDRDATA3CH1_CR_RCOMPDATA0_TcoComp_DEF                        (0x00000000)
  #define DDRDATA3CH1_CR_RCOMPDATA0_TcoComp_HSH                        (0x061A0740)

#define DDRDATA3CH1_CR_RCOMPDATA1_REG                                  (0x00000744)

  #define DDRDATA3CH1_CR_RCOMPDATA1_RcompOdtUp_OFF                     ( 0)
  #define DDRDATA3CH1_CR_RCOMPDATA1_RcompOdtUp_WID                     ( 6)
  #define DDRDATA3CH1_CR_RCOMPDATA1_RcompOdtUp_MSK                     (0x0000003F)
  #define DDRDATA3CH1_CR_RCOMPDATA1_RcompOdtUp_MIN                     (0)
  #define DDRDATA3CH1_CR_RCOMPDATA1_RcompOdtUp_MAX                     (63) // 0x0000003F
  #define DDRDATA3CH1_CR_RCOMPDATA1_RcompOdtUp_DEF                     (0x00000000)
  #define DDRDATA3CH1_CR_RCOMPDATA1_RcompOdtUp_HSH                     (0x06000744)

  #define DDRDATA3CH1_CR_RCOMPDATA1_PanicDrvDn_OFF                     ( 6)
  #define DDRDATA3CH1_CR_RCOMPDATA1_PanicDrvDn_WID                     (10)
  #define DDRDATA3CH1_CR_RCOMPDATA1_PanicDrvDn_MSK                     (0x0000FFC0)
  #define DDRDATA3CH1_CR_RCOMPDATA1_PanicDrvDn_MIN                     (0)
  #define DDRDATA3CH1_CR_RCOMPDATA1_PanicDrvDn_MAX                     (1023) // 0x000003FF
  #define DDRDATA3CH1_CR_RCOMPDATA1_PanicDrvDn_DEF                     (0x00000000)
  #define DDRDATA3CH1_CR_RCOMPDATA1_PanicDrvDn_HSH                     (0x0A060744)

  #define DDRDATA3CH1_CR_RCOMPDATA1_PanicDrvUp_OFF                     (16)
  #define DDRDATA3CH1_CR_RCOMPDATA1_PanicDrvUp_WID                     (10)
  #define DDRDATA3CH1_CR_RCOMPDATA1_PanicDrvUp_MSK                     (0x03FF0000)
  #define DDRDATA3CH1_CR_RCOMPDATA1_PanicDrvUp_MIN                     (0)
  #define DDRDATA3CH1_CR_RCOMPDATA1_PanicDrvUp_MAX                     (1023) // 0x000003FF
  #define DDRDATA3CH1_CR_RCOMPDATA1_PanicDrvUp_DEF                     (0x00000000)
  #define DDRDATA3CH1_CR_RCOMPDATA1_PanicDrvUp_HSH                     (0x0A100744)

  #define DDRDATA3CH1_CR_RCOMPDATA1_RcompOdtDown_OFF                   (26)
  #define DDRDATA3CH1_CR_RCOMPDATA1_RcompOdtDown_WID                   ( 6)
  #define DDRDATA3CH1_CR_RCOMPDATA1_RcompOdtDown_MSK                   (0xFC000000)
  #define DDRDATA3CH1_CR_RCOMPDATA1_RcompOdtDown_MIN                   (0)
  #define DDRDATA3CH1_CR_RCOMPDATA1_RcompOdtDown_MAX                   (63) // 0x0000003F
  #define DDRDATA3CH1_CR_RCOMPDATA1_RcompOdtDown_DEF                   (0x00000000)
  #define DDRDATA3CH1_CR_RCOMPDATA1_RcompOdtDown_HSH                   (0x061A0744)

#define DDRDATA3CH1_CR_TXXTALK_REG                                     (0x00000748)

  #define DDRDATA3CH1_CR_TXXTALK_Lane0_OFF                             ( 0)
  #define DDRDATA3CH1_CR_TXXTALK_Lane0_WID                             ( 4)
  #define DDRDATA3CH1_CR_TXXTALK_Lane0_MSK                             (0x0000000F)
  #define DDRDATA3CH1_CR_TXXTALK_Lane0_MIN                             (-8)
  #define DDRDATA3CH1_CR_TXXTALK_Lane0_MAX                             (7) // 0x00000007
  #define DDRDATA3CH1_CR_TXXTALK_Lane0_DEF                             (0x00000000)
  #define DDRDATA3CH1_CR_TXXTALK_Lane0_HSH                             (0x84000748)

  #define DDRDATA3CH1_CR_TXXTALK_Lane1_OFF                             ( 4)
  #define DDRDATA3CH1_CR_TXXTALK_Lane1_WID                             ( 4)
  #define DDRDATA3CH1_CR_TXXTALK_Lane1_MSK                             (0x000000F0)
  #define DDRDATA3CH1_CR_TXXTALK_Lane1_MIN                             (-8)
  #define DDRDATA3CH1_CR_TXXTALK_Lane1_MAX                             (7) // 0x00000007
  #define DDRDATA3CH1_CR_TXXTALK_Lane1_DEF                             (0x00000000)
  #define DDRDATA3CH1_CR_TXXTALK_Lane1_HSH                             (0x84040748)

  #define DDRDATA3CH1_CR_TXXTALK_Lane2_OFF                             ( 8)
  #define DDRDATA3CH1_CR_TXXTALK_Lane2_WID                             ( 4)
  #define DDRDATA3CH1_CR_TXXTALK_Lane2_MSK                             (0x00000F00)
  #define DDRDATA3CH1_CR_TXXTALK_Lane2_MIN                             (-8)
  #define DDRDATA3CH1_CR_TXXTALK_Lane2_MAX                             (7) // 0x00000007
  #define DDRDATA3CH1_CR_TXXTALK_Lane2_DEF                             (0x00000000)
  #define DDRDATA3CH1_CR_TXXTALK_Lane2_HSH                             (0x84080748)

  #define DDRDATA3CH1_CR_TXXTALK_Lane3_OFF                             (12)
  #define DDRDATA3CH1_CR_TXXTALK_Lane3_WID                             ( 4)
  #define DDRDATA3CH1_CR_TXXTALK_Lane3_MSK                             (0x0000F000)
  #define DDRDATA3CH1_CR_TXXTALK_Lane3_MIN                             (-8)
  #define DDRDATA3CH1_CR_TXXTALK_Lane3_MAX                             (7) // 0x00000007
  #define DDRDATA3CH1_CR_TXXTALK_Lane3_DEF                             (0x00000000)
  #define DDRDATA3CH1_CR_TXXTALK_Lane3_HSH                             (0x840C0748)

  #define DDRDATA3CH1_CR_TXXTALK_Lane4_OFF                             (16)
  #define DDRDATA3CH1_CR_TXXTALK_Lane4_WID                             ( 4)
  #define DDRDATA3CH1_CR_TXXTALK_Lane4_MSK                             (0x000F0000)
  #define DDRDATA3CH1_CR_TXXTALK_Lane4_MIN                             (-8)
  #define DDRDATA3CH1_CR_TXXTALK_Lane4_MAX                             (7) // 0x00000007
  #define DDRDATA3CH1_CR_TXXTALK_Lane4_DEF                             (0x00000000)
  #define DDRDATA3CH1_CR_TXXTALK_Lane4_HSH                             (0x84100748)

  #define DDRDATA3CH1_CR_TXXTALK_Lane5_OFF                             (20)
  #define DDRDATA3CH1_CR_TXXTALK_Lane5_WID                             ( 4)
  #define DDRDATA3CH1_CR_TXXTALK_Lane5_MSK                             (0x00F00000)
  #define DDRDATA3CH1_CR_TXXTALK_Lane5_MIN                             (-8)
  #define DDRDATA3CH1_CR_TXXTALK_Lane5_MAX                             (7) // 0x00000007
  #define DDRDATA3CH1_CR_TXXTALK_Lane5_DEF                             (0x00000000)
  #define DDRDATA3CH1_CR_TXXTALK_Lane5_HSH                             (0x84140748)

  #define DDRDATA3CH1_CR_TXXTALK_Lane6_OFF                             (24)
  #define DDRDATA3CH1_CR_TXXTALK_Lane6_WID                             ( 4)
  #define DDRDATA3CH1_CR_TXXTALK_Lane6_MSK                             (0x0F000000)
  #define DDRDATA3CH1_CR_TXXTALK_Lane6_MIN                             (-8)
  #define DDRDATA3CH1_CR_TXXTALK_Lane6_MAX                             (7) // 0x00000007
  #define DDRDATA3CH1_CR_TXXTALK_Lane6_DEF                             (0x00000000)
  #define DDRDATA3CH1_CR_TXXTALK_Lane6_HSH                             (0x84180748)

  #define DDRDATA3CH1_CR_TXXTALK_Lane7_OFF                             (28)
  #define DDRDATA3CH1_CR_TXXTALK_Lane7_WID                             ( 4)
  #define DDRDATA3CH1_CR_TXXTALK_Lane7_MSK                             (0xF0000000)
  #define DDRDATA3CH1_CR_TXXTALK_Lane7_MIN                             (-8)
  #define DDRDATA3CH1_CR_TXXTALK_Lane7_MAX                             (7) // 0x00000007
  #define DDRDATA3CH1_CR_TXXTALK_Lane7_DEF                             (0x00000000)
  #define DDRDATA3CH1_CR_TXXTALK_Lane7_HSH                             (0x841C0748)

#define DDRDATA3CH1_CR_RCOMPDATA2_REG                                  (0x0000074C)

  #define DDRDATA3CH1_CR_RCOMPDATA2_VttPanicUp_OFF                     ( 0)
  #define DDRDATA3CH1_CR_RCOMPDATA2_VttPanicUp_WID                     ( 8)
  #define DDRDATA3CH1_CR_RCOMPDATA2_VttPanicUp_MSK                     (0x000000FF)
  #define DDRDATA3CH1_CR_RCOMPDATA2_VttPanicUp_MIN                     (0)
  #define DDRDATA3CH1_CR_RCOMPDATA2_VttPanicUp_MAX                     (255) // 0x000000FF
  #define DDRDATA3CH1_CR_RCOMPDATA2_VttPanicUp_DEF                     (0x00000000)
  #define DDRDATA3CH1_CR_RCOMPDATA2_VttPanicUp_HSH                     (0x0800074C)

  #define DDRDATA3CH1_CR_RCOMPDATA2_VttPanicDn_OFF                     ( 8)
  #define DDRDATA3CH1_CR_RCOMPDATA2_VttPanicDn_WID                     ( 8)
  #define DDRDATA3CH1_CR_RCOMPDATA2_VttPanicDn_MSK                     (0x0000FF00)
  #define DDRDATA3CH1_CR_RCOMPDATA2_VttPanicDn_MIN                     (0)
  #define DDRDATA3CH1_CR_RCOMPDATA2_VttPanicDn_MAX                     (255) // 0x000000FF
  #define DDRDATA3CH1_CR_RCOMPDATA2_VttPanicDn_DEF                     (0x00000000)
  #define DDRDATA3CH1_CR_RCOMPDATA2_VttPanicDn_HSH                     (0x0808074C)

  #define DDRDATA3CH1_CR_RCOMPDATA2_Spare_OFF                          (16)
  #define DDRDATA3CH1_CR_RCOMPDATA2_Spare_WID                          (16)
  #define DDRDATA3CH1_CR_RCOMPDATA2_Spare_MSK                          (0xFFFF0000)
  #define DDRDATA3CH1_CR_RCOMPDATA2_Spare_MIN                          (0)
  #define DDRDATA3CH1_CR_RCOMPDATA2_Spare_MAX                          (65535) // 0x0000FFFF
  #define DDRDATA3CH1_CR_RCOMPDATA2_Spare_DEF                          (0x00000000)
  #define DDRDATA3CH1_CR_RCOMPDATA2_Spare_HSH                          (0x1010074C)

#define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_REG                            (0x00000750)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane0_OFF                    ( 0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane0_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane0_MSK                    (0x0000000F)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane0_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane0_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane0_HSH                    (0x04000750)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane1_OFF                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane1_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane1_MSK                    (0x000000F0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane1_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane1_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane1_HSH                    (0x04040750)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane2_OFF                    ( 8)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane2_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane2_MSK                    (0x00000F00)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane2_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane2_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane2_HSH                    (0x04080750)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane3_OFF                    (12)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane3_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane3_MSK                    (0x0000F000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane3_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane3_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane3_HSH                    (0x040C0750)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane4_OFF                    (16)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane4_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane4_MSK                    (0x000F0000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane4_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane4_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane4_HSH                    (0x04100750)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane5_OFF                    (20)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane5_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane5_MSK                    (0x00F00000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane5_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane5_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane5_HSH                    (0x04140750)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane6_OFF                    (24)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane6_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane6_MSK                    (0x0F000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane6_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane6_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane6_HSH                    (0x04180750)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane7_OFF                    (28)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane7_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane7_MSK                    (0xF0000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane7_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane7_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK0_Lane7_HSH                    (0x041C0750)

#define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_REG                            (0x00000754)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane0_OFF                    ( 0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane0_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane0_MSK                    (0x0000000F)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane0_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane0_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane0_HSH                    (0x04000754)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane1_OFF                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane1_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane1_MSK                    (0x000000F0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane1_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane1_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane1_HSH                    (0x04040754)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane2_OFF                    ( 8)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane2_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane2_MSK                    (0x00000F00)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane2_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane2_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane2_HSH                    (0x04080754)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane3_OFF                    (12)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane3_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane3_MSK                    (0x0000F000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane3_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane3_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane3_HSH                    (0x040C0754)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane4_OFF                    (16)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane4_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane4_MSK                    (0x000F0000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane4_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane4_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane4_HSH                    (0x04100754)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane5_OFF                    (20)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane5_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane5_MSK                    (0x00F00000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane5_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane5_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane5_HSH                    (0x04140754)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane6_OFF                    (24)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane6_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane6_MSK                    (0x0F000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane6_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane6_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane6_HSH                    (0x04180754)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane7_OFF                    (28)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane7_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane7_MSK                    (0xF0000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane7_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane7_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK1_Lane7_HSH                    (0x041C0754)

#define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_REG                            (0x00000758)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane0_OFF                    ( 0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane0_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane0_MSK                    (0x0000000F)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane0_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane0_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane0_HSH                    (0x04000758)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane1_OFF                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane1_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane1_MSK                    (0x000000F0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane1_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane1_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane1_HSH                    (0x04040758)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane2_OFF                    ( 8)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane2_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane2_MSK                    (0x00000F00)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane2_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane2_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane2_HSH                    (0x04080758)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane3_OFF                    (12)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane3_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane3_MSK                    (0x0000F000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane3_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane3_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane3_HSH                    (0x040C0758)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane4_OFF                    (16)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane4_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane4_MSK                    (0x000F0000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane4_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane4_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane4_HSH                    (0x04100758)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane5_OFF                    (20)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane5_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane5_MSK                    (0x00F00000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane5_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane5_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane5_HSH                    (0x04140758)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane6_OFF                    (24)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane6_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane6_MSK                    (0x0F000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane6_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane6_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane6_HSH                    (0x04180758)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane7_OFF                    (28)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane7_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane7_MSK                    (0xF0000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane7_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane7_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK2_Lane7_HSH                    (0x041C0758)

#define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_REG                            (0x0000075C)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane0_OFF                    ( 0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane0_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane0_MSK                    (0x0000000F)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane0_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane0_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane0_HSH                    (0x0400075C)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane1_OFF                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane1_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane1_MSK                    (0x000000F0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane1_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane1_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane1_HSH                    (0x0404075C)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane2_OFF                    ( 8)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane2_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane2_MSK                    (0x00000F00)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane2_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane2_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane2_HSH                    (0x0408075C)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane3_OFF                    (12)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane3_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane3_MSK                    (0x0000F000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane3_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane3_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane3_HSH                    (0x040C075C)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane4_OFF                    (16)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane4_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane4_MSK                    (0x000F0000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane4_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane4_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane4_HSH                    (0x0410075C)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane5_OFF                    (20)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane5_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane5_MSK                    (0x00F00000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane5_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane5_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane5_HSH                    (0x0414075C)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane6_OFF                    (24)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane6_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane6_MSK                    (0x0F000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane6_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane6_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane6_HSH                    (0x0418075C)

  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane7_OFF                    (28)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane7_WID                    ( 4)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane7_MSK                    (0xF0000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane7_MIN                    (0)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane7_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_RXOFFSETVDQRANK3_Lane7_HSH                    (0x041C075C)

#define DDRDATA3CH1_CR_DATATRAINFEEDBACK_REG                           (0x00000760)

  #define DDRDATA3CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_OFF       ( 0)
  #define DDRDATA3CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_WID       ( 9)
  #define DDRDATA3CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MSK       (0x000001FF)
  #define DDRDATA3CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MIN       (0)
  #define DDRDATA3CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MAX       (511) // 0x000001FF
  #define DDRDATA3CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_DEF       (0x00000000)
  #define DDRDATA3CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_HSH       (0x09000760)

  #define DDRDATA3CH1_CR_DATATRAINFEEDBACK_Spare_OFF                   ( 9)
  #define DDRDATA3CH1_CR_DATATRAINFEEDBACK_Spare_WID                   (23)
  #define DDRDATA3CH1_CR_DATATRAINFEEDBACK_Spare_MSK                   (0xFFFFFE00)
  #define DDRDATA3CH1_CR_DATATRAINFEEDBACK_Spare_MIN                   (0)
  #define DDRDATA3CH1_CR_DATATRAINFEEDBACK_Spare_MAX                   (8388607) // 0x007FFFFF
  #define DDRDATA3CH1_CR_DATATRAINFEEDBACK_Spare_DEF                   (0x00000000)
  #define DDRDATA3CH1_CR_DATATRAINFEEDBACK_Spare_HSH                   (0x17090760)

#define DDRDATA3CH1_CR_DLLPITESTANDADC_REG                             (0x00000764)

  #define DDRDATA3CH1_CR_DLLPITESTANDADC_RunTest_OFF                   ( 0)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_RunTest_WID                   ( 1)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_RunTest_MSK                   (0x00000001)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_RunTest_MIN                   (0)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_RunTest_MAX                   (1) // 0x00000001
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_RunTest_DEF                   (0x00000000)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_RunTest_HSH                   (0x01000764)

  #define DDRDATA3CH1_CR_DLLPITESTANDADC_Load_OFF                      ( 1)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_Load_WID                      ( 1)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_Load_MSK                      (0x00000002)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_Load_MIN                      (0)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_Load_MAX                      (1) // 0x00000001
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_Load_DEF                      (0x00000000)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_Load_HSH                      (0x01010764)

  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ModeHVM_OFF                   ( 2)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ModeHVM_WID                   ( 1)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ModeHVM_MSK                   (0x00000004)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ModeHVM_MIN                   (0)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ModeHVM_MAX                   (1) // 0x00000001
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ModeHVM_DEF                   (0x00000000)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ModeHVM_HSH                   (0x01020764)

  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ModeDV_OFF                    ( 3)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ModeDV_WID                    ( 1)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ModeDV_MSK                    (0x00000008)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ModeDV_MIN                    (0)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ModeDV_MAX                    (1) // 0x00000001
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ModeDV_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ModeDV_HSH                    (0x01030764)

  #define DDRDATA3CH1_CR_DLLPITESTANDADC_CalCfdl_OFF                   ( 4)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_CalCfdl_WID                   ( 1)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_CalCfdl_MSK                   (0x00000010)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_CalCfdl_MIN                   (0)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_CalCfdl_MAX                   (1) // 0x00000001
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_CalCfdl_DEF                   (0x00000000)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_CalCfdl_HSH                   (0x01040764)

  #define DDRDATA3CH1_CR_DLLPITESTANDADC_LoadCount_OFF                 ( 5)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_LoadCount_WID                 (10)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_LoadCount_MSK                 (0x00007FE0)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_LoadCount_MIN                 (0)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_LoadCount_MAX                 (1023) // 0x000003FF
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_LoadCount_DEF                 (0x00000000)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_LoadCount_HSH                 (0x0A050764)

  #define DDRDATA3CH1_CR_DLLPITESTANDADC_CountStatus_OFF               (15)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_CountStatus_WID               (10)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_CountStatus_MSK               (0x01FF8000)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_CountStatus_MIN               (0)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_CountStatus_MAX               (1023) // 0x000003FF
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_CountStatus_DEF               (0x00000000)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_CountStatus_HSH               (0x0A0F0764)

  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ModeADC_OFF                   (25)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ModeADC_WID                   ( 1)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ModeADC_MSK                   (0x02000000)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ModeADC_MIN                   (0)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ModeADC_MAX                   (1) // 0x00000001
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ModeADC_DEF                   (0x00000000)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ModeADC_HSH                   (0x01190764)

  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCClkDiv_OFF                 (26)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCClkDiv_WID                 ( 2)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCClkDiv_MSK                 (0x0C000000)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCClkDiv_MIN                 (0)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCClkDiv_MAX                 (3) // 0x00000003
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCClkDiv_DEF                 (0x00000000)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCClkDiv_HSH                 (0x021A0764)

  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_OFF             (28)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_WID             ( 1)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MSK             (0x10000000)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MIN             (0)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MAX             (1) // 0x00000001
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_DEF             (0x00000000)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_HSH             (0x011C0764)

  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCChopEn_OFF                 (29)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCChopEn_WID                 ( 1)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCChopEn_MSK                 (0x20000000)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCChopEn_MIN                 (0)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCChopEn_MAX                 (1) // 0x00000001
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCChopEn_DEF                 (0x00000000)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCChopEn_HSH                 (0x011D0764)

  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCDone_OFF                   (30)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCDone_WID                   ( 1)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCDone_MSK                   (0x40000000)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCDone_MIN                   (0)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCDone_MAX                   (1) // 0x00000001
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCDone_DEF                   (0x00000000)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_ADCDone_HSH                   (0x011E0764)

  #define DDRDATA3CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_OFF          (31)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_WID          ( 1)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MSK          (0x80000000)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MIN          (0)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MAX          (1) // 0x00000001
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_DEF          (0x00000000)
  #define DDRDATA3CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_HSH          (0x011F0764)

#define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_REG                         (0x00000768)

  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_OFF     ( 0)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_WID     ( 6)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MSK     (0x0000003F)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MIN     (-32)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MAX     (31) // 0x0000001F
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_DEF     (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_HSH     (0x86000768)

  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_OFF   ( 6)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_WID   ( 6)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MSK   (0x00000FC0)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MIN   (-32)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MAX   (31) // 0x0000001F
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_DEF   (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_HSH   (0x86060768)

  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_OFF     (12)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_WID     ( 5)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MSK     (0x0001F000)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MIN     (-16)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MAX     (15) // 0x0000000F
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_DEF     (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_HSH     (0x850C0768)

  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_OFF   (17)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_WID   ( 5)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MSK   (0x003E0000)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MIN   (-16)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MAX   (15) // 0x0000000F
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_DEF   (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_HSH   (0x85110768)

  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_OFF       (22)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_WID       ( 5)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MSK       (0x07C00000)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MIN       (-16)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MAX       (15) // 0x0000000F
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_DEF       (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_HSH       (0x85160768)

  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_OFF  (27)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_WID  ( 5)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MSK  (0xF8000000)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MIN  (-16)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MAX  (15) // 0x0000000F
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_DEF  (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_HSH  (0x851B0768)

#define DDRDATA3CH1_CR_DDRCRDATACONTROL1_REG                           (0x0000076C)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_RefPi_OFF                   ( 0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_RefPi_WID                   ( 4)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_RefPi_MSK                   (0x0000000F)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_RefPi_MIN                   (-8)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_RefPi_MAX                   (7) // 0x00000007
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_RefPi_DEF                   (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_RefPi_HSH                   (0x8400076C)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_DllMask_OFF                 ( 4)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_DllMask_WID                 ( 2)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_DllMask_MSK                 (0x00000030)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_DllMask_MIN                 (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_DllMask_MAX                 (3) // 0x00000003
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_DllMask_DEF                 (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_DllMask_HSH                 (0x0204076C)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_DllWeakLock_OFF             ( 6)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_DllWeakLock_WID             ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MSK             (0x00000040)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MIN             (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MAX             (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_DllWeakLock_DEF             (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_DllWeakLock_HSH             (0x0106076C)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_OFF      ( 7)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_WID      ( 3)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MSK      (0x00000380)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MIN      (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MAX      (7) // 0x00000007
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_DEF      (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_HSH      (0x0307076C)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_OFF               (10)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_WID               ( 4)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MSK               (0x00003C00)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MIN               (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MAX               (15) // 0x0000000F
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_DEF               (0x00000008)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_HSH               (0x040A076C)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_OdtDelay_OFF                (14)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_OdtDelay_WID                ( 4)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_OdtDelay_MSK                (0x0003C000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_OdtDelay_MIN                (-8)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_OdtDelay_MAX                (7) // 0x00000007
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_OdtDelay_DEF                (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_OdtDelay_HSH                (0x840E076C)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_OdtDuration_OFF             (18)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_OdtDuration_WID             ( 3)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_OdtDuration_MSK             (0x001C0000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_OdtDuration_MIN             (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_OdtDuration_MAX             (7) // 0x00000007
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_OdtDuration_DEF             (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_OdtDuration_HSH             (0x0312076C)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_OFF           (21)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_WID           ( 4)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MSK           (0x01E00000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MIN           (-8)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MAX           (7) // 0x00000007
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_DEF           (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_HSH           (0x8415076C)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_OFF        (25)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_WID        ( 3)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MSK        (0x0E000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MIN        (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MAX        (7) // 0x00000007
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_DEF        (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_HSH        (0x0319076C)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_OFF          (28)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_WID          ( 3)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MSK          (0x70000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MIN          (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MAX          (7) // 0x00000007
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_DEF          (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_HSH          (0x031C076C)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_OFF          (31)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_WID          ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MSK          (0x80000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MIN          (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MAX          (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_DEF          (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_HSH          (0x011F076C)

#define DDRDATA3CH1_CR_DDRCRDATACONTROL2_REG                           (0x00000770)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_OFF            ( 0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_WID            ( 5)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MSK            (0x0000001F)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MIN            (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MAX            (31) // 0x0000001F
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_DEF            (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_HSH            (0x05000770)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_OFF             ( 5)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_WID             ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MSK             (0x00000020)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MIN             (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MAX             (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_DEF             (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_HSH             (0x01050770)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_ForceRxOn_OFF               ( 6)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_ForceRxOn_WID               ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MSK               (0x00000040)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MIN               (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MAX               (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_ForceRxOn_DEF               (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_ForceRxOn_HSH               (0x01060770)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_LeakerComp_OFF              ( 7)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_LeakerComp_WID              ( 2)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_LeakerComp_MSK              (0x00000180)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_LeakerComp_MIN              (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_LeakerComp_MAX              (3) // 0x00000003
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_LeakerComp_DEF              (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_LeakerComp_HSH              (0x02070770)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_OFF          ( 9)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_WID          ( 4)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MSK          (0x00001E00)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MIN          (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MAX          (15) // 0x0000000F
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_DEF          (0x00000008)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_HSH          (0x04090770)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_OFF             (13)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_WID             ( 5)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MSK             (0x0003E000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MIN             (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MAX             (31) // 0x0000001F
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_DEF             (0x00000011)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_HSH             (0x050D0770)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_OFF             (18)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_WID             ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MSK             (0x00040000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MIN             (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MAX             (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_DEF             (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_HSH             (0x01120770)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_OFF         (19)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_WID         ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MSK         (0x00080000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MIN         (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_DEF         (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_HSH         (0x01130770)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_OFF                (20)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_WID                ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MSK                (0x00100000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MIN                (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MAX                (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_DEF                (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_HSH                (0x01140770)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_OFF               (21)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_WID               ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MSK               (0x00200000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MIN               (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MAX               (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_DEF               (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_HSH               (0x01150770)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnVttOdt_OFF                (22)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnVttOdt_WID                ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MSK                (0x00400000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MIN                (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MAX                (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnVttOdt_DEF                (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnVttOdt_HSH                (0x01160770)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_OFF            (23)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_WID            ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MSK            (0x00800000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MIN            (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MAX            (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_DEF            (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_HSH            (0x01170770)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_TxEqDis_OFF                 (24)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_TxEqDis_WID                 ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_TxEqDis_MSK                 (0x01000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_TxEqDis_MIN                 (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_TxEqDis_MAX                 (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_TxEqDis_DEF                 (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_TxEqDis_HSH                 (0x01180770)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_OFF           (25)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_WID           ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MSK           (0x02000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MIN           (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MAX           (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_DEF           (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_HSH           (0x01190770)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_Cben_OFF                    (26)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_Cben_WID                    ( 3)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_Cben_MSK                    (0x1C000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_Cben_MIN                    (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_Cben_MAX                    (7) // 0x00000007
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_Cben_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_Cben_HSH                    (0x031A0770)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_OFF         (29)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_WID         ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MSK         (0x20000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MIN         (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_HSH         (0x011D0770)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_OFF         (30)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_WID         ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MSK         (0x40000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MIN         (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_HSH         (0x011E0770)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_OFF         (31)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_WID         ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MSK         (0x80000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MIN         (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MAX         (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_DEF         (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_HSH         (0x011F0770)

#define DDRDATA3CH1_CR_DDRCRVREFCONTROL_REG                            (0x00000774)

  #define DDRDATA3CH1_CR_DDRCRVREFCONTROL_VrefCtl_OFF                  ( 0)
  #define DDRDATA3CH1_CR_DDRCRVREFCONTROL_VrefCtl_WID                  (24)
  #define DDRDATA3CH1_CR_DDRCRVREFCONTROL_VrefCtl_MSK                  (0x00FFFFFF)
  #define DDRDATA3CH1_CR_DDRCRVREFCONTROL_VrefCtl_MIN                  (0)
  #define DDRDATA3CH1_CR_DDRCRVREFCONTROL_VrefCtl_MAX                  (16777215) // 0x00FFFFFF
  #define DDRDATA3CH1_CR_DDRCRVREFCONTROL_VrefCtl_DEF                  (0x000E453A)
  #define DDRDATA3CH1_CR_DDRCRVREFCONTROL_VrefCtl_HSH                  (0x18000774)

  #define DDRDATA3CH1_CR_DDRCRVREFCONTROL_OutputCode_OFF               (24)
  #define DDRDATA3CH1_CR_DDRCRVREFCONTROL_OutputCode_WID               ( 8)
  #define DDRDATA3CH1_CR_DDRCRVREFCONTROL_OutputCode_MSK               (0xFF000000)
  #define DDRDATA3CH1_CR_DDRCRVREFCONTROL_OutputCode_MIN               (0)
  #define DDRDATA3CH1_CR_DDRCRVREFCONTROL_OutputCode_MAX               (255) // 0x000000FF
  #define DDRDATA3CH1_CR_DDRCRVREFCONTROL_OutputCode_DEF               (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVREFCONTROL_OutputCode_HSH               (0x08180774)

#define DDRDATA3CH1_CR_DDRCRVSSHICONTROL_REG                           (0x00000778)

  #define DDRDATA3CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_OFF                ( 0)
  #define DDRDATA3CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_WID                (25)
  #define DDRDATA3CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MSK                (0x01FFFFFF)
  #define DDRDATA3CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MIN                (0)
  #define DDRDATA3CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MAX                (33554431) // 0x01FFFFFF
  #define DDRDATA3CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_DEF                (0x014D8234)
  #define DDRDATA3CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_HSH                (0x19000778)

  #define DDRDATA3CH1_CR_DDRCRVSSHICONTROL_OutputCode_OFF              (25)
  #define DDRDATA3CH1_CR_DDRCRVSSHICONTROL_OutputCode_WID              ( 7)
  #define DDRDATA3CH1_CR_DDRCRVSSHICONTROL_OutputCode_MSK              (0xFE000000)
  #define DDRDATA3CH1_CR_DDRCRVSSHICONTROL_OutputCode_MIN              (0)
  #define DDRDATA3CH1_CR_DDRCRVSSHICONTROL_OutputCode_MAX              (127) // 0x0000007F
  #define DDRDATA3CH1_CR_DDRCRVSSHICONTROL_OutputCode_DEF              (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVSSHICONTROL_OutputCode_HSH              (0x07190778)

#define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_REG                        (0x0000077C)

  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_OFF          ( 0)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_WID          ( 6)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MSK          (0x0000003F)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MIN          (-32)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MAX          (31) // 0x0000001F
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_DEF          (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_HSH          (0x8600077C)

  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_OFF          ( 6)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_WID          ( 6)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MSK          (0x00000FC0)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MIN          (-32)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_DEF          (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_HSH          (0x8606077C)

  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_OFF           (12)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_WID           ( 6)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MSK           (0x0003F000)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MIN           (-32)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MAX           (31) // 0x0000001F
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_DEF           (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_HSH           (0x860C077C)

  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_OFF          (18)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_WID          ( 6)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MSK          (0x00FC0000)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MIN          (-32)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_DEF          (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_HSH          (0x8612077C)

  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_OFF           (24)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_WID           ( 7)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MSK           (0x7F000000)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MIN           (-64)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MAX           (63) // 0x0000003F
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_DEF           (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_HSH           (0x8718077C)

  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_OFF                (31)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_WID                ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MSK                (0x80000000)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MIN                (0)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MAX                (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_DEF                (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_HSH                (0x011F077C)

#define DDRDATA3CH1_CR_DDRCRDATACONTROL0_REG                           (0x00000780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_OFF          ( 0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_WID          ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MSK          (0x00000001)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MIN          (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_DEF          (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_HSH          (0x01000780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_OFF          ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_WID          ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MSK          (0x00000002)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MIN          (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_DEF          (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_HSH          (0x01010780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_OFF          ( 2)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_WID          ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MSK          (0x00000004)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MIN          (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_DEF          (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_HSH          (0x01020780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_OFF    ( 3)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_WID    ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MSK    (0x00000008)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MIN    (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MAX    (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_DEF    (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_HSH    (0x01030780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxOn_OFF                    ( 4)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxOn_WID                    ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxOn_MSK                    (0x00000010)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxOn_MIN                    (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxOn_MAX                    (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxOn_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxOn_HSH                    (0x01040780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RfOn_OFF                    ( 5)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RfOn_WID                    ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RfOn_MSK                    (0x00000020)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RfOn_MIN                    (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RfOn_MAX                    (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RfOn_DEF                    (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RfOn_HSH                    (0x01050780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxPiOn_OFF                  ( 6)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxPiOn_WID                  ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxPiOn_MSK                  (0x00000040)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxPiOn_MIN                  (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxPiOn_DEF                  (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxPiOn_HSH                  (0x01060780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxPiOn_OFF                  ( 7)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxPiOn_WID                  ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxPiOn_MSK                  (0x00000080)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxPiOn_MIN                  (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxPiOn_DEF                  (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxPiOn_HSH                  (0x01070780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_OFF        ( 8)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_WID        ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MSK        (0x00000100)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MIN        (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_DEF        (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_HSH        (0x01080780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_OFF        ( 9)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_WID        ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MSK        (0x00000200)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MIN        (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_DEF        (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_HSH        (0x01090780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxDisable_OFF               (10)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxDisable_WID               ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxDisable_MSK               (0x00000400)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxDisable_MIN               (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxDisable_MAX               (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxDisable_DEF               (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxDisable_HSH               (0x010A0780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxDisable_OFF               (11)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxDisable_WID               ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxDisable_MSK               (0x00000800)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxDisable_MIN               (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxDisable_MAX               (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxDisable_DEF               (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxDisable_HSH               (0x010B0780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxLong_OFF                  (12)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxLong_WID                  ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxLong_MSK                  (0x00001000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxLong_MIN                  (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxLong_MAX                  (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxLong_DEF                  (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_TxLong_HSH                  (0x010C0780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_OFF               (13)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_WID               ( 2)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MSK               (0x00006000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MIN               (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MAX               (3) // 0x00000003
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_DEF               (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_HSH               (0x020D0780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxReadPointer_OFF           (15)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxReadPointer_WID           ( 3)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MSK           (0x00038000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MIN           (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MAX           (7) // 0x00000007
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxReadPointer_DEF           (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_RxReadPointer_HSH           (0x030F0780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_OFF              (18)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_WID              ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MSK              (0x00040000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MIN              (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MAX              (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_DEF              (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_HSH              (0x01120780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_OFF            (19)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_WID            ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MSK            (0x00080000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MIN            (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MAX            (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_DEF            (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_HSH            (0x01130780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ReadRFRd_OFF                (20)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ReadRFRd_WID                ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MSK                (0x00100000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MIN                (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MAX                (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ReadRFRd_DEF                (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ReadRFRd_HSH                (0x01140780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ReadRFWr_OFF                (21)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ReadRFWr_WID                ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MSK                (0x00200000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MIN                (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MAX                (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ReadRFWr_DEF                (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ReadRFWr_HSH                (0x01150780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ReadRFRank_OFF              (22)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ReadRFRank_WID              ( 2)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MSK              (0x00C00000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MIN              (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MAX              (3) // 0x00000003
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ReadRFRank_DEF              (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ReadRFRank_HSH              (0x02160780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_OFF              (24)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_WID              ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MSK              (0x01000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MIN              (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MAX              (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_DEF              (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_HSH              (0x01180780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_OdtSampOff_OFF              (25)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_OdtSampOff_WID              ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MSK              (0x02000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MIN              (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MAX              (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_OdtSampOff_DEF              (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_OdtSampOff_HSH              (0x01190780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_OFF        (26)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_WID        ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MSK        (0x04000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MIN        (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MAX        (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_DEF        (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_HSH        (0x011A0780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_OFF         (27)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_WID         ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MSK         (0x08000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MIN         (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MAX         (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_DEF         (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_HSH         (0x011B0780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_OFF              (28)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_WID              ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MSK              (0x10000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MIN              (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MAX              (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_DEF              (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_HSH              (0x011C0780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_OFF          (29)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_WID          ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MSK          (0x20000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MIN          (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MAX          (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_DEF          (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_HSH          (0x011D0780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_OFF         (30)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_WID         ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MSK         (0x40000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MIN         (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MAX         (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_DEF         (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_HSH         (0x011E0780)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_OFF            (31)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_WID            ( 1)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MSK            (0x80000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MIN            (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MAX            (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_DEF            (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_HSH            (0x011F0780)

#define DDRDATA3CH1_CR_DDRCRVREFADJUST1_REG                            (0x00000784)

  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_OFF                ( 0)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_WID                ( 7)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MSK                (0x0000007F)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MIN                (-64)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MAX                (63) // 0x0000003F
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_DEF                (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_HSH                (0x87000784)

  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_OFF               ( 7)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_WID               ( 7)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MSK               (0x00003F80)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MIN               (-64)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_DEF               (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_HSH               (0x87070784)

  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_OFF               (14)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_WID               ( 7)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MSK               (0x001FC000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MIN               (-64)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_DEF               (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_HSH               (0x870E0784)

  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_OFF             (21)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_WID             ( 1)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MSK             (0x00200000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MIN             (0)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MAX             (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_DEF             (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_HSH             (0x01150784)

  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_OFF            (22)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_WID            ( 1)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MSK            (0x00400000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MIN            (0)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MAX            (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_DEF            (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_HSH            (0x01160784)

  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_OFF            (23)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_WID            ( 1)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MSK            (0x00800000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MIN            (0)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MAX            (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_DEF            (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_HSH            (0x01170784)

  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_OFF             (24)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_WID             ( 2)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MSK             (0x03000000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MIN             (0)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MAX             (3) // 0x00000003
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_DEF             (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_HSH             (0x02180784)

  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_OFF            (26)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_WID            ( 1)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MSK            (0x04000000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MIN            (0)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MAX            (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_DEF            (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_HSH            (0x011A0784)

  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_Rsvd_OFF                     (27)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_Rsvd_WID                     ( 2)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_Rsvd_MSK                     (0x18000000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_Rsvd_MIN                     (0)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_Rsvd_MAX                     (3) // 0x00000003
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_Rsvd_DEF                     (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_Rsvd_HSH                     (0x021B0784)

  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_caSlowBW_OFF                 (29)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_caSlowBW_WID                 ( 1)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_caSlowBW_MSK                 (0x20000000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_caSlowBW_MIN                 (0)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_caSlowBW_MAX                 (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_caSlowBW_DEF                 (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_caSlowBW_HSH                 (0x011D0784)

  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_OFF                (30)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_WID                ( 1)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MSK                (0x40000000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MIN                (0)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_DEF                (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_HSH                (0x011E0784)

  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_OFF                (31)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_WID                ( 1)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MSK                (0x80000000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MIN                (0)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_DEF                (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_HSH                (0x011F0784)

#define DDRDATA3CH1_CR_DDRCRDATACONTROL3_REG                           (0x00000788)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_OFF        ( 0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_WID        ( 3)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MSK        (0x00000007)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MIN        (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MAX        (7) // 0x00000007
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_DEF        (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_HSH        (0x03000788)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_OFF        ( 3)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_WID        ( 3)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MSK        (0x00000038)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MIN        (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MAX        (7) // 0x00000007
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_DEF        (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_HSH        (0x03030788)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_OFF        ( 6)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_WID        ( 3)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MSK        (0x000001C0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MIN        (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MAX        (7) // 0x00000007
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_DEF        (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_HSH        (0x03060788)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_OFF        ( 9)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_WID        ( 3)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MSK        (0x00000E00)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MIN        (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MAX        (7) // 0x00000007
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_DEF        (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_HSH        (0x03090788)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_OFF        (12)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_WID        ( 3)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MSK        (0x00007000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MIN        (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MAX        (7) // 0x00000007
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_DEF        (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_HSH        (0x030C0788)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_OFF        (15)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_WID        ( 3)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MSK        (0x00038000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MIN        (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MAX        (7) // 0x00000007
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_DEF        (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_HSH        (0x030F0788)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_OFF        (18)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_WID        ( 3)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MSK        (0x001C0000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MIN        (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MAX        (7) // 0x00000007
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_DEF        (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_HSH        (0x03120788)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_OFF        (21)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_WID        ( 3)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MSK        (0x00E00000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MIN        (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MAX        (7) // 0x00000007
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_DEF        (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_HSH        (0x03150788)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_OFF                (24)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_WID                ( 3)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MSK                (0x07000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MIN                (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MAX                (7) // 0x00000007
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_DEF                (0x00000003)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_HSH                (0x03180788)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_OFF             (27)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_WID             ( 3)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MSK             (0x38000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MIN             (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MAX             (7) // 0x00000007
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_DEF             (0x00000003)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_HSH             (0x031B0788)

  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_OFF                (30)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_WID                ( 2)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MSK                (0xC0000000)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MIN                (0)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MAX                (3) // 0x00000003
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_DEF                (0x00000001)
  #define DDRDATA3CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_HSH                (0x021E0788)

#define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_REG                          (0x0000078C)

  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Target_OFF                 ( 0)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Target_WID                 ( 4)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Target_MSK                 (0x0000000F)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Target_MIN                 (0)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Target_MAX                 (15) // 0x0000000F
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Target_DEF                 (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Target_HSH                 (0x0400078C)

  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Panic_OFF                  ( 4)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Panic_WID                  ( 5)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Panic_MSK                  (0x000001F0)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Panic_MIN                  (0)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Panic_MAX                  (31) // 0x0000001F
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Panic_DEF                  (0x00000010)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Panic_HSH                  (0x0504078C)

  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_OFF            ( 9)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_WID            ( 2)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MSK            (0x00000600)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MIN            (0)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MAX            (3) // 0x00000003
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_DEF            (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_HSH            (0x0209078C)

  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_OFF         (11)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_WID         ( 1)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MSK         (0x00000800)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MIN         (0)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_DEF         (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_HSH         (0x010B078C)

  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_OFF             (12)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_WID             ( 1)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MSK             (0x00001000)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MIN             (0)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MAX             (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_DEF             (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_HSH             (0x010C078C)

  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_OFF            (13)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_WID            ( 3)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MSK            (0x0000E000)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MIN            (0)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MAX            (7) // 0x00000007
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_DEF            (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_HSH            (0x030D078C)

  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_OFF      (16)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_WID      ( 1)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MSK      (0x00010000)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MIN      (0)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MAX      (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_DEF      (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_HSH      (0x0110078C)

  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Spares_OFF                 (17)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Spares_WID                 ( 8)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Spares_MSK                 (0x01FE0000)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Spares_MIN                 (0)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Spares_MAX                 (255) // 0x000000FF
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Spares_DEF                 (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Spares_HSH                 (0x0811078C)

  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_OFF             (25)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_WID             ( 1)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MSK             (0x02000000)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MIN             (0)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MAX             (1) // 0x00000001
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_DEF             (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_HSH             (0x0119078C)

  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_OFF         (26)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_WID         ( 6)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MSK         (0xFC000000)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MIN         (0)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MAX         (63) // 0x0000003F
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_DEF         (0x00000000)
  #define DDRDATA3CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_HSH         (0x061A078C)

#define DDRDATA4CH0_CR_RXTRAINRANK0_REG                                (0x00000800)

  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxRcvEnPi_MIN                    (0)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxRcvEnPi_HSH                    (0x09000800)

  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxDqsPPi_WID                     ( 6)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxDqsPPi_MIN                     (0)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxDqsPPi_HSH                     (0x06090800)

  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxEq_OFF                         (15)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxEq_WID                         ( 5)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxEq_MSK                         (0x000F8000)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxEq_MIN                         (0)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxEq_DEF                         (0x00000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxEq_HSH                         (0x050F0800)

  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxDqsNPi_OFF                     (20)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxDqsNPi_WID                     ( 6)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxDqsNPi_MIN                     (0)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxDqsNPi_HSH                     (0x06140800)

  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxVref_OFF                       (26)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxVref_WID                       ( 6)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxVref_MSK                       (0xFC000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxVref_MIN                       (-32)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxVref_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK0_RxVref_HSH                       (0x861A0800)

#define DDRDATA4CH0_CR_RXTRAINRANK1_REG                                (0x00000804)

  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxRcvEnPi_MIN                    (0)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxRcvEnPi_HSH                    (0x09000804)

  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxDqsPPi_WID                     ( 6)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxDqsPPi_MIN                     (0)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxDqsPPi_HSH                     (0x06090804)

  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxEq_OFF                         (15)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxEq_WID                         ( 5)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxEq_MSK                         (0x000F8000)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxEq_MIN                         (0)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxEq_DEF                         (0x00000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxEq_HSH                         (0x050F0804)

  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxDqsNPi_OFF                     (20)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxDqsNPi_WID                     ( 6)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxDqsNPi_MIN                     (0)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxDqsNPi_HSH                     (0x06140804)

  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxVref_OFF                       (26)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxVref_WID                       ( 6)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxVref_MSK                       (0xFC000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxVref_MIN                       (-32)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxVref_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK1_RxVref_HSH                       (0x861A0804)

#define DDRDATA4CH0_CR_RXTRAINRANK2_REG                                (0x00000808)

  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxRcvEnPi_MIN                    (0)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxRcvEnPi_HSH                    (0x09000808)

  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxDqsPPi_WID                     ( 6)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxDqsPPi_MIN                     (0)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxDqsPPi_HSH                     (0x06090808)

  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxEq_OFF                         (15)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxEq_WID                         ( 5)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxEq_MSK                         (0x000F8000)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxEq_MIN                         (0)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxEq_DEF                         (0x00000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxEq_HSH                         (0x050F0808)

  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxDqsNPi_OFF                     (20)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxDqsNPi_WID                     ( 6)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxDqsNPi_MIN                     (0)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxDqsNPi_HSH                     (0x06140808)

  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxVref_OFF                       (26)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxVref_WID                       ( 6)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxVref_MSK                       (0xFC000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxVref_MIN                       (-32)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxVref_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK2_RxVref_HSH                       (0x861A0808)

#define DDRDATA4CH0_CR_RXTRAINRANK3_REG                                (0x0000080C)

  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxRcvEnPi_MIN                    (0)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxRcvEnPi_HSH                    (0x0900080C)

  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxDqsPPi_WID                     ( 6)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxDqsPPi_MIN                     (0)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxDqsPPi_HSH                     (0x0609080C)

  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxEq_OFF                         (15)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxEq_WID                         ( 5)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxEq_MSK                         (0x000F8000)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxEq_MIN                         (0)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxEq_DEF                         (0x00000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxEq_HSH                         (0x050F080C)

  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxDqsNPi_OFF                     (20)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxDqsNPi_WID                     ( 6)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxDqsNPi_MIN                     (0)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxDqsNPi_HSH                     (0x0614080C)

  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxVref_OFF                       (26)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxVref_WID                       ( 6)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxVref_MSK                       (0xFC000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxVref_MIN                       (-32)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxVref_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXTRAINRANK3_RxVref_HSH                       (0x861A080C)

#define DDRDATA4CH0_CR_RXPERBITRANK0_REG                               (0x00000810)

  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane0_HSH                       (0x04000810)

  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane1_HSH                       (0x04040810)

  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane2_HSH                       (0x04080810)

  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane3_HSH                       (0x040C0810)

  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane4_HSH                       (0x04100810)

  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane5_HSH                       (0x04140810)

  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane6_HSH                       (0x04180810)

  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK0_Lane7_HSH                       (0x041C0810)

#define DDRDATA4CH0_CR_RXPERBITRANK1_REG                               (0x00000814)

  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane0_HSH                       (0x04000814)

  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane1_HSH                       (0x04040814)

  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane2_HSH                       (0x04080814)

  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane3_HSH                       (0x040C0814)

  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane4_HSH                       (0x04100814)

  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane5_HSH                       (0x04140814)

  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane6_HSH                       (0x04180814)

  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK1_Lane7_HSH                       (0x041C0814)

#define DDRDATA4CH0_CR_RXPERBITRANK2_REG                               (0x00000818)

  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane0_HSH                       (0x04000818)

  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane1_HSH                       (0x04040818)

  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane2_HSH                       (0x04080818)

  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane3_HSH                       (0x040C0818)

  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane4_HSH                       (0x04100818)

  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane5_HSH                       (0x04140818)

  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane6_HSH                       (0x04180818)

  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK2_Lane7_HSH                       (0x041C0818)

#define DDRDATA4CH0_CR_RXPERBITRANK3_REG                               (0x0000081C)

  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane0_HSH                       (0x0400081C)

  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane1_HSH                       (0x0404081C)

  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane2_HSH                       (0x0408081C)

  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane3_HSH                       (0x040C081C)

  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane4_HSH                       (0x0410081C)

  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane5_HSH                       (0x0414081C)

  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane6_HSH                       (0x0418081C)

  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_RXPERBITRANK3_Lane7_HSH                       (0x041C081C)

#define DDRDATA4CH0_CR_TXTRAINRANK0_REG                                (0x00000820)

  #define DDRDATA4CH0_CR_TXTRAINRANK0_TxDqDelay_OFF                    ( 0)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_TxDqDelay_WID                    ( 9)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_TxDqDelay_MIN                    (0)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA4CH0_CR_TXTRAINRANK0_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_TxDqDelay_HSH                    (0x09000820)

  #define DDRDATA4CH0_CR_TXTRAINRANK0_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_TxDqsDelay_WID                   ( 9)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_TxDqsDelay_MIN                   (0)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA4CH0_CR_TXTRAINRANK0_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_TxDqsDelay_HSH                   (0x09090820)

  #define DDRDATA4CH0_CR_TXTRAINRANK0_Spare0_OFF                       (18)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_Spare0_WID                       ( 2)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_Spare0_MSK                       (0x000C0000)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_Spare0_MIN                       (0)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA4CH0_CR_TXTRAINRANK0_Spare0_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_Spare0_HSH                       (0x02120820)

  #define DDRDATA4CH0_CR_TXTRAINRANK0_TxEqualization_OFF               (20)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_TxEqualization_WID               ( 6)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_TxEqualization_MIN               (0)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA4CH0_CR_TXTRAINRANK0_TxEqualization_DEF               (0x00000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_TxEqualization_HSH               (0x06140820)

  #define DDRDATA4CH0_CR_TXTRAINRANK0_Spare1_OFF                       (26)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_Spare1_WID                       ( 6)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_Spare1_MSK                       (0xFC000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_Spare1_MIN                       (0)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA4CH0_CR_TXTRAINRANK0_Spare1_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK0_Spare1_HSH                       (0x061A0820)

#define DDRDATA4CH0_CR_TXTRAINRANK1_REG                                (0x00000824)

  #define DDRDATA4CH0_CR_TXTRAINRANK1_TxDqDelay_OFF                    ( 0)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_TxDqDelay_WID                    ( 9)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_TxDqDelay_MIN                    (0)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA4CH0_CR_TXTRAINRANK1_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_TxDqDelay_HSH                    (0x09000824)

  #define DDRDATA4CH0_CR_TXTRAINRANK1_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_TxDqsDelay_WID                   ( 9)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_TxDqsDelay_MIN                   (0)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA4CH0_CR_TXTRAINRANK1_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_TxDqsDelay_HSH                   (0x09090824)

  #define DDRDATA4CH0_CR_TXTRAINRANK1_Spare0_OFF                       (18)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_Spare0_WID                       ( 2)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_Spare0_MSK                       (0x000C0000)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_Spare0_MIN                       (0)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA4CH0_CR_TXTRAINRANK1_Spare0_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_Spare0_HSH                       (0x02120824)

  #define DDRDATA4CH0_CR_TXTRAINRANK1_TxEqualization_OFF               (20)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_TxEqualization_WID               ( 6)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_TxEqualization_MIN               (0)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA4CH0_CR_TXTRAINRANK1_TxEqualization_DEF               (0x00000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_TxEqualization_HSH               (0x06140824)

  #define DDRDATA4CH0_CR_TXTRAINRANK1_Spare1_OFF                       (26)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_Spare1_WID                       ( 6)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_Spare1_MSK                       (0xFC000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_Spare1_MIN                       (0)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA4CH0_CR_TXTRAINRANK1_Spare1_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK1_Spare1_HSH                       (0x061A0824)

#define DDRDATA4CH0_CR_TXTRAINRANK2_REG                                (0x00000828)

  #define DDRDATA4CH0_CR_TXTRAINRANK2_TxDqDelay_OFF                    ( 0)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_TxDqDelay_WID                    ( 9)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_TxDqDelay_MIN                    (0)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA4CH0_CR_TXTRAINRANK2_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_TxDqDelay_HSH                    (0x09000828)

  #define DDRDATA4CH0_CR_TXTRAINRANK2_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_TxDqsDelay_WID                   ( 9)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_TxDqsDelay_MIN                   (0)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA4CH0_CR_TXTRAINRANK2_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_TxDqsDelay_HSH                   (0x09090828)

  #define DDRDATA4CH0_CR_TXTRAINRANK2_Spare0_OFF                       (18)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_Spare0_WID                       ( 2)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_Spare0_MSK                       (0x000C0000)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_Spare0_MIN                       (0)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA4CH0_CR_TXTRAINRANK2_Spare0_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_Spare0_HSH                       (0x02120828)

  #define DDRDATA4CH0_CR_TXTRAINRANK2_TxEqualization_OFF               (20)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_TxEqualization_WID               ( 6)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_TxEqualization_MIN               (0)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA4CH0_CR_TXTRAINRANK2_TxEqualization_DEF               (0x00000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_TxEqualization_HSH               (0x06140828)

  #define DDRDATA4CH0_CR_TXTRAINRANK2_Spare1_OFF                       (26)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_Spare1_WID                       ( 6)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_Spare1_MSK                       (0xFC000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_Spare1_MIN                       (0)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA4CH0_CR_TXTRAINRANK2_Spare1_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK2_Spare1_HSH                       (0x061A0828)

#define DDRDATA4CH0_CR_TXTRAINRANK3_REG                                (0x0000082C)

  #define DDRDATA4CH0_CR_TXTRAINRANK3_TxDqDelay_OFF                    ( 0)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_TxDqDelay_WID                    ( 9)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_TxDqDelay_MIN                    (0)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA4CH0_CR_TXTRAINRANK3_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_TxDqDelay_HSH                    (0x0900082C)

  #define DDRDATA4CH0_CR_TXTRAINRANK3_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_TxDqsDelay_WID                   ( 9)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_TxDqsDelay_MIN                   (0)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA4CH0_CR_TXTRAINRANK3_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_TxDqsDelay_HSH                   (0x0909082C)

  #define DDRDATA4CH0_CR_TXTRAINRANK3_Spare0_OFF                       (18)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_Spare0_WID                       ( 2)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_Spare0_MSK                       (0x000C0000)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_Spare0_MIN                       (0)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA4CH0_CR_TXTRAINRANK3_Spare0_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_Spare0_HSH                       (0x0212082C)

  #define DDRDATA4CH0_CR_TXTRAINRANK3_TxEqualization_OFF               (20)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_TxEqualization_WID               ( 6)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_TxEqualization_MIN               (0)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA4CH0_CR_TXTRAINRANK3_TxEqualization_DEF               (0x00000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_TxEqualization_HSH               (0x0614082C)

  #define DDRDATA4CH0_CR_TXTRAINRANK3_Spare1_OFF                       (26)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_Spare1_WID                       ( 6)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_Spare1_MSK                       (0xFC000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_Spare1_MIN                       (0)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA4CH0_CR_TXTRAINRANK3_Spare1_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXTRAINRANK3_Spare1_HSH                       (0x061A082C)

#define DDRDATA4CH0_CR_TXPERBITRANK0_REG                               (0x00000830)

  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane0_HSH                       (0x04000830)

  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane1_HSH                       (0x04040830)

  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane2_HSH                       (0x04080830)

  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane3_HSH                       (0x040C0830)

  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane4_HSH                       (0x04100830)

  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane5_HSH                       (0x04140830)

  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane6_HSH                       (0x04180830)

  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK0_Lane7_HSH                       (0x041C0830)

#define DDRDATA4CH0_CR_TXPERBITRANK1_REG                               (0x00000834)

  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane0_HSH                       (0x04000834)

  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane1_HSH                       (0x04040834)

  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane2_HSH                       (0x04080834)

  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane3_HSH                       (0x040C0834)

  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane4_HSH                       (0x04100834)

  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane5_HSH                       (0x04140834)

  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane6_HSH                       (0x04180834)

  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK1_Lane7_HSH                       (0x041C0834)

#define DDRDATA4CH0_CR_TXPERBITRANK2_REG                               (0x00000838)

  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane0_HSH                       (0x04000838)

  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane1_HSH                       (0x04040838)

  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane2_HSH                       (0x04080838)

  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane3_HSH                       (0x040C0838)

  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane4_HSH                       (0x04100838)

  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane5_HSH                       (0x04140838)

  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane6_HSH                       (0x04180838)

  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK2_Lane7_HSH                       (0x041C0838)

#define DDRDATA4CH0_CR_TXPERBITRANK3_REG                               (0x0000083C)

  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane0_HSH                       (0x0400083C)

  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane1_HSH                       (0x0404083C)

  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane2_HSH                       (0x0408083C)

  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane3_HSH                       (0x040C083C)

  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane4_HSH                       (0x0410083C)

  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane5_HSH                       (0x0414083C)

  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane6_HSH                       (0x0418083C)

  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA4CH0_CR_TXPERBITRANK3_Lane7_HSH                       (0x041C083C)

#define DDRDATA4CH0_CR_RCOMPDATA0_REG                                  (0x00000840)

  #define DDRDATA4CH0_CR_RCOMPDATA0_RcompDrvUp_OFF                     ( 0)
  #define DDRDATA4CH0_CR_RCOMPDATA0_RcompDrvUp_WID                     ( 6)
  #define DDRDATA4CH0_CR_RCOMPDATA0_RcompDrvUp_MSK                     (0x0000003F)
  #define DDRDATA4CH0_CR_RCOMPDATA0_RcompDrvUp_MIN                     (0)
  #define DDRDATA4CH0_CR_RCOMPDATA0_RcompDrvUp_MAX                     (63) // 0x0000003F
  #define DDRDATA4CH0_CR_RCOMPDATA0_RcompDrvUp_DEF                     (0x00000000)
  #define DDRDATA4CH0_CR_RCOMPDATA0_RcompDrvUp_HSH                     (0x06000840)

  #define DDRDATA4CH0_CR_RCOMPDATA0_Rsvd_OFF                           ( 6)
  #define DDRDATA4CH0_CR_RCOMPDATA0_Rsvd_WID                           ( 3)
  #define DDRDATA4CH0_CR_RCOMPDATA0_Rsvd_MSK                           (0x000001C0)
  #define DDRDATA4CH0_CR_RCOMPDATA0_Rsvd_MIN                           (0)
  #define DDRDATA4CH0_CR_RCOMPDATA0_Rsvd_MAX                           (7) // 0x00000007
  #define DDRDATA4CH0_CR_RCOMPDATA0_Rsvd_DEF                           (0x00000000)
  #define DDRDATA4CH0_CR_RCOMPDATA0_Rsvd_HSH                           (0x03060840)

  #define DDRDATA4CH0_CR_RCOMPDATA0_RcompDrvDown_OFF                   ( 9)
  #define DDRDATA4CH0_CR_RCOMPDATA0_RcompDrvDown_WID                   ( 6)
  #define DDRDATA4CH0_CR_RCOMPDATA0_RcompDrvDown_MSK                   (0x00007E00)
  #define DDRDATA4CH0_CR_RCOMPDATA0_RcompDrvDown_MIN                   (0)
  #define DDRDATA4CH0_CR_RCOMPDATA0_RcompDrvDown_MAX                   (63) // 0x0000003F
  #define DDRDATA4CH0_CR_RCOMPDATA0_RcompDrvDown_DEF                   (0x00000000)
  #define DDRDATA4CH0_CR_RCOMPDATA0_RcompDrvDown_HSH                   (0x06090840)

  #define DDRDATA4CH0_CR_RCOMPDATA0_VTComp_OFF                         (15)
  #define DDRDATA4CH0_CR_RCOMPDATA0_VTComp_WID                         ( 5)
  #define DDRDATA4CH0_CR_RCOMPDATA0_VTComp_MSK                         (0x000F8000)
  #define DDRDATA4CH0_CR_RCOMPDATA0_VTComp_MIN                         (0)
  #define DDRDATA4CH0_CR_RCOMPDATA0_VTComp_MAX                         (31) // 0x0000001F
  #define DDRDATA4CH0_CR_RCOMPDATA0_VTComp_DEF                         (0x00000000)
  #define DDRDATA4CH0_CR_RCOMPDATA0_VTComp_HSH                         (0x050F0840)

  #define DDRDATA4CH0_CR_RCOMPDATA0_SlewRateComp_OFF                   (20)
  #define DDRDATA4CH0_CR_RCOMPDATA0_SlewRateComp_WID                   ( 5)
  #define DDRDATA4CH0_CR_RCOMPDATA0_SlewRateComp_MSK                   (0x01F00000)
  #define DDRDATA4CH0_CR_RCOMPDATA0_SlewRateComp_MIN                   (0)
  #define DDRDATA4CH0_CR_RCOMPDATA0_SlewRateComp_MAX                   (31) // 0x0000001F
  #define DDRDATA4CH0_CR_RCOMPDATA0_SlewRateComp_DEF                   (0x00000000)
  #define DDRDATA4CH0_CR_RCOMPDATA0_SlewRateComp_HSH                   (0x05140840)

  #define DDRDATA4CH0_CR_RCOMPDATA0_Spare0_OFF                         (25)
  #define DDRDATA4CH0_CR_RCOMPDATA0_Spare0_WID                         ( 1)
  #define DDRDATA4CH0_CR_RCOMPDATA0_Spare0_MSK                         (0x02000000)
  #define DDRDATA4CH0_CR_RCOMPDATA0_Spare0_MIN                         (0)
  #define DDRDATA4CH0_CR_RCOMPDATA0_Spare0_MAX                         (1) // 0x00000001
  #define DDRDATA4CH0_CR_RCOMPDATA0_Spare0_DEF                         (0x00000000)
  #define DDRDATA4CH0_CR_RCOMPDATA0_Spare0_HSH                         (0x01190840)

  #define DDRDATA4CH0_CR_RCOMPDATA0_TcoComp_OFF                        (26)
  #define DDRDATA4CH0_CR_RCOMPDATA0_TcoComp_WID                        ( 6)
  #define DDRDATA4CH0_CR_RCOMPDATA0_TcoComp_MSK                        (0xFC000000)
  #define DDRDATA4CH0_CR_RCOMPDATA0_TcoComp_MIN                        (0)
  #define DDRDATA4CH0_CR_RCOMPDATA0_TcoComp_MAX                        (63) // 0x0000003F
  #define DDRDATA4CH0_CR_RCOMPDATA0_TcoComp_DEF                        (0x00000000)
  #define DDRDATA4CH0_CR_RCOMPDATA0_TcoComp_HSH                        (0x061A0840)

#define DDRDATA4CH0_CR_RCOMPDATA1_REG                                  (0x00000844)

  #define DDRDATA4CH0_CR_RCOMPDATA1_RcompOdtUp_OFF                     ( 0)
  #define DDRDATA4CH0_CR_RCOMPDATA1_RcompOdtUp_WID                     ( 6)
  #define DDRDATA4CH0_CR_RCOMPDATA1_RcompOdtUp_MSK                     (0x0000003F)
  #define DDRDATA4CH0_CR_RCOMPDATA1_RcompOdtUp_MIN                     (0)
  #define DDRDATA4CH0_CR_RCOMPDATA1_RcompOdtUp_MAX                     (63) // 0x0000003F
  #define DDRDATA4CH0_CR_RCOMPDATA1_RcompOdtUp_DEF                     (0x00000000)
  #define DDRDATA4CH0_CR_RCOMPDATA1_RcompOdtUp_HSH                     (0x06000844)

  #define DDRDATA4CH0_CR_RCOMPDATA1_PanicDrvDn_OFF                     ( 6)
  #define DDRDATA4CH0_CR_RCOMPDATA1_PanicDrvDn_WID                     (10)
  #define DDRDATA4CH0_CR_RCOMPDATA1_PanicDrvDn_MSK                     (0x0000FFC0)
  #define DDRDATA4CH0_CR_RCOMPDATA1_PanicDrvDn_MIN                     (0)
  #define DDRDATA4CH0_CR_RCOMPDATA1_PanicDrvDn_MAX                     (1023) // 0x000003FF
  #define DDRDATA4CH0_CR_RCOMPDATA1_PanicDrvDn_DEF                     (0x00000000)
  #define DDRDATA4CH0_CR_RCOMPDATA1_PanicDrvDn_HSH                     (0x0A060844)

  #define DDRDATA4CH0_CR_RCOMPDATA1_PanicDrvUp_OFF                     (16)
  #define DDRDATA4CH0_CR_RCOMPDATA1_PanicDrvUp_WID                     (10)
  #define DDRDATA4CH0_CR_RCOMPDATA1_PanicDrvUp_MSK                     (0x03FF0000)
  #define DDRDATA4CH0_CR_RCOMPDATA1_PanicDrvUp_MIN                     (0)
  #define DDRDATA4CH0_CR_RCOMPDATA1_PanicDrvUp_MAX                     (1023) // 0x000003FF
  #define DDRDATA4CH0_CR_RCOMPDATA1_PanicDrvUp_DEF                     (0x00000000)
  #define DDRDATA4CH0_CR_RCOMPDATA1_PanicDrvUp_HSH                     (0x0A100844)

  #define DDRDATA4CH0_CR_RCOMPDATA1_RcompOdtDown_OFF                   (26)
  #define DDRDATA4CH0_CR_RCOMPDATA1_RcompOdtDown_WID                   ( 6)
  #define DDRDATA4CH0_CR_RCOMPDATA1_RcompOdtDown_MSK                   (0xFC000000)
  #define DDRDATA4CH0_CR_RCOMPDATA1_RcompOdtDown_MIN                   (0)
  #define DDRDATA4CH0_CR_RCOMPDATA1_RcompOdtDown_MAX                   (63) // 0x0000003F
  #define DDRDATA4CH0_CR_RCOMPDATA1_RcompOdtDown_DEF                   (0x00000000)
  #define DDRDATA4CH0_CR_RCOMPDATA1_RcompOdtDown_HSH                   (0x061A0844)

#define DDRDATA4CH0_CR_TXXTALK_REG                                     (0x00000848)

  #define DDRDATA4CH0_CR_TXXTALK_Lane0_OFF                             ( 0)
  #define DDRDATA4CH0_CR_TXXTALK_Lane0_WID                             ( 4)
  #define DDRDATA4CH0_CR_TXXTALK_Lane0_MSK                             (0x0000000F)
  #define DDRDATA4CH0_CR_TXXTALK_Lane0_MIN                             (-8)
  #define DDRDATA4CH0_CR_TXXTALK_Lane0_MAX                             (7) // 0x00000007
  #define DDRDATA4CH0_CR_TXXTALK_Lane0_DEF                             (0x00000000)
  #define DDRDATA4CH0_CR_TXXTALK_Lane0_HSH                             (0x84000848)

  #define DDRDATA4CH0_CR_TXXTALK_Lane1_OFF                             ( 4)
  #define DDRDATA4CH0_CR_TXXTALK_Lane1_WID                             ( 4)
  #define DDRDATA4CH0_CR_TXXTALK_Lane1_MSK                             (0x000000F0)
  #define DDRDATA4CH0_CR_TXXTALK_Lane1_MIN                             (-8)
  #define DDRDATA4CH0_CR_TXXTALK_Lane1_MAX                             (7) // 0x00000007
  #define DDRDATA4CH0_CR_TXXTALK_Lane1_DEF                             (0x00000000)
  #define DDRDATA4CH0_CR_TXXTALK_Lane1_HSH                             (0x84040848)

  #define DDRDATA4CH0_CR_TXXTALK_Lane2_OFF                             ( 8)
  #define DDRDATA4CH0_CR_TXXTALK_Lane2_WID                             ( 4)
  #define DDRDATA4CH0_CR_TXXTALK_Lane2_MSK                             (0x00000F00)
  #define DDRDATA4CH0_CR_TXXTALK_Lane2_MIN                             (-8)
  #define DDRDATA4CH0_CR_TXXTALK_Lane2_MAX                             (7) // 0x00000007
  #define DDRDATA4CH0_CR_TXXTALK_Lane2_DEF                             (0x00000000)
  #define DDRDATA4CH0_CR_TXXTALK_Lane2_HSH                             (0x84080848)

  #define DDRDATA4CH0_CR_TXXTALK_Lane3_OFF                             (12)
  #define DDRDATA4CH0_CR_TXXTALK_Lane3_WID                             ( 4)
  #define DDRDATA4CH0_CR_TXXTALK_Lane3_MSK                             (0x0000F000)
  #define DDRDATA4CH0_CR_TXXTALK_Lane3_MIN                             (-8)
  #define DDRDATA4CH0_CR_TXXTALK_Lane3_MAX                             (7) // 0x00000007
  #define DDRDATA4CH0_CR_TXXTALK_Lane3_DEF                             (0x00000000)
  #define DDRDATA4CH0_CR_TXXTALK_Lane3_HSH                             (0x840C0848)

  #define DDRDATA4CH0_CR_TXXTALK_Lane4_OFF                             (16)
  #define DDRDATA4CH0_CR_TXXTALK_Lane4_WID                             ( 4)
  #define DDRDATA4CH0_CR_TXXTALK_Lane4_MSK                             (0x000F0000)
  #define DDRDATA4CH0_CR_TXXTALK_Lane4_MIN                             (-8)
  #define DDRDATA4CH0_CR_TXXTALK_Lane4_MAX                             (7) // 0x00000007
  #define DDRDATA4CH0_CR_TXXTALK_Lane4_DEF                             (0x00000000)
  #define DDRDATA4CH0_CR_TXXTALK_Lane4_HSH                             (0x84100848)

  #define DDRDATA4CH0_CR_TXXTALK_Lane5_OFF                             (20)
  #define DDRDATA4CH0_CR_TXXTALK_Lane5_WID                             ( 4)
  #define DDRDATA4CH0_CR_TXXTALK_Lane5_MSK                             (0x00F00000)
  #define DDRDATA4CH0_CR_TXXTALK_Lane5_MIN                             (-8)
  #define DDRDATA4CH0_CR_TXXTALK_Lane5_MAX                             (7) // 0x00000007
  #define DDRDATA4CH0_CR_TXXTALK_Lane5_DEF                             (0x00000000)
  #define DDRDATA4CH0_CR_TXXTALK_Lane5_HSH                             (0x84140848)

  #define DDRDATA4CH0_CR_TXXTALK_Lane6_OFF                             (24)
  #define DDRDATA4CH0_CR_TXXTALK_Lane6_WID                             ( 4)
  #define DDRDATA4CH0_CR_TXXTALK_Lane6_MSK                             (0x0F000000)
  #define DDRDATA4CH0_CR_TXXTALK_Lane6_MIN                             (-8)
  #define DDRDATA4CH0_CR_TXXTALK_Lane6_MAX                             (7) // 0x00000007
  #define DDRDATA4CH0_CR_TXXTALK_Lane6_DEF                             (0x00000000)
  #define DDRDATA4CH0_CR_TXXTALK_Lane6_HSH                             (0x84180848)

  #define DDRDATA4CH0_CR_TXXTALK_Lane7_OFF                             (28)
  #define DDRDATA4CH0_CR_TXXTALK_Lane7_WID                             ( 4)
  #define DDRDATA4CH0_CR_TXXTALK_Lane7_MSK                             (0xF0000000)
  #define DDRDATA4CH0_CR_TXXTALK_Lane7_MIN                             (-8)
  #define DDRDATA4CH0_CR_TXXTALK_Lane7_MAX                             (7) // 0x00000007
  #define DDRDATA4CH0_CR_TXXTALK_Lane7_DEF                             (0x00000000)
  #define DDRDATA4CH0_CR_TXXTALK_Lane7_HSH                             (0x841C0848)

#define DDRDATA4CH0_CR_RCOMPDATA2_REG                                  (0x0000084C)

  #define DDRDATA4CH0_CR_RCOMPDATA2_VttPanicUp_OFF                     ( 0)
  #define DDRDATA4CH0_CR_RCOMPDATA2_VttPanicUp_WID                     ( 8)
  #define DDRDATA4CH0_CR_RCOMPDATA2_VttPanicUp_MSK                     (0x000000FF)
  #define DDRDATA4CH0_CR_RCOMPDATA2_VttPanicUp_MIN                     (0)
  #define DDRDATA4CH0_CR_RCOMPDATA2_VttPanicUp_MAX                     (255) // 0x000000FF
  #define DDRDATA4CH0_CR_RCOMPDATA2_VttPanicUp_DEF                     (0x00000000)
  #define DDRDATA4CH0_CR_RCOMPDATA2_VttPanicUp_HSH                     (0x0800084C)

  #define DDRDATA4CH0_CR_RCOMPDATA2_VttPanicDn_OFF                     ( 8)
  #define DDRDATA4CH0_CR_RCOMPDATA2_VttPanicDn_WID                     ( 8)
  #define DDRDATA4CH0_CR_RCOMPDATA2_VttPanicDn_MSK                     (0x0000FF00)
  #define DDRDATA4CH0_CR_RCOMPDATA2_VttPanicDn_MIN                     (0)
  #define DDRDATA4CH0_CR_RCOMPDATA2_VttPanicDn_MAX                     (255) // 0x000000FF
  #define DDRDATA4CH0_CR_RCOMPDATA2_VttPanicDn_DEF                     (0x00000000)
  #define DDRDATA4CH0_CR_RCOMPDATA2_VttPanicDn_HSH                     (0x0808084C)

  #define DDRDATA4CH0_CR_RCOMPDATA2_Spare_OFF                          (16)
  #define DDRDATA4CH0_CR_RCOMPDATA2_Spare_WID                          (16)
  #define DDRDATA4CH0_CR_RCOMPDATA2_Spare_MSK                          (0xFFFF0000)
  #define DDRDATA4CH0_CR_RCOMPDATA2_Spare_MIN                          (0)
  #define DDRDATA4CH0_CR_RCOMPDATA2_Spare_MAX                          (65535) // 0x0000FFFF
  #define DDRDATA4CH0_CR_RCOMPDATA2_Spare_DEF                          (0x00000000)
  #define DDRDATA4CH0_CR_RCOMPDATA2_Spare_HSH                          (0x1010084C)

#define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_REG                            (0x00000850)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane0_OFF                    ( 0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane0_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane0_MSK                    (0x0000000F)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane0_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane0_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane0_HSH                    (0x04000850)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane1_OFF                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane1_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane1_MSK                    (0x000000F0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane1_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane1_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane1_HSH                    (0x04040850)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane2_OFF                    ( 8)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane2_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane2_MSK                    (0x00000F00)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane2_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane2_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane2_HSH                    (0x04080850)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane3_OFF                    (12)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane3_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane3_MSK                    (0x0000F000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane3_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane3_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane3_HSH                    (0x040C0850)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane4_OFF                    (16)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane4_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane4_MSK                    (0x000F0000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane4_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane4_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane4_HSH                    (0x04100850)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane5_OFF                    (20)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane5_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane5_MSK                    (0x00F00000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane5_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane5_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane5_HSH                    (0x04140850)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane6_OFF                    (24)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane6_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane6_MSK                    (0x0F000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane6_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane6_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane6_HSH                    (0x04180850)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane7_OFF                    (28)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane7_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane7_MSK                    (0xF0000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane7_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane7_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK0_Lane7_HSH                    (0x041C0850)

#define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_REG                            (0x00000854)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane0_OFF                    ( 0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane0_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane0_MSK                    (0x0000000F)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane0_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane0_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane0_HSH                    (0x04000854)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane1_OFF                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane1_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane1_MSK                    (0x000000F0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane1_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane1_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane1_HSH                    (0x04040854)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane2_OFF                    ( 8)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane2_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane2_MSK                    (0x00000F00)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane2_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane2_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane2_HSH                    (0x04080854)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane3_OFF                    (12)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane3_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane3_MSK                    (0x0000F000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane3_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane3_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane3_HSH                    (0x040C0854)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane4_OFF                    (16)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane4_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane4_MSK                    (0x000F0000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane4_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane4_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane4_HSH                    (0x04100854)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane5_OFF                    (20)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane5_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane5_MSK                    (0x00F00000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane5_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane5_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane5_HSH                    (0x04140854)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane6_OFF                    (24)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane6_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane6_MSK                    (0x0F000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane6_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane6_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane6_HSH                    (0x04180854)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane7_OFF                    (28)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane7_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane7_MSK                    (0xF0000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane7_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane7_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK1_Lane7_HSH                    (0x041C0854)

#define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_REG                            (0x00000858)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane0_OFF                    ( 0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane0_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane0_MSK                    (0x0000000F)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane0_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane0_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane0_HSH                    (0x04000858)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane1_OFF                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane1_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane1_MSK                    (0x000000F0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane1_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane1_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane1_HSH                    (0x04040858)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane2_OFF                    ( 8)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane2_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane2_MSK                    (0x00000F00)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane2_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane2_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane2_HSH                    (0x04080858)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane3_OFF                    (12)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane3_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane3_MSK                    (0x0000F000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane3_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane3_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane3_HSH                    (0x040C0858)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane4_OFF                    (16)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane4_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane4_MSK                    (0x000F0000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane4_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane4_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane4_HSH                    (0x04100858)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane5_OFF                    (20)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane5_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane5_MSK                    (0x00F00000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane5_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane5_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane5_HSH                    (0x04140858)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane6_OFF                    (24)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane6_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane6_MSK                    (0x0F000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane6_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane6_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane6_HSH                    (0x04180858)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane7_OFF                    (28)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane7_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane7_MSK                    (0xF0000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane7_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane7_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK2_Lane7_HSH                    (0x041C0858)

#define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_REG                            (0x0000085C)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane0_OFF                    ( 0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane0_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane0_MSK                    (0x0000000F)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane0_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane0_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane0_HSH                    (0x0400085C)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane1_OFF                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane1_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane1_MSK                    (0x000000F0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane1_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane1_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane1_HSH                    (0x0404085C)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane2_OFF                    ( 8)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane2_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane2_MSK                    (0x00000F00)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane2_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane2_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane2_HSH                    (0x0408085C)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane3_OFF                    (12)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane3_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane3_MSK                    (0x0000F000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane3_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane3_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane3_HSH                    (0x040C085C)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane4_OFF                    (16)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane4_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane4_MSK                    (0x000F0000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane4_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane4_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane4_HSH                    (0x0410085C)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane5_OFF                    (20)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane5_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane5_MSK                    (0x00F00000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane5_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane5_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane5_HSH                    (0x0414085C)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane6_OFF                    (24)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane6_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane6_MSK                    (0x0F000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane6_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane6_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane6_HSH                    (0x0418085C)

  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane7_OFF                    (28)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane7_WID                    ( 4)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane7_MSK                    (0xF0000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane7_MIN                    (0)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane7_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_RXOFFSETVDQRANK3_Lane7_HSH                    (0x041C085C)

#define DDRDATA4CH0_CR_DATATRAINFEEDBACK_REG                           (0x00000860)

  #define DDRDATA4CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_OFF       ( 0)
  #define DDRDATA4CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_WID       ( 9)
  #define DDRDATA4CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MSK       (0x000001FF)
  #define DDRDATA4CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MIN       (0)
  #define DDRDATA4CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MAX       (511) // 0x000001FF
  #define DDRDATA4CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_DEF       (0x00000000)
  #define DDRDATA4CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_HSH       (0x09000860)

  #define DDRDATA4CH0_CR_DATATRAINFEEDBACK_Spare_OFF                   ( 9)
  #define DDRDATA4CH0_CR_DATATRAINFEEDBACK_Spare_WID                   (23)
  #define DDRDATA4CH0_CR_DATATRAINFEEDBACK_Spare_MSK                   (0xFFFFFE00)
  #define DDRDATA4CH0_CR_DATATRAINFEEDBACK_Spare_MIN                   (0)
  #define DDRDATA4CH0_CR_DATATRAINFEEDBACK_Spare_MAX                   (8388607) // 0x007FFFFF
  #define DDRDATA4CH0_CR_DATATRAINFEEDBACK_Spare_DEF                   (0x00000000)
  #define DDRDATA4CH0_CR_DATATRAINFEEDBACK_Spare_HSH                   (0x17090860)

#define DDRDATA4CH0_CR_DLLPITESTANDADC_REG                             (0x00000864)

  #define DDRDATA4CH0_CR_DLLPITESTANDADC_RunTest_OFF                   ( 0)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_RunTest_WID                   ( 1)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_RunTest_MSK                   (0x00000001)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_RunTest_MIN                   (0)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_RunTest_MAX                   (1) // 0x00000001
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_RunTest_DEF                   (0x00000000)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_RunTest_HSH                   (0x01000864)

  #define DDRDATA4CH0_CR_DLLPITESTANDADC_Load_OFF                      ( 1)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_Load_WID                      ( 1)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_Load_MSK                      (0x00000002)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_Load_MIN                      (0)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_Load_MAX                      (1) // 0x00000001
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_Load_DEF                      (0x00000000)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_Load_HSH                      (0x01010864)

  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ModeHVM_OFF                   ( 2)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ModeHVM_WID                   ( 1)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ModeHVM_MSK                   (0x00000004)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ModeHVM_MIN                   (0)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ModeHVM_MAX                   (1) // 0x00000001
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ModeHVM_DEF                   (0x00000000)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ModeHVM_HSH                   (0x01020864)

  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ModeDV_OFF                    ( 3)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ModeDV_WID                    ( 1)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ModeDV_MSK                    (0x00000008)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ModeDV_MIN                    (0)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ModeDV_MAX                    (1) // 0x00000001
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ModeDV_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ModeDV_HSH                    (0x01030864)

  #define DDRDATA4CH0_CR_DLLPITESTANDADC_CalCfdl_OFF                   ( 4)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_CalCfdl_WID                   ( 1)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_CalCfdl_MSK                   (0x00000010)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_CalCfdl_MIN                   (0)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_CalCfdl_MAX                   (1) // 0x00000001
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_CalCfdl_DEF                   (0x00000000)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_CalCfdl_HSH                   (0x01040864)

  #define DDRDATA4CH0_CR_DLLPITESTANDADC_LoadCount_OFF                 ( 5)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_LoadCount_WID                 (10)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_LoadCount_MSK                 (0x00007FE0)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_LoadCount_MIN                 (0)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_LoadCount_MAX                 (1023) // 0x000003FF
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_LoadCount_DEF                 (0x00000000)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_LoadCount_HSH                 (0x0A050864)

  #define DDRDATA4CH0_CR_DLLPITESTANDADC_CountStatus_OFF               (15)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_CountStatus_WID               (10)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_CountStatus_MSK               (0x01FF8000)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_CountStatus_MIN               (0)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_CountStatus_MAX               (1023) // 0x000003FF
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_CountStatus_DEF               (0x00000000)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_CountStatus_HSH               (0x0A0F0864)

  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ModeADC_OFF                   (25)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ModeADC_WID                   ( 1)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ModeADC_MSK                   (0x02000000)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ModeADC_MIN                   (0)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ModeADC_MAX                   (1) // 0x00000001
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ModeADC_DEF                   (0x00000000)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ModeADC_HSH                   (0x01190864)

  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCClkDiv_OFF                 (26)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCClkDiv_WID                 ( 2)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCClkDiv_MSK                 (0x0C000000)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCClkDiv_MIN                 (0)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCClkDiv_MAX                 (3) // 0x00000003
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCClkDiv_DEF                 (0x00000000)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCClkDiv_HSH                 (0x021A0864)

  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_OFF             (28)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_WID             ( 1)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MSK             (0x10000000)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MIN             (0)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MAX             (1) // 0x00000001
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_DEF             (0x00000000)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_HSH             (0x011C0864)

  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCChopEn_OFF                 (29)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCChopEn_WID                 ( 1)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCChopEn_MSK                 (0x20000000)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCChopEn_MIN                 (0)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCChopEn_MAX                 (1) // 0x00000001
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCChopEn_DEF                 (0x00000000)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCChopEn_HSH                 (0x011D0864)

  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCDone_OFF                   (30)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCDone_WID                   ( 1)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCDone_MSK                   (0x40000000)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCDone_MIN                   (0)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCDone_MAX                   (1) // 0x00000001
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCDone_DEF                   (0x00000000)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_ADCDone_HSH                   (0x011E0864)

  #define DDRDATA4CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_OFF          (31)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_WID          ( 1)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MSK          (0x80000000)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MIN          (0)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MAX          (1) // 0x00000001
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_DEF          (0x00000000)
  #define DDRDATA4CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_HSH          (0x011F0864)

#define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_REG                         (0x00000868)

  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_OFF     ( 0)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_WID     ( 6)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MSK     (0x0000003F)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MIN     (-32)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MAX     (31) // 0x0000001F
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_DEF     (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_HSH     (0x86000868)

  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_OFF   ( 6)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_WID   ( 6)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MSK   (0x00000FC0)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MIN   (-32)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MAX   (31) // 0x0000001F
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_DEF   (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_HSH   (0x86060868)

  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_OFF     (12)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_WID     ( 5)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MSK     (0x0001F000)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MIN     (-16)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MAX     (15) // 0x0000000F
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_DEF     (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_HSH     (0x850C0868)

  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_OFF   (17)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_WID   ( 5)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MSK   (0x003E0000)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MIN   (-16)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MAX   (15) // 0x0000000F
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_DEF   (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_HSH   (0x85110868)

  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_OFF       (22)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_WID       ( 5)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MSK       (0x07C00000)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MIN       (-16)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MAX       (15) // 0x0000000F
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_DEF       (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_HSH       (0x85160868)

  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_OFF  (27)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_WID  ( 5)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MSK  (0xF8000000)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MIN  (-16)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MAX  (15) // 0x0000000F
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_DEF  (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_HSH  (0x851B0868)

#define DDRDATA4CH0_CR_DDRCRDATACONTROL1_REG                           (0x0000086C)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_RefPi_OFF                   ( 0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_RefPi_WID                   ( 4)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_RefPi_MSK                   (0x0000000F)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_RefPi_MIN                   (-8)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_RefPi_MAX                   (7) // 0x00000007
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_RefPi_DEF                   (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_RefPi_HSH                   (0x8400086C)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_DllMask_OFF                 ( 4)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_DllMask_WID                 ( 2)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_DllMask_MSK                 (0x00000030)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_DllMask_MIN                 (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_DllMask_MAX                 (3) // 0x00000003
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_DllMask_DEF                 (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_DllMask_HSH                 (0x0204086C)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_DllWeakLock_OFF             ( 6)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_DllWeakLock_WID             ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MSK             (0x00000040)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MIN             (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MAX             (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_DllWeakLock_DEF             (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_DllWeakLock_HSH             (0x0106086C)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_OFF      ( 7)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_WID      ( 3)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MSK      (0x00000380)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MIN      (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MAX      (7) // 0x00000007
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_DEF      (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_HSH      (0x0307086C)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_OFF               (10)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_WID               ( 4)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MSK               (0x00003C00)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MIN               (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MAX               (15) // 0x0000000F
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_DEF               (0x00000008)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_HSH               (0x040A086C)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_OdtDelay_OFF                (14)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_OdtDelay_WID                ( 4)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_OdtDelay_MSK                (0x0003C000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_OdtDelay_MIN                (-8)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_OdtDelay_MAX                (7) // 0x00000007
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_OdtDelay_DEF                (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_OdtDelay_HSH                (0x840E086C)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_OdtDuration_OFF             (18)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_OdtDuration_WID             ( 3)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_OdtDuration_MSK             (0x001C0000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_OdtDuration_MIN             (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_OdtDuration_MAX             (7) // 0x00000007
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_OdtDuration_DEF             (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_OdtDuration_HSH             (0x0312086C)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_OFF           (21)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_WID           ( 4)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MSK           (0x01E00000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MIN           (-8)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MAX           (7) // 0x00000007
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_DEF           (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_HSH           (0x8415086C)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_OFF        (25)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_WID        ( 3)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MSK        (0x0E000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MIN        (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MAX        (7) // 0x00000007
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_DEF        (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_HSH        (0x0319086C)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_OFF          (28)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_WID          ( 3)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MSK          (0x70000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MIN          (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MAX          (7) // 0x00000007
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_DEF          (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_HSH          (0x031C086C)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_OFF          (31)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_WID          ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MSK          (0x80000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MIN          (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MAX          (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_DEF          (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_HSH          (0x011F086C)

#define DDRDATA4CH0_CR_DDRCRDATACONTROL2_REG                           (0x00000870)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_OFF            ( 0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_WID            ( 5)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MSK            (0x0000001F)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MIN            (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MAX            (31) // 0x0000001F
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_DEF            (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_HSH            (0x05000870)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_OFF             ( 5)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_WID             ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MSK             (0x00000020)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MIN             (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MAX             (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_DEF             (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_HSH             (0x01050870)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_ForceRxOn_OFF               ( 6)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_ForceRxOn_WID               ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MSK               (0x00000040)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MIN               (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MAX               (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_ForceRxOn_DEF               (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_ForceRxOn_HSH               (0x01060870)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_LeakerComp_OFF              ( 7)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_LeakerComp_WID              ( 2)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_LeakerComp_MSK              (0x00000180)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_LeakerComp_MIN              (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_LeakerComp_MAX              (3) // 0x00000003
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_LeakerComp_DEF              (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_LeakerComp_HSH              (0x02070870)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_OFF          ( 9)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_WID          ( 4)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MSK          (0x00001E00)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MIN          (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MAX          (15) // 0x0000000F
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_DEF          (0x00000008)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_HSH          (0x04090870)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_OFF             (13)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_WID             ( 5)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MSK             (0x0003E000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MIN             (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MAX             (31) // 0x0000001F
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_DEF             (0x00000011)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_HSH             (0x050D0870)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_OFF             (18)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_WID             ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MSK             (0x00040000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MIN             (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MAX             (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_DEF             (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_HSH             (0x01120870)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_OFF         (19)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_WID         ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MSK         (0x00080000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MIN         (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_DEF         (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_HSH         (0x01130870)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_OFF                (20)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_WID                ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MSK                (0x00100000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MIN                (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MAX                (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_DEF                (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_HSH                (0x01140870)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_OFF               (21)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_WID               ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MSK               (0x00200000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MIN               (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MAX               (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_DEF               (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_HSH               (0x01150870)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnVttOdt_OFF                (22)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnVttOdt_WID                ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MSK                (0x00400000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MIN                (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MAX                (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnVttOdt_DEF                (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnVttOdt_HSH                (0x01160870)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_OFF            (23)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_WID            ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MSK            (0x00800000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MIN            (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MAX            (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_DEF            (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_HSH            (0x01170870)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_TxEqDis_OFF                 (24)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_TxEqDis_WID                 ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_TxEqDis_MSK                 (0x01000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_TxEqDis_MIN                 (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_TxEqDis_MAX                 (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_TxEqDis_DEF                 (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_TxEqDis_HSH                 (0x01180870)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_OFF           (25)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_WID           ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MSK           (0x02000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MIN           (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MAX           (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_DEF           (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_HSH           (0x01190870)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_Cben_OFF                    (26)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_Cben_WID                    ( 3)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_Cben_MSK                    (0x1C000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_Cben_MIN                    (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_Cben_MAX                    (7) // 0x00000007
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_Cben_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_Cben_HSH                    (0x031A0870)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_OFF         (29)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_WID         ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MSK         (0x20000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MIN         (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_HSH         (0x011D0870)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_OFF         (30)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_WID         ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MSK         (0x40000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MIN         (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_HSH         (0x011E0870)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_OFF         (31)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_WID         ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MSK         (0x80000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MIN         (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MAX         (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_DEF         (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_HSH         (0x011F0870)

#define DDRDATA4CH0_CR_DDRCRVREFCONTROL_REG                            (0x00000874)

  #define DDRDATA4CH0_CR_DDRCRVREFCONTROL_VrefCtl_OFF                  ( 0)
  #define DDRDATA4CH0_CR_DDRCRVREFCONTROL_VrefCtl_WID                  (24)
  #define DDRDATA4CH0_CR_DDRCRVREFCONTROL_VrefCtl_MSK                  (0x00FFFFFF)
  #define DDRDATA4CH0_CR_DDRCRVREFCONTROL_VrefCtl_MIN                  (0)
  #define DDRDATA4CH0_CR_DDRCRVREFCONTROL_VrefCtl_MAX                  (16777215) // 0x00FFFFFF
  #define DDRDATA4CH0_CR_DDRCRVREFCONTROL_VrefCtl_DEF                  (0x000E453A)
  #define DDRDATA4CH0_CR_DDRCRVREFCONTROL_VrefCtl_HSH                  (0x18000874)

  #define DDRDATA4CH0_CR_DDRCRVREFCONTROL_OutputCode_OFF               (24)
  #define DDRDATA4CH0_CR_DDRCRVREFCONTROL_OutputCode_WID               ( 8)
  #define DDRDATA4CH0_CR_DDRCRVREFCONTROL_OutputCode_MSK               (0xFF000000)
  #define DDRDATA4CH0_CR_DDRCRVREFCONTROL_OutputCode_MIN               (0)
  #define DDRDATA4CH0_CR_DDRCRVREFCONTROL_OutputCode_MAX               (255) // 0x000000FF
  #define DDRDATA4CH0_CR_DDRCRVREFCONTROL_OutputCode_DEF               (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVREFCONTROL_OutputCode_HSH               (0x08180874)

#define DDRDATA4CH0_CR_DDRCRVSSHICONTROL_REG                           (0x00000878)

  #define DDRDATA4CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_OFF                ( 0)
  #define DDRDATA4CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_WID                (25)
  #define DDRDATA4CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MSK                (0x01FFFFFF)
  #define DDRDATA4CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MIN                (0)
  #define DDRDATA4CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MAX                (33554431) // 0x01FFFFFF
  #define DDRDATA4CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_DEF                (0x014D8234)
  #define DDRDATA4CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_HSH                (0x19000878)

  #define DDRDATA4CH0_CR_DDRCRVSSHICONTROL_OutputCode_OFF              (25)
  #define DDRDATA4CH0_CR_DDRCRVSSHICONTROL_OutputCode_WID              ( 7)
  #define DDRDATA4CH0_CR_DDRCRVSSHICONTROL_OutputCode_MSK              (0xFE000000)
  #define DDRDATA4CH0_CR_DDRCRVSSHICONTROL_OutputCode_MIN              (0)
  #define DDRDATA4CH0_CR_DDRCRVSSHICONTROL_OutputCode_MAX              (127) // 0x0000007F
  #define DDRDATA4CH0_CR_DDRCRVSSHICONTROL_OutputCode_DEF              (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVSSHICONTROL_OutputCode_HSH              (0x07190878)

#define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_REG                        (0x0000087C)

  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_OFF          ( 0)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_WID          ( 6)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MSK          (0x0000003F)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MIN          (-32)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MAX          (31) // 0x0000001F
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_DEF          (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_HSH          (0x8600087C)

  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_OFF          ( 6)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_WID          ( 6)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MSK          (0x00000FC0)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MIN          (-32)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_DEF          (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_HSH          (0x8606087C)

  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_OFF           (12)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_WID           ( 6)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MSK           (0x0003F000)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MIN           (-32)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MAX           (31) // 0x0000001F
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_DEF           (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_HSH           (0x860C087C)

  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_OFF          (18)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_WID          ( 6)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MSK          (0x00FC0000)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MIN          (-32)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_DEF          (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_HSH          (0x8612087C)

  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_OFF           (24)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_WID           ( 7)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MSK           (0x7F000000)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MIN           (-64)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MAX           (63) // 0x0000003F
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_DEF           (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_HSH           (0x8718087C)

  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_OFF                (31)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_WID                ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MSK                (0x80000000)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MIN                (0)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MAX                (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_DEF                (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_HSH                (0x011F087C)

#define DDRDATA4CH0_CR_DDRCRDATACONTROL0_REG                           (0x00000880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_OFF          ( 0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_WID          ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MSK          (0x00000001)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MIN          (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_DEF          (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_HSH          (0x01000880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_OFF          ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_WID          ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MSK          (0x00000002)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MIN          (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_DEF          (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_HSH          (0x01010880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_OFF          ( 2)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_WID          ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MSK          (0x00000004)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MIN          (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_DEF          (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_HSH          (0x01020880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_OFF    ( 3)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_WID    ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MSK    (0x00000008)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MIN    (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MAX    (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_DEF    (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_HSH    (0x01030880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxOn_OFF                    ( 4)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxOn_WID                    ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxOn_MSK                    (0x00000010)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxOn_MIN                    (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxOn_MAX                    (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxOn_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxOn_HSH                    (0x01040880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RfOn_OFF                    ( 5)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RfOn_WID                    ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RfOn_MSK                    (0x00000020)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RfOn_MIN                    (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RfOn_MAX                    (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RfOn_DEF                    (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RfOn_HSH                    (0x01050880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxPiOn_OFF                  ( 6)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxPiOn_WID                  ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxPiOn_MSK                  (0x00000040)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxPiOn_MIN                  (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxPiOn_DEF                  (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxPiOn_HSH                  (0x01060880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxPiOn_OFF                  ( 7)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxPiOn_WID                  ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxPiOn_MSK                  (0x00000080)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxPiOn_MIN                  (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxPiOn_DEF                  (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxPiOn_HSH                  (0x01070880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_OFF        ( 8)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_WID        ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MSK        (0x00000100)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MIN        (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_DEF        (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_HSH        (0x01080880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_OFF        ( 9)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_WID        ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MSK        (0x00000200)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MIN        (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_DEF        (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_HSH        (0x01090880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxDisable_OFF               (10)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxDisable_WID               ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxDisable_MSK               (0x00000400)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxDisable_MIN               (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxDisable_MAX               (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxDisable_DEF               (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxDisable_HSH               (0x010A0880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxDisable_OFF               (11)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxDisable_WID               ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxDisable_MSK               (0x00000800)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxDisable_MIN               (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxDisable_MAX               (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxDisable_DEF               (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxDisable_HSH               (0x010B0880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxLong_OFF                  (12)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxLong_WID                  ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxLong_MSK                  (0x00001000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxLong_MIN                  (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxLong_MAX                  (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxLong_DEF                  (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_TxLong_HSH                  (0x010C0880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_OFF               (13)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_WID               ( 2)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MSK               (0x00006000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MIN               (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MAX               (3) // 0x00000003
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_DEF               (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_HSH               (0x020D0880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxReadPointer_OFF           (15)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxReadPointer_WID           ( 3)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MSK           (0x00038000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MIN           (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MAX           (7) // 0x00000007
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxReadPointer_DEF           (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_RxReadPointer_HSH           (0x030F0880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_OFF              (18)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_WID              ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MSK              (0x00040000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MIN              (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MAX              (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_DEF              (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_HSH              (0x01120880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_OFF            (19)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_WID            ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MSK            (0x00080000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MIN            (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MAX            (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_DEF            (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_HSH            (0x01130880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ReadRFRd_OFF                (20)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ReadRFRd_WID                ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MSK                (0x00100000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MIN                (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MAX                (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ReadRFRd_DEF                (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ReadRFRd_HSH                (0x01140880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ReadRFWr_OFF                (21)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ReadRFWr_WID                ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MSK                (0x00200000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MIN                (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MAX                (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ReadRFWr_DEF                (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ReadRFWr_HSH                (0x01150880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ReadRFRank_OFF              (22)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ReadRFRank_WID              ( 2)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MSK              (0x00C00000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MIN              (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MAX              (3) // 0x00000003
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ReadRFRank_DEF              (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ReadRFRank_HSH              (0x02160880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_OFF              (24)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_WID              ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MSK              (0x01000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MIN              (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MAX              (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_DEF              (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_HSH              (0x01180880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_OdtSampOff_OFF              (25)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_OdtSampOff_WID              ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MSK              (0x02000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MIN              (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MAX              (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_OdtSampOff_DEF              (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_OdtSampOff_HSH              (0x01190880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_OFF        (26)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_WID        ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MSK        (0x04000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MIN        (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MAX        (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_DEF        (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_HSH        (0x011A0880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_OFF         (27)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_WID         ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MSK         (0x08000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MIN         (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MAX         (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_DEF         (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_HSH         (0x011B0880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_OFF              (28)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_WID              ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MSK              (0x10000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MIN              (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MAX              (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_DEF              (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_HSH              (0x011C0880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_OFF          (29)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_WID          ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MSK          (0x20000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MIN          (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MAX          (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_DEF          (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_HSH          (0x011D0880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_OFF         (30)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_WID         ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MSK         (0x40000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MIN         (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MAX         (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_DEF         (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_HSH         (0x011E0880)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_OFF            (31)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_WID            ( 1)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MSK            (0x80000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MIN            (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MAX            (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_DEF            (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_HSH            (0x011F0880)

#define DDRDATA4CH0_CR_DDRCRVREFADJUST1_REG                            (0x00000884)

  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_OFF                ( 0)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_WID                ( 7)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MSK                (0x0000007F)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MIN                (-64)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MAX                (63) // 0x0000003F
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_DEF                (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_HSH                (0x87000884)

  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_OFF               ( 7)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_WID               ( 7)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MSK               (0x00003F80)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MIN               (-64)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_DEF               (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_HSH               (0x87070884)

  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_OFF               (14)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_WID               ( 7)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MSK               (0x001FC000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MIN               (-64)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_DEF               (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_HSH               (0x870E0884)

  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_OFF             (21)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_WID             ( 1)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MSK             (0x00200000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MIN             (0)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MAX             (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_DEF             (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_HSH             (0x01150884)

  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_OFF            (22)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_WID            ( 1)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MSK            (0x00400000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MIN            (0)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MAX            (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_DEF            (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_HSH            (0x01160884)

  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_OFF            (23)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_WID            ( 1)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MSK            (0x00800000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MIN            (0)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MAX            (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_DEF            (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_HSH            (0x01170884)

  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_OFF             (24)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_WID             ( 2)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MSK             (0x03000000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MIN             (0)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MAX             (3) // 0x00000003
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_DEF             (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_HSH             (0x02180884)

  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_OFF            (26)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_WID            ( 1)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MSK            (0x04000000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MIN            (0)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MAX            (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_DEF            (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_HSH            (0x011A0884)

  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_Rsvd_OFF                     (27)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_Rsvd_WID                     ( 2)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_Rsvd_MSK                     (0x18000000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_Rsvd_MIN                     (0)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_Rsvd_MAX                     (3) // 0x00000003
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_Rsvd_DEF                     (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_Rsvd_HSH                     (0x021B0884)

  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_caSlowBW_OFF                 (29)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_caSlowBW_WID                 ( 1)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_caSlowBW_MSK                 (0x20000000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_caSlowBW_MIN                 (0)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_caSlowBW_MAX                 (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_caSlowBW_DEF                 (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_caSlowBW_HSH                 (0x011D0884)

  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_OFF                (30)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_WID                ( 1)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MSK                (0x40000000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MIN                (0)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_DEF                (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_HSH                (0x011E0884)

  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_OFF                (31)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_WID                ( 1)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MSK                (0x80000000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MIN                (0)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_DEF                (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_HSH                (0x011F0884)

#define DDRDATA4CH0_CR_DDRCRDATACONTROL3_REG                           (0x00000888)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_OFF        ( 0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_WID        ( 3)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MSK        (0x00000007)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MIN        (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MAX        (7) // 0x00000007
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_DEF        (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_HSH        (0x03000888)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_OFF        ( 3)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_WID        ( 3)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MSK        (0x00000038)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MIN        (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MAX        (7) // 0x00000007
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_DEF        (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_HSH        (0x03030888)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_OFF        ( 6)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_WID        ( 3)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MSK        (0x000001C0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MIN        (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MAX        (7) // 0x00000007
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_DEF        (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_HSH        (0x03060888)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_OFF        ( 9)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_WID        ( 3)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MSK        (0x00000E00)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MIN        (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MAX        (7) // 0x00000007
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_DEF        (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_HSH        (0x03090888)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_OFF        (12)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_WID        ( 3)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MSK        (0x00007000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MIN        (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MAX        (7) // 0x00000007
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_DEF        (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_HSH        (0x030C0888)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_OFF        (15)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_WID        ( 3)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MSK        (0x00038000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MIN        (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MAX        (7) // 0x00000007
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_DEF        (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_HSH        (0x030F0888)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_OFF        (18)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_WID        ( 3)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MSK        (0x001C0000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MIN        (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MAX        (7) // 0x00000007
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_DEF        (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_HSH        (0x03120888)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_OFF        (21)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_WID        ( 3)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MSK        (0x00E00000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MIN        (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MAX        (7) // 0x00000007
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_DEF        (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_HSH        (0x03150888)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_OFF                (24)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_WID                ( 3)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MSK                (0x07000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MIN                (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MAX                (7) // 0x00000007
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_DEF                (0x00000003)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_HSH                (0x03180888)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_OFF             (27)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_WID             ( 3)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MSK             (0x38000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MIN             (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MAX             (7) // 0x00000007
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_DEF             (0x00000003)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_HSH             (0x031B0888)

  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_OFF                (30)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_WID                ( 2)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MSK                (0xC0000000)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MIN                (0)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MAX                (3) // 0x00000003
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_DEF                (0x00000001)
  #define DDRDATA4CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_HSH                (0x021E0888)

#define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_REG                          (0x0000088C)

  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Target_OFF                 ( 0)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Target_WID                 ( 4)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Target_MSK                 (0x0000000F)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Target_MIN                 (0)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Target_MAX                 (15) // 0x0000000F
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Target_DEF                 (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Target_HSH                 (0x0400088C)

  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Panic_OFF                  ( 4)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Panic_WID                  ( 5)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Panic_MSK                  (0x000001F0)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Panic_MIN                  (0)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Panic_MAX                  (31) // 0x0000001F
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Panic_DEF                  (0x00000010)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Panic_HSH                  (0x0504088C)

  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_OFF            ( 9)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_WID            ( 2)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MSK            (0x00000600)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MIN            (0)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MAX            (3) // 0x00000003
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_DEF            (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_HSH            (0x0209088C)

  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_OFF         (11)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_WID         ( 1)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MSK         (0x00000800)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MIN         (0)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_DEF         (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_HSH         (0x010B088C)

  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_OFF             (12)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_WID             ( 1)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MSK             (0x00001000)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MIN             (0)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MAX             (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_DEF             (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_HSH             (0x010C088C)

  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_OFF            (13)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_WID            ( 3)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MSK            (0x0000E000)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MIN            (0)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MAX            (7) // 0x00000007
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_DEF            (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_HSH            (0x030D088C)

  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_OFF      (16)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_WID      ( 1)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MSK      (0x00010000)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MIN      (0)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MAX      (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_DEF      (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_HSH      (0x0110088C)

  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Spares_OFF                 (17)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Spares_WID                 ( 8)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Spares_MSK                 (0x01FE0000)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Spares_MIN                 (0)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Spares_MAX                 (255) // 0x000000FF
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Spares_DEF                 (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Spares_HSH                 (0x0811088C)

  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_OFF             (25)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_WID             ( 1)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MSK             (0x02000000)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MIN             (0)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MAX             (1) // 0x00000001
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_DEF             (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_HSH             (0x0119088C)

  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_OFF         (26)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_WID         ( 6)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MSK         (0xFC000000)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MIN         (0)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MAX         (63) // 0x0000003F
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_DEF         (0x00000000)
  #define DDRDATA4CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_HSH         (0x061A088C)

#define DDRDATA4CH1_CR_RXTRAINRANK0_REG                                (0x00000900)

  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxRcvEnPi_MIN                    (0)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxRcvEnPi_HSH                    (0x09000900)

  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxDqsPPi_WID                     ( 6)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxDqsPPi_MIN                     (0)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxDqsPPi_HSH                     (0x06090900)

  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxEq_OFF                         (15)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxEq_WID                         ( 5)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxEq_MSK                         (0x000F8000)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxEq_MIN                         (0)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxEq_DEF                         (0x00000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxEq_HSH                         (0x050F0900)

  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxDqsNPi_OFF                     (20)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxDqsNPi_WID                     ( 6)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxDqsNPi_MIN                     (0)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxDqsNPi_HSH                     (0x06140900)

  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxVref_OFF                       (26)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxVref_WID                       ( 6)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxVref_MSK                       (0xFC000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxVref_MIN                       (-32)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxVref_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK0_RxVref_HSH                       (0x861A0900)

#define DDRDATA4CH1_CR_RXTRAINRANK1_REG                                (0x00000904)

  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxRcvEnPi_MIN                    (0)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxRcvEnPi_HSH                    (0x09000904)

  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxDqsPPi_WID                     ( 6)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxDqsPPi_MIN                     (0)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxDqsPPi_HSH                     (0x06090904)

  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxEq_OFF                         (15)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxEq_WID                         ( 5)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxEq_MSK                         (0x000F8000)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxEq_MIN                         (0)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxEq_DEF                         (0x00000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxEq_HSH                         (0x050F0904)

  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxDqsNPi_OFF                     (20)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxDqsNPi_WID                     ( 6)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxDqsNPi_MIN                     (0)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxDqsNPi_HSH                     (0x06140904)

  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxVref_OFF                       (26)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxVref_WID                       ( 6)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxVref_MSK                       (0xFC000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxVref_MIN                       (-32)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxVref_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK1_RxVref_HSH                       (0x861A0904)

#define DDRDATA4CH1_CR_RXTRAINRANK2_REG                                (0x00000908)

  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxRcvEnPi_MIN                    (0)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxRcvEnPi_HSH                    (0x09000908)

  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxDqsPPi_WID                     ( 6)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxDqsPPi_MIN                     (0)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxDqsPPi_HSH                     (0x06090908)

  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxEq_OFF                         (15)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxEq_WID                         ( 5)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxEq_MSK                         (0x000F8000)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxEq_MIN                         (0)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxEq_DEF                         (0x00000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxEq_HSH                         (0x050F0908)

  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxDqsNPi_OFF                     (20)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxDqsNPi_WID                     ( 6)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxDqsNPi_MIN                     (0)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxDqsNPi_HSH                     (0x06140908)

  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxVref_OFF                       (26)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxVref_WID                       ( 6)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxVref_MSK                       (0xFC000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxVref_MIN                       (-32)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxVref_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK2_RxVref_HSH                       (0x861A0908)

#define DDRDATA4CH1_CR_RXTRAINRANK3_REG                                (0x0000090C)

  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxRcvEnPi_MIN                    (0)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxRcvEnPi_HSH                    (0x0900090C)

  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxDqsPPi_WID                     ( 6)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxDqsPPi_MIN                     (0)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxDqsPPi_HSH                     (0x0609090C)

  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxEq_OFF                         (15)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxEq_WID                         ( 5)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxEq_MSK                         (0x000F8000)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxEq_MIN                         (0)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxEq_DEF                         (0x00000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxEq_HSH                         (0x050F090C)

  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxDqsNPi_OFF                     (20)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxDqsNPi_WID                     ( 6)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxDqsNPi_MIN                     (0)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxDqsNPi_HSH                     (0x0614090C)

  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxVref_OFF                       (26)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxVref_WID                       ( 6)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxVref_MSK                       (0xFC000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxVref_MIN                       (-32)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxVref_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXTRAINRANK3_RxVref_HSH                       (0x861A090C)

#define DDRDATA4CH1_CR_RXPERBITRANK0_REG                               (0x00000910)

  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane0_HSH                       (0x04000910)

  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane1_HSH                       (0x04040910)

  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane2_HSH                       (0x04080910)

  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane3_HSH                       (0x040C0910)

  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane4_HSH                       (0x04100910)

  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane5_HSH                       (0x04140910)

  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane6_HSH                       (0x04180910)

  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK0_Lane7_HSH                       (0x041C0910)

#define DDRDATA4CH1_CR_RXPERBITRANK1_REG                               (0x00000914)

  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane0_HSH                       (0x04000914)

  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane1_HSH                       (0x04040914)

  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane2_HSH                       (0x04080914)

  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane3_HSH                       (0x040C0914)

  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane4_HSH                       (0x04100914)

  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane5_HSH                       (0x04140914)

  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane6_HSH                       (0x04180914)

  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK1_Lane7_HSH                       (0x041C0914)

#define DDRDATA4CH1_CR_RXPERBITRANK2_REG                               (0x00000918)

  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane0_HSH                       (0x04000918)

  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane1_HSH                       (0x04040918)

  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane2_HSH                       (0x04080918)

  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane3_HSH                       (0x040C0918)

  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane4_HSH                       (0x04100918)

  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane5_HSH                       (0x04140918)

  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane6_HSH                       (0x04180918)

  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK2_Lane7_HSH                       (0x041C0918)

#define DDRDATA4CH1_CR_RXPERBITRANK3_REG                               (0x0000091C)

  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane0_HSH                       (0x0400091C)

  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane1_HSH                       (0x0404091C)

  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane2_HSH                       (0x0408091C)

  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane3_HSH                       (0x040C091C)

  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane4_HSH                       (0x0410091C)

  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane5_HSH                       (0x0414091C)

  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane6_HSH                       (0x0418091C)

  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_RXPERBITRANK3_Lane7_HSH                       (0x041C091C)

#define DDRDATA4CH1_CR_TXTRAINRANK0_REG                                (0x00000920)

  #define DDRDATA4CH1_CR_TXTRAINRANK0_TxDqDelay_OFF                    ( 0)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_TxDqDelay_WID                    ( 9)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_TxDqDelay_MIN                    (0)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA4CH1_CR_TXTRAINRANK0_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_TxDqDelay_HSH                    (0x09000920)

  #define DDRDATA4CH1_CR_TXTRAINRANK0_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_TxDqsDelay_WID                   ( 9)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_TxDqsDelay_MIN                   (0)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA4CH1_CR_TXTRAINRANK0_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_TxDqsDelay_HSH                   (0x09090920)

  #define DDRDATA4CH1_CR_TXTRAINRANK0_Spare0_OFF                       (18)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_Spare0_WID                       ( 2)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_Spare0_MSK                       (0x000C0000)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_Spare0_MIN                       (0)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA4CH1_CR_TXTRAINRANK0_Spare0_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_Spare0_HSH                       (0x02120920)

  #define DDRDATA4CH1_CR_TXTRAINRANK0_TxEqualization_OFF               (20)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_TxEqualization_WID               ( 6)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_TxEqualization_MIN               (0)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA4CH1_CR_TXTRAINRANK0_TxEqualization_DEF               (0x00000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_TxEqualization_HSH               (0x06140920)

  #define DDRDATA4CH1_CR_TXTRAINRANK0_Spare1_OFF                       (26)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_Spare1_WID                       ( 6)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_Spare1_MSK                       (0xFC000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_Spare1_MIN                       (0)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA4CH1_CR_TXTRAINRANK0_Spare1_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK0_Spare1_HSH                       (0x061A0920)

#define DDRDATA4CH1_CR_TXTRAINRANK1_REG                                (0x00000924)

  #define DDRDATA4CH1_CR_TXTRAINRANK1_TxDqDelay_OFF                    ( 0)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_TxDqDelay_WID                    ( 9)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_TxDqDelay_MIN                    (0)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA4CH1_CR_TXTRAINRANK1_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_TxDqDelay_HSH                    (0x09000924)

  #define DDRDATA4CH1_CR_TXTRAINRANK1_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_TxDqsDelay_WID                   ( 9)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_TxDqsDelay_MIN                   (0)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA4CH1_CR_TXTRAINRANK1_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_TxDqsDelay_HSH                   (0x09090924)

  #define DDRDATA4CH1_CR_TXTRAINRANK1_Spare0_OFF                       (18)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_Spare0_WID                       ( 2)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_Spare0_MSK                       (0x000C0000)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_Spare0_MIN                       (0)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA4CH1_CR_TXTRAINRANK1_Spare0_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_Spare0_HSH                       (0x02120924)

  #define DDRDATA4CH1_CR_TXTRAINRANK1_TxEqualization_OFF               (20)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_TxEqualization_WID               ( 6)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_TxEqualization_MIN               (0)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA4CH1_CR_TXTRAINRANK1_TxEqualization_DEF               (0x00000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_TxEqualization_HSH               (0x06140924)

  #define DDRDATA4CH1_CR_TXTRAINRANK1_Spare1_OFF                       (26)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_Spare1_WID                       ( 6)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_Spare1_MSK                       (0xFC000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_Spare1_MIN                       (0)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA4CH1_CR_TXTRAINRANK1_Spare1_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK1_Spare1_HSH                       (0x061A0924)

#define DDRDATA4CH1_CR_TXTRAINRANK2_REG                                (0x00000928)

  #define DDRDATA4CH1_CR_TXTRAINRANK2_TxDqDelay_OFF                    ( 0)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_TxDqDelay_WID                    ( 9)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_TxDqDelay_MIN                    (0)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA4CH1_CR_TXTRAINRANK2_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_TxDqDelay_HSH                    (0x09000928)

  #define DDRDATA4CH1_CR_TXTRAINRANK2_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_TxDqsDelay_WID                   ( 9)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_TxDqsDelay_MIN                   (0)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA4CH1_CR_TXTRAINRANK2_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_TxDqsDelay_HSH                   (0x09090928)

  #define DDRDATA4CH1_CR_TXTRAINRANK2_Spare0_OFF                       (18)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_Spare0_WID                       ( 2)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_Spare0_MSK                       (0x000C0000)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_Spare0_MIN                       (0)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA4CH1_CR_TXTRAINRANK2_Spare0_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_Spare0_HSH                       (0x02120928)

  #define DDRDATA4CH1_CR_TXTRAINRANK2_TxEqualization_OFF               (20)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_TxEqualization_WID               ( 6)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_TxEqualization_MIN               (0)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA4CH1_CR_TXTRAINRANK2_TxEqualization_DEF               (0x00000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_TxEqualization_HSH               (0x06140928)

  #define DDRDATA4CH1_CR_TXTRAINRANK2_Spare1_OFF                       (26)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_Spare1_WID                       ( 6)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_Spare1_MSK                       (0xFC000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_Spare1_MIN                       (0)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA4CH1_CR_TXTRAINRANK2_Spare1_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK2_Spare1_HSH                       (0x061A0928)

#define DDRDATA4CH1_CR_TXTRAINRANK3_REG                                (0x0000092C)

  #define DDRDATA4CH1_CR_TXTRAINRANK3_TxDqDelay_OFF                    ( 0)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_TxDqDelay_WID                    ( 9)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_TxDqDelay_MIN                    (0)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA4CH1_CR_TXTRAINRANK3_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_TxDqDelay_HSH                    (0x0900092C)

  #define DDRDATA4CH1_CR_TXTRAINRANK3_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_TxDqsDelay_WID                   ( 9)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_TxDqsDelay_MIN                   (0)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA4CH1_CR_TXTRAINRANK3_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_TxDqsDelay_HSH                   (0x0909092C)

  #define DDRDATA4CH1_CR_TXTRAINRANK3_Spare0_OFF                       (18)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_Spare0_WID                       ( 2)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_Spare0_MSK                       (0x000C0000)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_Spare0_MIN                       (0)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA4CH1_CR_TXTRAINRANK3_Spare0_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_Spare0_HSH                       (0x0212092C)

  #define DDRDATA4CH1_CR_TXTRAINRANK3_TxEqualization_OFF               (20)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_TxEqualization_WID               ( 6)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_TxEqualization_MIN               (0)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA4CH1_CR_TXTRAINRANK3_TxEqualization_DEF               (0x00000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_TxEqualization_HSH               (0x0614092C)

  #define DDRDATA4CH1_CR_TXTRAINRANK3_Spare1_OFF                       (26)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_Spare1_WID                       ( 6)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_Spare1_MSK                       (0xFC000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_Spare1_MIN                       (0)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA4CH1_CR_TXTRAINRANK3_Spare1_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXTRAINRANK3_Spare1_HSH                       (0x061A092C)

#define DDRDATA4CH1_CR_TXPERBITRANK0_REG                               (0x00000930)

  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane0_HSH                       (0x04000930)

  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane1_HSH                       (0x04040930)

  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane2_HSH                       (0x04080930)

  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane3_HSH                       (0x040C0930)

  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane4_HSH                       (0x04100930)

  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane5_HSH                       (0x04140930)

  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane6_HSH                       (0x04180930)

  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK0_Lane7_HSH                       (0x041C0930)

#define DDRDATA4CH1_CR_TXPERBITRANK1_REG                               (0x00000934)

  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane0_HSH                       (0x04000934)

  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane1_HSH                       (0x04040934)

  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane2_HSH                       (0x04080934)

  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane3_HSH                       (0x040C0934)

  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane4_HSH                       (0x04100934)

  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane5_HSH                       (0x04140934)

  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane6_HSH                       (0x04180934)

  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK1_Lane7_HSH                       (0x041C0934)

#define DDRDATA4CH1_CR_TXPERBITRANK2_REG                               (0x00000938)

  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane0_HSH                       (0x04000938)

  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane1_HSH                       (0x04040938)

  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane2_HSH                       (0x04080938)

  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane3_HSH                       (0x040C0938)

  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane4_HSH                       (0x04100938)

  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane5_HSH                       (0x04140938)

  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane6_HSH                       (0x04180938)

  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK2_Lane7_HSH                       (0x041C0938)

#define DDRDATA4CH1_CR_TXPERBITRANK3_REG                               (0x0000093C)

  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane0_HSH                       (0x0400093C)

  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane1_HSH                       (0x0404093C)

  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane2_HSH                       (0x0408093C)

  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane3_HSH                       (0x040C093C)

  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane4_HSH                       (0x0410093C)

  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane5_HSH                       (0x0414093C)

  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane6_HSH                       (0x0418093C)

  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA4CH1_CR_TXPERBITRANK3_Lane7_HSH                       (0x041C093C)

#define DDRDATA4CH1_CR_RCOMPDATA0_REG                                  (0x00000940)

  #define DDRDATA4CH1_CR_RCOMPDATA0_RcompDrvUp_OFF                     ( 0)
  #define DDRDATA4CH1_CR_RCOMPDATA0_RcompDrvUp_WID                     ( 6)
  #define DDRDATA4CH1_CR_RCOMPDATA0_RcompDrvUp_MSK                     (0x0000003F)
  #define DDRDATA4CH1_CR_RCOMPDATA0_RcompDrvUp_MIN                     (0)
  #define DDRDATA4CH1_CR_RCOMPDATA0_RcompDrvUp_MAX                     (63) // 0x0000003F
  #define DDRDATA4CH1_CR_RCOMPDATA0_RcompDrvUp_DEF                     (0x00000000)
  #define DDRDATA4CH1_CR_RCOMPDATA0_RcompDrvUp_HSH                     (0x06000940)

  #define DDRDATA4CH1_CR_RCOMPDATA0_Rsvd_OFF                           ( 6)
  #define DDRDATA4CH1_CR_RCOMPDATA0_Rsvd_WID                           ( 3)
  #define DDRDATA4CH1_CR_RCOMPDATA0_Rsvd_MSK                           (0x000001C0)
  #define DDRDATA4CH1_CR_RCOMPDATA0_Rsvd_MIN                           (0)
  #define DDRDATA4CH1_CR_RCOMPDATA0_Rsvd_MAX                           (7) // 0x00000007
  #define DDRDATA4CH1_CR_RCOMPDATA0_Rsvd_DEF                           (0x00000000)
  #define DDRDATA4CH1_CR_RCOMPDATA0_Rsvd_HSH                           (0x03060940)

  #define DDRDATA4CH1_CR_RCOMPDATA0_RcompDrvDown_OFF                   ( 9)
  #define DDRDATA4CH1_CR_RCOMPDATA0_RcompDrvDown_WID                   ( 6)
  #define DDRDATA4CH1_CR_RCOMPDATA0_RcompDrvDown_MSK                   (0x00007E00)
  #define DDRDATA4CH1_CR_RCOMPDATA0_RcompDrvDown_MIN                   (0)
  #define DDRDATA4CH1_CR_RCOMPDATA0_RcompDrvDown_MAX                   (63) // 0x0000003F
  #define DDRDATA4CH1_CR_RCOMPDATA0_RcompDrvDown_DEF                   (0x00000000)
  #define DDRDATA4CH1_CR_RCOMPDATA0_RcompDrvDown_HSH                   (0x06090940)

  #define DDRDATA4CH1_CR_RCOMPDATA0_VTComp_OFF                         (15)
  #define DDRDATA4CH1_CR_RCOMPDATA0_VTComp_WID                         ( 5)
  #define DDRDATA4CH1_CR_RCOMPDATA0_VTComp_MSK                         (0x000F8000)
  #define DDRDATA4CH1_CR_RCOMPDATA0_VTComp_MIN                         (0)
  #define DDRDATA4CH1_CR_RCOMPDATA0_VTComp_MAX                         (31) // 0x0000001F
  #define DDRDATA4CH1_CR_RCOMPDATA0_VTComp_DEF                         (0x00000000)
  #define DDRDATA4CH1_CR_RCOMPDATA0_VTComp_HSH                         (0x050F0940)

  #define DDRDATA4CH1_CR_RCOMPDATA0_SlewRateComp_OFF                   (20)
  #define DDRDATA4CH1_CR_RCOMPDATA0_SlewRateComp_WID                   ( 5)
  #define DDRDATA4CH1_CR_RCOMPDATA0_SlewRateComp_MSK                   (0x01F00000)
  #define DDRDATA4CH1_CR_RCOMPDATA0_SlewRateComp_MIN                   (0)
  #define DDRDATA4CH1_CR_RCOMPDATA0_SlewRateComp_MAX                   (31) // 0x0000001F
  #define DDRDATA4CH1_CR_RCOMPDATA0_SlewRateComp_DEF                   (0x00000000)
  #define DDRDATA4CH1_CR_RCOMPDATA0_SlewRateComp_HSH                   (0x05140940)

  #define DDRDATA4CH1_CR_RCOMPDATA0_Spare0_OFF                         (25)
  #define DDRDATA4CH1_CR_RCOMPDATA0_Spare0_WID                         ( 1)
  #define DDRDATA4CH1_CR_RCOMPDATA0_Spare0_MSK                         (0x02000000)
  #define DDRDATA4CH1_CR_RCOMPDATA0_Spare0_MIN                         (0)
  #define DDRDATA4CH1_CR_RCOMPDATA0_Spare0_MAX                         (1) // 0x00000001
  #define DDRDATA4CH1_CR_RCOMPDATA0_Spare0_DEF                         (0x00000000)
  #define DDRDATA4CH1_CR_RCOMPDATA0_Spare0_HSH                         (0x01190940)

  #define DDRDATA4CH1_CR_RCOMPDATA0_TcoComp_OFF                        (26)
  #define DDRDATA4CH1_CR_RCOMPDATA0_TcoComp_WID                        ( 6)
  #define DDRDATA4CH1_CR_RCOMPDATA0_TcoComp_MSK                        (0xFC000000)
  #define DDRDATA4CH1_CR_RCOMPDATA0_TcoComp_MIN                        (0)
  #define DDRDATA4CH1_CR_RCOMPDATA0_TcoComp_MAX                        (63) // 0x0000003F
  #define DDRDATA4CH1_CR_RCOMPDATA0_TcoComp_DEF                        (0x00000000)
  #define DDRDATA4CH1_CR_RCOMPDATA0_TcoComp_HSH                        (0x061A0940)

#define DDRDATA4CH1_CR_RCOMPDATA1_REG                                  (0x00000944)

  #define DDRDATA4CH1_CR_RCOMPDATA1_RcompOdtUp_OFF                     ( 0)
  #define DDRDATA4CH1_CR_RCOMPDATA1_RcompOdtUp_WID                     ( 6)
  #define DDRDATA4CH1_CR_RCOMPDATA1_RcompOdtUp_MSK                     (0x0000003F)
  #define DDRDATA4CH1_CR_RCOMPDATA1_RcompOdtUp_MIN                     (0)
  #define DDRDATA4CH1_CR_RCOMPDATA1_RcompOdtUp_MAX                     (63) // 0x0000003F
  #define DDRDATA4CH1_CR_RCOMPDATA1_RcompOdtUp_DEF                     (0x00000000)
  #define DDRDATA4CH1_CR_RCOMPDATA1_RcompOdtUp_HSH                     (0x06000944)

  #define DDRDATA4CH1_CR_RCOMPDATA1_PanicDrvDn_OFF                     ( 6)
  #define DDRDATA4CH1_CR_RCOMPDATA1_PanicDrvDn_WID                     (10)
  #define DDRDATA4CH1_CR_RCOMPDATA1_PanicDrvDn_MSK                     (0x0000FFC0)
  #define DDRDATA4CH1_CR_RCOMPDATA1_PanicDrvDn_MIN                     (0)
  #define DDRDATA4CH1_CR_RCOMPDATA1_PanicDrvDn_MAX                     (1023) // 0x000003FF
  #define DDRDATA4CH1_CR_RCOMPDATA1_PanicDrvDn_DEF                     (0x00000000)
  #define DDRDATA4CH1_CR_RCOMPDATA1_PanicDrvDn_HSH                     (0x0A060944)

  #define DDRDATA4CH1_CR_RCOMPDATA1_PanicDrvUp_OFF                     (16)
  #define DDRDATA4CH1_CR_RCOMPDATA1_PanicDrvUp_WID                     (10)
  #define DDRDATA4CH1_CR_RCOMPDATA1_PanicDrvUp_MSK                     (0x03FF0000)
  #define DDRDATA4CH1_CR_RCOMPDATA1_PanicDrvUp_MIN                     (0)
  #define DDRDATA4CH1_CR_RCOMPDATA1_PanicDrvUp_MAX                     (1023) // 0x000003FF
  #define DDRDATA4CH1_CR_RCOMPDATA1_PanicDrvUp_DEF                     (0x00000000)
  #define DDRDATA4CH1_CR_RCOMPDATA1_PanicDrvUp_HSH                     (0x0A100944)

  #define DDRDATA4CH1_CR_RCOMPDATA1_RcompOdtDown_OFF                   (26)
  #define DDRDATA4CH1_CR_RCOMPDATA1_RcompOdtDown_WID                   ( 6)
  #define DDRDATA4CH1_CR_RCOMPDATA1_RcompOdtDown_MSK                   (0xFC000000)
  #define DDRDATA4CH1_CR_RCOMPDATA1_RcompOdtDown_MIN                   (0)
  #define DDRDATA4CH1_CR_RCOMPDATA1_RcompOdtDown_MAX                   (63) // 0x0000003F
  #define DDRDATA4CH1_CR_RCOMPDATA1_RcompOdtDown_DEF                   (0x00000000)
  #define DDRDATA4CH1_CR_RCOMPDATA1_RcompOdtDown_HSH                   (0x061A0944)

#define DDRDATA4CH1_CR_TXXTALK_REG                                     (0x00000948)

  #define DDRDATA4CH1_CR_TXXTALK_Lane0_OFF                             ( 0)
  #define DDRDATA4CH1_CR_TXXTALK_Lane0_WID                             ( 4)
  #define DDRDATA4CH1_CR_TXXTALK_Lane0_MSK                             (0x0000000F)
  #define DDRDATA4CH1_CR_TXXTALK_Lane0_MIN                             (-8)
  #define DDRDATA4CH1_CR_TXXTALK_Lane0_MAX                             (7) // 0x00000007
  #define DDRDATA4CH1_CR_TXXTALK_Lane0_DEF                             (0x00000000)
  #define DDRDATA4CH1_CR_TXXTALK_Lane0_HSH                             (0x84000948)

  #define DDRDATA4CH1_CR_TXXTALK_Lane1_OFF                             ( 4)
  #define DDRDATA4CH1_CR_TXXTALK_Lane1_WID                             ( 4)
  #define DDRDATA4CH1_CR_TXXTALK_Lane1_MSK                             (0x000000F0)
  #define DDRDATA4CH1_CR_TXXTALK_Lane1_MIN                             (-8)
  #define DDRDATA4CH1_CR_TXXTALK_Lane1_MAX                             (7) // 0x00000007
  #define DDRDATA4CH1_CR_TXXTALK_Lane1_DEF                             (0x00000000)
  #define DDRDATA4CH1_CR_TXXTALK_Lane1_HSH                             (0x84040948)

  #define DDRDATA4CH1_CR_TXXTALK_Lane2_OFF                             ( 8)
  #define DDRDATA4CH1_CR_TXXTALK_Lane2_WID                             ( 4)
  #define DDRDATA4CH1_CR_TXXTALK_Lane2_MSK                             (0x00000F00)
  #define DDRDATA4CH1_CR_TXXTALK_Lane2_MIN                             (-8)
  #define DDRDATA4CH1_CR_TXXTALK_Lane2_MAX                             (7) // 0x00000007
  #define DDRDATA4CH1_CR_TXXTALK_Lane2_DEF                             (0x00000000)
  #define DDRDATA4CH1_CR_TXXTALK_Lane2_HSH                             (0x84080948)

  #define DDRDATA4CH1_CR_TXXTALK_Lane3_OFF                             (12)
  #define DDRDATA4CH1_CR_TXXTALK_Lane3_WID                             ( 4)
  #define DDRDATA4CH1_CR_TXXTALK_Lane3_MSK                             (0x0000F000)
  #define DDRDATA4CH1_CR_TXXTALK_Lane3_MIN                             (-8)
  #define DDRDATA4CH1_CR_TXXTALK_Lane3_MAX                             (7) // 0x00000007
  #define DDRDATA4CH1_CR_TXXTALK_Lane3_DEF                             (0x00000000)
  #define DDRDATA4CH1_CR_TXXTALK_Lane3_HSH                             (0x840C0948)

  #define DDRDATA4CH1_CR_TXXTALK_Lane4_OFF                             (16)
  #define DDRDATA4CH1_CR_TXXTALK_Lane4_WID                             ( 4)
  #define DDRDATA4CH1_CR_TXXTALK_Lane4_MSK                             (0x000F0000)
  #define DDRDATA4CH1_CR_TXXTALK_Lane4_MIN                             (-8)
  #define DDRDATA4CH1_CR_TXXTALK_Lane4_MAX                             (7) // 0x00000007
  #define DDRDATA4CH1_CR_TXXTALK_Lane4_DEF                             (0x00000000)
  #define DDRDATA4CH1_CR_TXXTALK_Lane4_HSH                             (0x84100948)

  #define DDRDATA4CH1_CR_TXXTALK_Lane5_OFF                             (20)
  #define DDRDATA4CH1_CR_TXXTALK_Lane5_WID                             ( 4)
  #define DDRDATA4CH1_CR_TXXTALK_Lane5_MSK                             (0x00F00000)
  #define DDRDATA4CH1_CR_TXXTALK_Lane5_MIN                             (-8)
  #define DDRDATA4CH1_CR_TXXTALK_Lane5_MAX                             (7) // 0x00000007
  #define DDRDATA4CH1_CR_TXXTALK_Lane5_DEF                             (0x00000000)
  #define DDRDATA4CH1_CR_TXXTALK_Lane5_HSH                             (0x84140948)

  #define DDRDATA4CH1_CR_TXXTALK_Lane6_OFF                             (24)
  #define DDRDATA4CH1_CR_TXXTALK_Lane6_WID                             ( 4)
  #define DDRDATA4CH1_CR_TXXTALK_Lane6_MSK                             (0x0F000000)
  #define DDRDATA4CH1_CR_TXXTALK_Lane6_MIN                             (-8)
  #define DDRDATA4CH1_CR_TXXTALK_Lane6_MAX                             (7) // 0x00000007
  #define DDRDATA4CH1_CR_TXXTALK_Lane6_DEF                             (0x00000000)
  #define DDRDATA4CH1_CR_TXXTALK_Lane6_HSH                             (0x84180948)

  #define DDRDATA4CH1_CR_TXXTALK_Lane7_OFF                             (28)
  #define DDRDATA4CH1_CR_TXXTALK_Lane7_WID                             ( 4)
  #define DDRDATA4CH1_CR_TXXTALK_Lane7_MSK                             (0xF0000000)
  #define DDRDATA4CH1_CR_TXXTALK_Lane7_MIN                             (-8)
  #define DDRDATA4CH1_CR_TXXTALK_Lane7_MAX                             (7) // 0x00000007
  #define DDRDATA4CH1_CR_TXXTALK_Lane7_DEF                             (0x00000000)
  #define DDRDATA4CH1_CR_TXXTALK_Lane7_HSH                             (0x841C0948)

#define DDRDATA4CH1_CR_RCOMPDATA2_REG                                  (0x0000094C)

  #define DDRDATA4CH1_CR_RCOMPDATA2_VttPanicUp_OFF                     ( 0)
  #define DDRDATA4CH1_CR_RCOMPDATA2_VttPanicUp_WID                     ( 8)
  #define DDRDATA4CH1_CR_RCOMPDATA2_VttPanicUp_MSK                     (0x000000FF)
  #define DDRDATA4CH1_CR_RCOMPDATA2_VttPanicUp_MIN                     (0)
  #define DDRDATA4CH1_CR_RCOMPDATA2_VttPanicUp_MAX                     (255) // 0x000000FF
  #define DDRDATA4CH1_CR_RCOMPDATA2_VttPanicUp_DEF                     (0x00000000)
  #define DDRDATA4CH1_CR_RCOMPDATA2_VttPanicUp_HSH                     (0x0800094C)

  #define DDRDATA4CH1_CR_RCOMPDATA2_VttPanicDn_OFF                     ( 8)
  #define DDRDATA4CH1_CR_RCOMPDATA2_VttPanicDn_WID                     ( 8)
  #define DDRDATA4CH1_CR_RCOMPDATA2_VttPanicDn_MSK                     (0x0000FF00)
  #define DDRDATA4CH1_CR_RCOMPDATA2_VttPanicDn_MIN                     (0)
  #define DDRDATA4CH1_CR_RCOMPDATA2_VttPanicDn_MAX                     (255) // 0x000000FF
  #define DDRDATA4CH1_CR_RCOMPDATA2_VttPanicDn_DEF                     (0x00000000)
  #define DDRDATA4CH1_CR_RCOMPDATA2_VttPanicDn_HSH                     (0x0808094C)

  #define DDRDATA4CH1_CR_RCOMPDATA2_Spare_OFF                          (16)
  #define DDRDATA4CH1_CR_RCOMPDATA2_Spare_WID                          (16)
  #define DDRDATA4CH1_CR_RCOMPDATA2_Spare_MSK                          (0xFFFF0000)
  #define DDRDATA4CH1_CR_RCOMPDATA2_Spare_MIN                          (0)
  #define DDRDATA4CH1_CR_RCOMPDATA2_Spare_MAX                          (65535) // 0x0000FFFF
  #define DDRDATA4CH1_CR_RCOMPDATA2_Spare_DEF                          (0x00000000)
  #define DDRDATA4CH1_CR_RCOMPDATA2_Spare_HSH                          (0x1010094C)

#define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_REG                            (0x00000950)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane0_OFF                    ( 0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane0_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane0_MSK                    (0x0000000F)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane0_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane0_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane0_HSH                    (0x04000950)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane1_OFF                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane1_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane1_MSK                    (0x000000F0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane1_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane1_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane1_HSH                    (0x04040950)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane2_OFF                    ( 8)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane2_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane2_MSK                    (0x00000F00)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane2_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane2_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane2_HSH                    (0x04080950)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane3_OFF                    (12)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane3_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane3_MSK                    (0x0000F000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane3_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane3_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane3_HSH                    (0x040C0950)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane4_OFF                    (16)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane4_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane4_MSK                    (0x000F0000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane4_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane4_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane4_HSH                    (0x04100950)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane5_OFF                    (20)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane5_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane5_MSK                    (0x00F00000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane5_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane5_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane5_HSH                    (0x04140950)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane6_OFF                    (24)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane6_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane6_MSK                    (0x0F000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane6_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane6_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane6_HSH                    (0x04180950)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane7_OFF                    (28)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane7_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane7_MSK                    (0xF0000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane7_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane7_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK0_Lane7_HSH                    (0x041C0950)

#define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_REG                            (0x00000954)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane0_OFF                    ( 0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane0_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane0_MSK                    (0x0000000F)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane0_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane0_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane0_HSH                    (0x04000954)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane1_OFF                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane1_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane1_MSK                    (0x000000F0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane1_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane1_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane1_HSH                    (0x04040954)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane2_OFF                    ( 8)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane2_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane2_MSK                    (0x00000F00)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane2_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane2_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane2_HSH                    (0x04080954)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane3_OFF                    (12)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane3_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane3_MSK                    (0x0000F000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane3_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane3_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane3_HSH                    (0x040C0954)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane4_OFF                    (16)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane4_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane4_MSK                    (0x000F0000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane4_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane4_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane4_HSH                    (0x04100954)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane5_OFF                    (20)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane5_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane5_MSK                    (0x00F00000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane5_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane5_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane5_HSH                    (0x04140954)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane6_OFF                    (24)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane6_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane6_MSK                    (0x0F000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane6_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane6_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane6_HSH                    (0x04180954)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane7_OFF                    (28)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane7_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane7_MSK                    (0xF0000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane7_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane7_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK1_Lane7_HSH                    (0x041C0954)

#define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_REG                            (0x00000958)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane0_OFF                    ( 0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane0_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane0_MSK                    (0x0000000F)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane0_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane0_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane0_HSH                    (0x04000958)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane1_OFF                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane1_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane1_MSK                    (0x000000F0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane1_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane1_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane1_HSH                    (0x04040958)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane2_OFF                    ( 8)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane2_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane2_MSK                    (0x00000F00)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane2_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane2_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane2_HSH                    (0x04080958)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane3_OFF                    (12)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane3_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane3_MSK                    (0x0000F000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane3_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane3_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane3_HSH                    (0x040C0958)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane4_OFF                    (16)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane4_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane4_MSK                    (0x000F0000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane4_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane4_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane4_HSH                    (0x04100958)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane5_OFF                    (20)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane5_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane5_MSK                    (0x00F00000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane5_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane5_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane5_HSH                    (0x04140958)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane6_OFF                    (24)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane6_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane6_MSK                    (0x0F000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane6_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane6_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane6_HSH                    (0x04180958)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane7_OFF                    (28)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane7_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane7_MSK                    (0xF0000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane7_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane7_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK2_Lane7_HSH                    (0x041C0958)

#define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_REG                            (0x0000095C)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane0_OFF                    ( 0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane0_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane0_MSK                    (0x0000000F)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane0_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane0_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane0_HSH                    (0x0400095C)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane1_OFF                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane1_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane1_MSK                    (0x000000F0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane1_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane1_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane1_HSH                    (0x0404095C)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane2_OFF                    ( 8)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane2_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane2_MSK                    (0x00000F00)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane2_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane2_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane2_HSH                    (0x0408095C)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane3_OFF                    (12)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane3_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane3_MSK                    (0x0000F000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane3_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane3_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane3_HSH                    (0x040C095C)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane4_OFF                    (16)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane4_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane4_MSK                    (0x000F0000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane4_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane4_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane4_HSH                    (0x0410095C)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane5_OFF                    (20)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane5_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane5_MSK                    (0x00F00000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane5_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane5_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane5_HSH                    (0x0414095C)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane6_OFF                    (24)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane6_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane6_MSK                    (0x0F000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane6_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane6_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane6_HSH                    (0x0418095C)

  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane7_OFF                    (28)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane7_WID                    ( 4)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane7_MSK                    (0xF0000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane7_MIN                    (0)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane7_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_RXOFFSETVDQRANK3_Lane7_HSH                    (0x041C095C)

#define DDRDATA4CH1_CR_DATATRAINFEEDBACK_REG                           (0x00000960)

  #define DDRDATA4CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_OFF       ( 0)
  #define DDRDATA4CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_WID       ( 9)
  #define DDRDATA4CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MSK       (0x000001FF)
  #define DDRDATA4CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MIN       (0)
  #define DDRDATA4CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MAX       (511) // 0x000001FF
  #define DDRDATA4CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_DEF       (0x00000000)
  #define DDRDATA4CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_HSH       (0x09000960)

  #define DDRDATA4CH1_CR_DATATRAINFEEDBACK_Spare_OFF                   ( 9)
  #define DDRDATA4CH1_CR_DATATRAINFEEDBACK_Spare_WID                   (23)
  #define DDRDATA4CH1_CR_DATATRAINFEEDBACK_Spare_MSK                   (0xFFFFFE00)
  #define DDRDATA4CH1_CR_DATATRAINFEEDBACK_Spare_MIN                   (0)
  #define DDRDATA4CH1_CR_DATATRAINFEEDBACK_Spare_MAX                   (8388607) // 0x007FFFFF
  #define DDRDATA4CH1_CR_DATATRAINFEEDBACK_Spare_DEF                   (0x00000000)
  #define DDRDATA4CH1_CR_DATATRAINFEEDBACK_Spare_HSH                   (0x17090960)

#define DDRDATA4CH1_CR_DLLPITESTANDADC_REG                             (0x00000964)

  #define DDRDATA4CH1_CR_DLLPITESTANDADC_RunTest_OFF                   ( 0)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_RunTest_WID                   ( 1)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_RunTest_MSK                   (0x00000001)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_RunTest_MIN                   (0)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_RunTest_MAX                   (1) // 0x00000001
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_RunTest_DEF                   (0x00000000)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_RunTest_HSH                   (0x01000964)

  #define DDRDATA4CH1_CR_DLLPITESTANDADC_Load_OFF                      ( 1)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_Load_WID                      ( 1)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_Load_MSK                      (0x00000002)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_Load_MIN                      (0)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_Load_MAX                      (1) // 0x00000001
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_Load_DEF                      (0x00000000)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_Load_HSH                      (0x01010964)

  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ModeHVM_OFF                   ( 2)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ModeHVM_WID                   ( 1)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ModeHVM_MSK                   (0x00000004)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ModeHVM_MIN                   (0)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ModeHVM_MAX                   (1) // 0x00000001
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ModeHVM_DEF                   (0x00000000)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ModeHVM_HSH                   (0x01020964)

  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ModeDV_OFF                    ( 3)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ModeDV_WID                    ( 1)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ModeDV_MSK                    (0x00000008)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ModeDV_MIN                    (0)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ModeDV_MAX                    (1) // 0x00000001
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ModeDV_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ModeDV_HSH                    (0x01030964)

  #define DDRDATA4CH1_CR_DLLPITESTANDADC_CalCfdl_OFF                   ( 4)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_CalCfdl_WID                   ( 1)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_CalCfdl_MSK                   (0x00000010)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_CalCfdl_MIN                   (0)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_CalCfdl_MAX                   (1) // 0x00000001
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_CalCfdl_DEF                   (0x00000000)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_CalCfdl_HSH                   (0x01040964)

  #define DDRDATA4CH1_CR_DLLPITESTANDADC_LoadCount_OFF                 ( 5)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_LoadCount_WID                 (10)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_LoadCount_MSK                 (0x00007FE0)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_LoadCount_MIN                 (0)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_LoadCount_MAX                 (1023) // 0x000003FF
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_LoadCount_DEF                 (0x00000000)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_LoadCount_HSH                 (0x0A050964)

  #define DDRDATA4CH1_CR_DLLPITESTANDADC_CountStatus_OFF               (15)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_CountStatus_WID               (10)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_CountStatus_MSK               (0x01FF8000)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_CountStatus_MIN               (0)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_CountStatus_MAX               (1023) // 0x000003FF
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_CountStatus_DEF               (0x00000000)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_CountStatus_HSH               (0x0A0F0964)

  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ModeADC_OFF                   (25)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ModeADC_WID                   ( 1)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ModeADC_MSK                   (0x02000000)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ModeADC_MIN                   (0)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ModeADC_MAX                   (1) // 0x00000001
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ModeADC_DEF                   (0x00000000)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ModeADC_HSH                   (0x01190964)

  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCClkDiv_OFF                 (26)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCClkDiv_WID                 ( 2)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCClkDiv_MSK                 (0x0C000000)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCClkDiv_MIN                 (0)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCClkDiv_MAX                 (3) // 0x00000003
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCClkDiv_DEF                 (0x00000000)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCClkDiv_HSH                 (0x021A0964)

  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_OFF             (28)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_WID             ( 1)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MSK             (0x10000000)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MIN             (0)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MAX             (1) // 0x00000001
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_DEF             (0x00000000)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_HSH             (0x011C0964)

  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCChopEn_OFF                 (29)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCChopEn_WID                 ( 1)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCChopEn_MSK                 (0x20000000)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCChopEn_MIN                 (0)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCChopEn_MAX                 (1) // 0x00000001
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCChopEn_DEF                 (0x00000000)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCChopEn_HSH                 (0x011D0964)

  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCDone_OFF                   (30)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCDone_WID                   ( 1)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCDone_MSK                   (0x40000000)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCDone_MIN                   (0)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCDone_MAX                   (1) // 0x00000001
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCDone_DEF                   (0x00000000)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_ADCDone_HSH                   (0x011E0964)

  #define DDRDATA4CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_OFF          (31)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_WID          ( 1)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MSK          (0x80000000)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MIN          (0)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MAX          (1) // 0x00000001
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_DEF          (0x00000000)
  #define DDRDATA4CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_HSH          (0x011F0964)

#define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_REG                         (0x00000968)

  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_OFF     ( 0)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_WID     ( 6)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MSK     (0x0000003F)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MIN     (-32)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MAX     (31) // 0x0000001F
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_DEF     (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_HSH     (0x86000968)

  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_OFF   ( 6)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_WID   ( 6)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MSK   (0x00000FC0)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MIN   (-32)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MAX   (31) // 0x0000001F
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_DEF   (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_HSH   (0x86060968)

  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_OFF     (12)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_WID     ( 5)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MSK     (0x0001F000)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MIN     (-16)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MAX     (15) // 0x0000000F
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_DEF     (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_HSH     (0x850C0968)

  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_OFF   (17)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_WID   ( 5)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MSK   (0x003E0000)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MIN   (-16)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MAX   (15) // 0x0000000F
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_DEF   (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_HSH   (0x85110968)

  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_OFF       (22)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_WID       ( 5)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MSK       (0x07C00000)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MIN       (-16)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MAX       (15) // 0x0000000F
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_DEF       (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_HSH       (0x85160968)

  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_OFF  (27)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_WID  ( 5)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MSK  (0xF8000000)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MIN  (-16)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MAX  (15) // 0x0000000F
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_DEF  (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_HSH  (0x851B0968)

#define DDRDATA4CH1_CR_DDRCRDATACONTROL1_REG                           (0x0000096C)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_RefPi_OFF                   ( 0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_RefPi_WID                   ( 4)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_RefPi_MSK                   (0x0000000F)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_RefPi_MIN                   (-8)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_RefPi_MAX                   (7) // 0x00000007
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_RefPi_DEF                   (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_RefPi_HSH                   (0x8400096C)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_DllMask_OFF                 ( 4)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_DllMask_WID                 ( 2)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_DllMask_MSK                 (0x00000030)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_DllMask_MIN                 (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_DllMask_MAX                 (3) // 0x00000003
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_DllMask_DEF                 (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_DllMask_HSH                 (0x0204096C)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_DllWeakLock_OFF             ( 6)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_DllWeakLock_WID             ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MSK             (0x00000040)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MIN             (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MAX             (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_DllWeakLock_DEF             (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_DllWeakLock_HSH             (0x0106096C)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_OFF      ( 7)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_WID      ( 3)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MSK      (0x00000380)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MIN      (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MAX      (7) // 0x00000007
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_DEF      (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_HSH      (0x0307096C)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_OFF               (10)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_WID               ( 4)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MSK               (0x00003C00)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MIN               (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MAX               (15) // 0x0000000F
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_DEF               (0x00000008)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_HSH               (0x040A096C)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_OdtDelay_OFF                (14)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_OdtDelay_WID                ( 4)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_OdtDelay_MSK                (0x0003C000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_OdtDelay_MIN                (-8)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_OdtDelay_MAX                (7) // 0x00000007
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_OdtDelay_DEF                (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_OdtDelay_HSH                (0x840E096C)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_OdtDuration_OFF             (18)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_OdtDuration_WID             ( 3)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_OdtDuration_MSK             (0x001C0000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_OdtDuration_MIN             (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_OdtDuration_MAX             (7) // 0x00000007
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_OdtDuration_DEF             (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_OdtDuration_HSH             (0x0312096C)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_OFF           (21)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_WID           ( 4)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MSK           (0x01E00000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MIN           (-8)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MAX           (7) // 0x00000007
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_DEF           (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_HSH           (0x8415096C)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_OFF        (25)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_WID        ( 3)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MSK        (0x0E000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MIN        (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MAX        (7) // 0x00000007
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_DEF        (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_HSH        (0x0319096C)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_OFF          (28)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_WID          ( 3)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MSK          (0x70000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MIN          (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MAX          (7) // 0x00000007
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_DEF          (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_HSH          (0x031C096C)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_OFF          (31)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_WID          ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MSK          (0x80000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MIN          (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MAX          (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_DEF          (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_HSH          (0x011F096C)

#define DDRDATA4CH1_CR_DDRCRDATACONTROL2_REG                           (0x00000970)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_OFF            ( 0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_WID            ( 5)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MSK            (0x0000001F)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MIN            (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MAX            (31) // 0x0000001F
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_DEF            (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_HSH            (0x05000970)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_OFF             ( 5)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_WID             ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MSK             (0x00000020)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MIN             (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MAX             (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_DEF             (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_HSH             (0x01050970)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_ForceRxOn_OFF               ( 6)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_ForceRxOn_WID               ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MSK               (0x00000040)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MIN               (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MAX               (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_ForceRxOn_DEF               (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_ForceRxOn_HSH               (0x01060970)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_LeakerComp_OFF              ( 7)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_LeakerComp_WID              ( 2)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_LeakerComp_MSK              (0x00000180)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_LeakerComp_MIN              (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_LeakerComp_MAX              (3) // 0x00000003
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_LeakerComp_DEF              (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_LeakerComp_HSH              (0x02070970)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_OFF          ( 9)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_WID          ( 4)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MSK          (0x00001E00)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MIN          (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MAX          (15) // 0x0000000F
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_DEF          (0x00000008)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_HSH          (0x04090970)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_OFF             (13)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_WID             ( 5)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MSK             (0x0003E000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MIN             (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MAX             (31) // 0x0000001F
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_DEF             (0x00000011)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_HSH             (0x050D0970)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_OFF             (18)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_WID             ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MSK             (0x00040000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MIN             (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MAX             (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_DEF             (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_HSH             (0x01120970)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_OFF         (19)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_WID         ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MSK         (0x00080000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MIN         (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_DEF         (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_HSH         (0x01130970)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_OFF                (20)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_WID                ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MSK                (0x00100000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MIN                (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MAX                (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_DEF                (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_HSH                (0x01140970)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_OFF               (21)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_WID               ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MSK               (0x00200000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MIN               (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MAX               (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_DEF               (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_HSH               (0x01150970)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnVttOdt_OFF                (22)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnVttOdt_WID                ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MSK                (0x00400000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MIN                (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MAX                (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnVttOdt_DEF                (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnVttOdt_HSH                (0x01160970)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_OFF            (23)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_WID            ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MSK            (0x00800000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MIN            (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MAX            (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_DEF            (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_HSH            (0x01170970)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_TxEqDis_OFF                 (24)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_TxEqDis_WID                 ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_TxEqDis_MSK                 (0x01000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_TxEqDis_MIN                 (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_TxEqDis_MAX                 (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_TxEqDis_DEF                 (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_TxEqDis_HSH                 (0x01180970)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_OFF           (25)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_WID           ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MSK           (0x02000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MIN           (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MAX           (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_DEF           (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_HSH           (0x01190970)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_Cben_OFF                    (26)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_Cben_WID                    ( 3)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_Cben_MSK                    (0x1C000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_Cben_MIN                    (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_Cben_MAX                    (7) // 0x00000007
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_Cben_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_Cben_HSH                    (0x031A0970)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_OFF         (29)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_WID         ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MSK         (0x20000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MIN         (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_HSH         (0x011D0970)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_OFF         (30)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_WID         ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MSK         (0x40000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MIN         (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_HSH         (0x011E0970)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_OFF         (31)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_WID         ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MSK         (0x80000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MIN         (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MAX         (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_DEF         (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_HSH         (0x011F0970)

#define DDRDATA4CH1_CR_DDRCRVREFCONTROL_REG                            (0x00000974)

  #define DDRDATA4CH1_CR_DDRCRVREFCONTROL_VrefCtl_OFF                  ( 0)
  #define DDRDATA4CH1_CR_DDRCRVREFCONTROL_VrefCtl_WID                  (24)
  #define DDRDATA4CH1_CR_DDRCRVREFCONTROL_VrefCtl_MSK                  (0x00FFFFFF)
  #define DDRDATA4CH1_CR_DDRCRVREFCONTROL_VrefCtl_MIN                  (0)
  #define DDRDATA4CH1_CR_DDRCRVREFCONTROL_VrefCtl_MAX                  (16777215) // 0x00FFFFFF
  #define DDRDATA4CH1_CR_DDRCRVREFCONTROL_VrefCtl_DEF                  (0x000E453A)
  #define DDRDATA4CH1_CR_DDRCRVREFCONTROL_VrefCtl_HSH                  (0x18000974)

  #define DDRDATA4CH1_CR_DDRCRVREFCONTROL_OutputCode_OFF               (24)
  #define DDRDATA4CH1_CR_DDRCRVREFCONTROL_OutputCode_WID               ( 8)
  #define DDRDATA4CH1_CR_DDRCRVREFCONTROL_OutputCode_MSK               (0xFF000000)
  #define DDRDATA4CH1_CR_DDRCRVREFCONTROL_OutputCode_MIN               (0)
  #define DDRDATA4CH1_CR_DDRCRVREFCONTROL_OutputCode_MAX               (255) // 0x000000FF
  #define DDRDATA4CH1_CR_DDRCRVREFCONTROL_OutputCode_DEF               (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVREFCONTROL_OutputCode_HSH               (0x08180974)

#define DDRDATA4CH1_CR_DDRCRVSSHICONTROL_REG                           (0x00000978)

  #define DDRDATA4CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_OFF                ( 0)
  #define DDRDATA4CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_WID                (25)
  #define DDRDATA4CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MSK                (0x01FFFFFF)
  #define DDRDATA4CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MIN                (0)
  #define DDRDATA4CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MAX                (33554431) // 0x01FFFFFF
  #define DDRDATA4CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_DEF                (0x014D8234)
  #define DDRDATA4CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_HSH                (0x19000978)

  #define DDRDATA4CH1_CR_DDRCRVSSHICONTROL_OutputCode_OFF              (25)
  #define DDRDATA4CH1_CR_DDRCRVSSHICONTROL_OutputCode_WID              ( 7)
  #define DDRDATA4CH1_CR_DDRCRVSSHICONTROL_OutputCode_MSK              (0xFE000000)
  #define DDRDATA4CH1_CR_DDRCRVSSHICONTROL_OutputCode_MIN              (0)
  #define DDRDATA4CH1_CR_DDRCRVSSHICONTROL_OutputCode_MAX              (127) // 0x0000007F
  #define DDRDATA4CH1_CR_DDRCRVSSHICONTROL_OutputCode_DEF              (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVSSHICONTROL_OutputCode_HSH              (0x07190978)

#define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_REG                        (0x0000097C)

  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_OFF          ( 0)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_WID          ( 6)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MSK          (0x0000003F)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MIN          (-32)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MAX          (31) // 0x0000001F
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_DEF          (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_HSH          (0x8600097C)

  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_OFF          ( 6)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_WID          ( 6)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MSK          (0x00000FC0)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MIN          (-32)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_DEF          (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_HSH          (0x8606097C)

  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_OFF           (12)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_WID           ( 6)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MSK           (0x0003F000)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MIN           (-32)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MAX           (31) // 0x0000001F
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_DEF           (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_HSH           (0x860C097C)

  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_OFF          (18)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_WID          ( 6)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MSK          (0x00FC0000)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MIN          (-32)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_DEF          (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_HSH          (0x8612097C)

  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_OFF           (24)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_WID           ( 7)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MSK           (0x7F000000)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MIN           (-64)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MAX           (63) // 0x0000003F
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_DEF           (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_HSH           (0x8718097C)

  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_OFF                (31)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_WID                ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MSK                (0x80000000)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MIN                (0)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MAX                (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_DEF                (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_HSH                (0x011F097C)

#define DDRDATA4CH1_CR_DDRCRDATACONTROL0_REG                           (0x00000980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_OFF          ( 0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_WID          ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MSK          (0x00000001)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MIN          (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_DEF          (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_HSH          (0x01000980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_OFF          ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_WID          ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MSK          (0x00000002)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MIN          (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_DEF          (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_HSH          (0x01010980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_OFF          ( 2)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_WID          ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MSK          (0x00000004)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MIN          (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_DEF          (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_HSH          (0x01020980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_OFF    ( 3)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_WID    ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MSK    (0x00000008)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MIN    (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MAX    (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_DEF    (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_HSH    (0x01030980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxOn_OFF                    ( 4)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxOn_WID                    ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxOn_MSK                    (0x00000010)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxOn_MIN                    (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxOn_MAX                    (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxOn_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxOn_HSH                    (0x01040980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RfOn_OFF                    ( 5)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RfOn_WID                    ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RfOn_MSK                    (0x00000020)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RfOn_MIN                    (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RfOn_MAX                    (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RfOn_DEF                    (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RfOn_HSH                    (0x01050980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxPiOn_OFF                  ( 6)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxPiOn_WID                  ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxPiOn_MSK                  (0x00000040)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxPiOn_MIN                  (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxPiOn_DEF                  (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxPiOn_HSH                  (0x01060980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxPiOn_OFF                  ( 7)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxPiOn_WID                  ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxPiOn_MSK                  (0x00000080)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxPiOn_MIN                  (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxPiOn_DEF                  (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxPiOn_HSH                  (0x01070980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_OFF        ( 8)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_WID        ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MSK        (0x00000100)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MIN        (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_DEF        (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_HSH        (0x01080980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_OFF        ( 9)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_WID        ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MSK        (0x00000200)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MIN        (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_DEF        (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_HSH        (0x01090980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxDisable_OFF               (10)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxDisable_WID               ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxDisable_MSK               (0x00000400)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxDisable_MIN               (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxDisable_MAX               (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxDisable_DEF               (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxDisable_HSH               (0x010A0980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxDisable_OFF               (11)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxDisable_WID               ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxDisable_MSK               (0x00000800)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxDisable_MIN               (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxDisable_MAX               (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxDisable_DEF               (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxDisable_HSH               (0x010B0980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxLong_OFF                  (12)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxLong_WID                  ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxLong_MSK                  (0x00001000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxLong_MIN                  (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxLong_MAX                  (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxLong_DEF                  (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_TxLong_HSH                  (0x010C0980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_OFF               (13)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_WID               ( 2)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MSK               (0x00006000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MIN               (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MAX               (3) // 0x00000003
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_DEF               (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_HSH               (0x020D0980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxReadPointer_OFF           (15)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxReadPointer_WID           ( 3)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MSK           (0x00038000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MIN           (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MAX           (7) // 0x00000007
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxReadPointer_DEF           (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_RxReadPointer_HSH           (0x030F0980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_OFF              (18)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_WID              ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MSK              (0x00040000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MIN              (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MAX              (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_DEF              (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_HSH              (0x01120980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_OFF            (19)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_WID            ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MSK            (0x00080000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MIN            (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MAX            (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_DEF            (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_HSH            (0x01130980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ReadRFRd_OFF                (20)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ReadRFRd_WID                ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MSK                (0x00100000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MIN                (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MAX                (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ReadRFRd_DEF                (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ReadRFRd_HSH                (0x01140980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ReadRFWr_OFF                (21)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ReadRFWr_WID                ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MSK                (0x00200000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MIN                (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MAX                (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ReadRFWr_DEF                (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ReadRFWr_HSH                (0x01150980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ReadRFRank_OFF              (22)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ReadRFRank_WID              ( 2)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MSK              (0x00C00000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MIN              (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MAX              (3) // 0x00000003
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ReadRFRank_DEF              (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ReadRFRank_HSH              (0x02160980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_OFF              (24)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_WID              ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MSK              (0x01000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MIN              (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MAX              (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_DEF              (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_HSH              (0x01180980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_OdtSampOff_OFF              (25)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_OdtSampOff_WID              ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MSK              (0x02000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MIN              (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MAX              (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_OdtSampOff_DEF              (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_OdtSampOff_HSH              (0x01190980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_OFF        (26)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_WID        ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MSK        (0x04000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MIN        (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MAX        (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_DEF        (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_HSH        (0x011A0980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_OFF         (27)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_WID         ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MSK         (0x08000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MIN         (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MAX         (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_DEF         (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_HSH         (0x011B0980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_OFF              (28)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_WID              ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MSK              (0x10000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MIN              (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MAX              (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_DEF              (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_HSH              (0x011C0980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_OFF          (29)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_WID          ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MSK          (0x20000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MIN          (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MAX          (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_DEF          (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_HSH          (0x011D0980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_OFF         (30)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_WID         ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MSK         (0x40000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MIN         (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MAX         (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_DEF         (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_HSH         (0x011E0980)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_OFF            (31)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_WID            ( 1)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MSK            (0x80000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MIN            (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MAX            (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_DEF            (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_HSH            (0x011F0980)

#define DDRDATA4CH1_CR_DDRCRVREFADJUST1_REG                            (0x00000984)

  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_OFF                ( 0)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_WID                ( 7)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MSK                (0x0000007F)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MIN                (-64)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MAX                (63) // 0x0000003F
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_DEF                (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_HSH                (0x87000984)

  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_OFF               ( 7)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_WID               ( 7)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MSK               (0x00003F80)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MIN               (-64)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_DEF               (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_HSH               (0x87070984)

  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_OFF               (14)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_WID               ( 7)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MSK               (0x001FC000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MIN               (-64)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_DEF               (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_HSH               (0x870E0984)

  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_OFF             (21)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_WID             ( 1)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MSK             (0x00200000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MIN             (0)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MAX             (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_DEF             (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_HSH             (0x01150984)

  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_OFF            (22)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_WID            ( 1)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MSK            (0x00400000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MIN            (0)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MAX            (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_DEF            (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_HSH            (0x01160984)

  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_OFF            (23)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_WID            ( 1)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MSK            (0x00800000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MIN            (0)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MAX            (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_DEF            (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_HSH            (0x01170984)

  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_OFF             (24)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_WID             ( 2)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MSK             (0x03000000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MIN             (0)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MAX             (3) // 0x00000003
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_DEF             (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_HSH             (0x02180984)

  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_OFF            (26)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_WID            ( 1)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MSK            (0x04000000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MIN            (0)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MAX            (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_DEF            (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_HSH            (0x011A0984)

  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_Rsvd_OFF                     (27)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_Rsvd_WID                     ( 2)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_Rsvd_MSK                     (0x18000000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_Rsvd_MIN                     (0)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_Rsvd_MAX                     (3) // 0x00000003
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_Rsvd_DEF                     (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_Rsvd_HSH                     (0x021B0984)

  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_caSlowBW_OFF                 (29)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_caSlowBW_WID                 ( 1)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_caSlowBW_MSK                 (0x20000000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_caSlowBW_MIN                 (0)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_caSlowBW_MAX                 (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_caSlowBW_DEF                 (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_caSlowBW_HSH                 (0x011D0984)

  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_OFF                (30)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_WID                ( 1)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MSK                (0x40000000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MIN                (0)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_DEF                (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_HSH                (0x011E0984)

  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_OFF                (31)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_WID                ( 1)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MSK                (0x80000000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MIN                (0)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_DEF                (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_HSH                (0x011F0984)

#define DDRDATA4CH1_CR_DDRCRDATACONTROL3_REG                           (0x00000988)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_OFF        ( 0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_WID        ( 3)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MSK        (0x00000007)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MIN        (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MAX        (7) // 0x00000007
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_DEF        (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_HSH        (0x03000988)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_OFF        ( 3)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_WID        ( 3)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MSK        (0x00000038)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MIN        (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MAX        (7) // 0x00000007
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_DEF        (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_HSH        (0x03030988)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_OFF        ( 6)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_WID        ( 3)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MSK        (0x000001C0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MIN        (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MAX        (7) // 0x00000007
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_DEF        (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_HSH        (0x03060988)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_OFF        ( 9)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_WID        ( 3)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MSK        (0x00000E00)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MIN        (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MAX        (7) // 0x00000007
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_DEF        (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_HSH        (0x03090988)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_OFF        (12)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_WID        ( 3)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MSK        (0x00007000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MIN        (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MAX        (7) // 0x00000007
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_DEF        (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_HSH        (0x030C0988)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_OFF        (15)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_WID        ( 3)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MSK        (0x00038000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MIN        (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MAX        (7) // 0x00000007
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_DEF        (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_HSH        (0x030F0988)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_OFF        (18)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_WID        ( 3)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MSK        (0x001C0000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MIN        (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MAX        (7) // 0x00000007
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_DEF        (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_HSH        (0x03120988)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_OFF        (21)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_WID        ( 3)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MSK        (0x00E00000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MIN        (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MAX        (7) // 0x00000007
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_DEF        (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_HSH        (0x03150988)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_OFF                (24)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_WID                ( 3)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MSK                (0x07000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MIN                (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MAX                (7) // 0x00000007
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_DEF                (0x00000003)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_HSH                (0x03180988)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_OFF             (27)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_WID             ( 3)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MSK             (0x38000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MIN             (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MAX             (7) // 0x00000007
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_DEF             (0x00000003)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_HSH             (0x031B0988)

  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_OFF                (30)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_WID                ( 2)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MSK                (0xC0000000)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MIN                (0)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MAX                (3) // 0x00000003
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_DEF                (0x00000001)
  #define DDRDATA4CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_HSH                (0x021E0988)

#define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_REG                          (0x0000098C)

  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Target_OFF                 ( 0)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Target_WID                 ( 4)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Target_MSK                 (0x0000000F)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Target_MIN                 (0)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Target_MAX                 (15) // 0x0000000F
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Target_DEF                 (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Target_HSH                 (0x0400098C)

  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Panic_OFF                  ( 4)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Panic_WID                  ( 5)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Panic_MSK                  (0x000001F0)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Panic_MIN                  (0)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Panic_MAX                  (31) // 0x0000001F
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Panic_DEF                  (0x00000010)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Panic_HSH                  (0x0504098C)

  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_OFF            ( 9)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_WID            ( 2)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MSK            (0x00000600)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MIN            (0)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MAX            (3) // 0x00000003
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_DEF            (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_HSH            (0x0209098C)

  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_OFF         (11)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_WID         ( 1)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MSK         (0x00000800)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MIN         (0)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_DEF         (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_HSH         (0x010B098C)

  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_OFF             (12)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_WID             ( 1)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MSK             (0x00001000)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MIN             (0)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MAX             (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_DEF             (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_HSH             (0x010C098C)

  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_OFF            (13)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_WID            ( 3)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MSK            (0x0000E000)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MIN            (0)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MAX            (7) // 0x00000007
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_DEF            (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_HSH            (0x030D098C)

  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_OFF      (16)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_WID      ( 1)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MSK      (0x00010000)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MIN      (0)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MAX      (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_DEF      (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_HSH      (0x0110098C)

  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Spares_OFF                 (17)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Spares_WID                 ( 8)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Spares_MSK                 (0x01FE0000)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Spares_MIN                 (0)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Spares_MAX                 (255) // 0x000000FF
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Spares_DEF                 (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Spares_HSH                 (0x0811098C)

  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_OFF             (25)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_WID             ( 1)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MSK             (0x02000000)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MIN             (0)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MAX             (1) // 0x00000001
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_DEF             (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_HSH             (0x0119098C)

  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_OFF         (26)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_WID         ( 6)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MSK         (0xFC000000)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MIN         (0)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MAX         (63) // 0x0000003F
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_DEF         (0x00000000)
  #define DDRDATA4CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_HSH         (0x061A098C)

#define DDRDATA5CH0_CR_RXTRAINRANK0_REG                                (0x00000A00)

  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxRcvEnPi_MIN                    (0)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxRcvEnPi_HSH                    (0x09000A00)

  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxDqsPPi_WID                     ( 6)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxDqsPPi_MIN                     (0)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxDqsPPi_HSH                     (0x06090A00)

  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxEq_OFF                         (15)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxEq_WID                         ( 5)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxEq_MSK                         (0x000F8000)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxEq_MIN                         (0)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxEq_DEF                         (0x00000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxEq_HSH                         (0x050F0A00)

  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxDqsNPi_OFF                     (20)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxDqsNPi_WID                     ( 6)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxDqsNPi_MIN                     (0)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxDqsNPi_HSH                     (0x06140A00)

  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxVref_OFF                       (26)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxVref_WID                       ( 6)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxVref_MSK                       (0xFC000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxVref_MIN                       (-32)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxVref_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK0_RxVref_HSH                       (0x861A0A00)

#define DDRDATA5CH0_CR_RXTRAINRANK1_REG                                (0x00000A04)

  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxRcvEnPi_MIN                    (0)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxRcvEnPi_HSH                    (0x09000A04)

  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxDqsPPi_WID                     ( 6)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxDqsPPi_MIN                     (0)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxDqsPPi_HSH                     (0x06090A04)

  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxEq_OFF                         (15)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxEq_WID                         ( 5)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxEq_MSK                         (0x000F8000)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxEq_MIN                         (0)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxEq_DEF                         (0x00000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxEq_HSH                         (0x050F0A04)

  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxDqsNPi_OFF                     (20)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxDqsNPi_WID                     ( 6)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxDqsNPi_MIN                     (0)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxDqsNPi_HSH                     (0x06140A04)

  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxVref_OFF                       (26)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxVref_WID                       ( 6)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxVref_MSK                       (0xFC000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxVref_MIN                       (-32)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxVref_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK1_RxVref_HSH                       (0x861A0A04)

#define DDRDATA5CH0_CR_RXTRAINRANK2_REG                                (0x00000A08)

  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxRcvEnPi_MIN                    (0)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxRcvEnPi_HSH                    (0x09000A08)

  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxDqsPPi_WID                     ( 6)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxDqsPPi_MIN                     (0)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxDqsPPi_HSH                     (0x06090A08)

  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxEq_OFF                         (15)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxEq_WID                         ( 5)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxEq_MSK                         (0x000F8000)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxEq_MIN                         (0)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxEq_DEF                         (0x00000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxEq_HSH                         (0x050F0A08)

  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxDqsNPi_OFF                     (20)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxDqsNPi_WID                     ( 6)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxDqsNPi_MIN                     (0)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxDqsNPi_HSH                     (0x06140A08)

  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxVref_OFF                       (26)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxVref_WID                       ( 6)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxVref_MSK                       (0xFC000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxVref_MIN                       (-32)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxVref_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK2_RxVref_HSH                       (0x861A0A08)

#define DDRDATA5CH0_CR_RXTRAINRANK3_REG                                (0x00000A0C)

  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxRcvEnPi_MIN                    (0)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxRcvEnPi_HSH                    (0x09000A0C)

  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxDqsPPi_WID                     ( 6)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxDqsPPi_MIN                     (0)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxDqsPPi_HSH                     (0x06090A0C)

  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxEq_OFF                         (15)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxEq_WID                         ( 5)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxEq_MSK                         (0x000F8000)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxEq_MIN                         (0)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxEq_DEF                         (0x00000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxEq_HSH                         (0x050F0A0C)

  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxDqsNPi_OFF                     (20)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxDqsNPi_WID                     ( 6)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxDqsNPi_MIN                     (0)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxDqsNPi_HSH                     (0x06140A0C)

  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxVref_OFF                       (26)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxVref_WID                       ( 6)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxVref_MSK                       (0xFC000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxVref_MIN                       (-32)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxVref_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXTRAINRANK3_RxVref_HSH                       (0x861A0A0C)

#define DDRDATA5CH0_CR_RXPERBITRANK0_REG                               (0x00000A10)

  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane0_HSH                       (0x04000A10)

  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane1_HSH                       (0x04040A10)

  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane2_HSH                       (0x04080A10)

  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane3_HSH                       (0x040C0A10)

  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane4_HSH                       (0x04100A10)

  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane5_HSH                       (0x04140A10)

  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane6_HSH                       (0x04180A10)

  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK0_Lane7_HSH                       (0x041C0A10)

#define DDRDATA5CH0_CR_RXPERBITRANK1_REG                               (0x00000A14)

  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane0_HSH                       (0x04000A14)

  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane1_HSH                       (0x04040A14)

  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane2_HSH                       (0x04080A14)

  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane3_HSH                       (0x040C0A14)

  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane4_HSH                       (0x04100A14)

  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane5_HSH                       (0x04140A14)

  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane6_HSH                       (0x04180A14)

  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK1_Lane7_HSH                       (0x041C0A14)

#define DDRDATA5CH0_CR_RXPERBITRANK2_REG                               (0x00000A18)

  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane0_HSH                       (0x04000A18)

  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane1_HSH                       (0x04040A18)

  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane2_HSH                       (0x04080A18)

  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane3_HSH                       (0x040C0A18)

  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane4_HSH                       (0x04100A18)

  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane5_HSH                       (0x04140A18)

  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane6_HSH                       (0x04180A18)

  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK2_Lane7_HSH                       (0x041C0A18)

#define DDRDATA5CH0_CR_RXPERBITRANK3_REG                               (0x00000A1C)

  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane0_HSH                       (0x04000A1C)

  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane1_HSH                       (0x04040A1C)

  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane2_HSH                       (0x04080A1C)

  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane3_HSH                       (0x040C0A1C)

  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane4_HSH                       (0x04100A1C)

  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane5_HSH                       (0x04140A1C)

  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane6_HSH                       (0x04180A1C)

  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_RXPERBITRANK3_Lane7_HSH                       (0x041C0A1C)

#define DDRDATA5CH0_CR_TXTRAINRANK0_REG                                (0x00000A20)

  #define DDRDATA5CH0_CR_TXTRAINRANK0_TxDqDelay_OFF                    ( 0)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_TxDqDelay_WID                    ( 9)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_TxDqDelay_MIN                    (0)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA5CH0_CR_TXTRAINRANK0_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_TxDqDelay_HSH                    (0x09000A20)

  #define DDRDATA5CH0_CR_TXTRAINRANK0_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_TxDqsDelay_WID                   ( 9)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_TxDqsDelay_MIN                   (0)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA5CH0_CR_TXTRAINRANK0_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_TxDqsDelay_HSH                   (0x09090A20)

  #define DDRDATA5CH0_CR_TXTRAINRANK0_Spare0_OFF                       (18)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_Spare0_WID                       ( 2)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_Spare0_MSK                       (0x000C0000)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_Spare0_MIN                       (0)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA5CH0_CR_TXTRAINRANK0_Spare0_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_Spare0_HSH                       (0x02120A20)

  #define DDRDATA5CH0_CR_TXTRAINRANK0_TxEqualization_OFF               (20)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_TxEqualization_WID               ( 6)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_TxEqualization_MIN               (0)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA5CH0_CR_TXTRAINRANK0_TxEqualization_DEF               (0x00000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_TxEqualization_HSH               (0x06140A20)

  #define DDRDATA5CH0_CR_TXTRAINRANK0_Spare1_OFF                       (26)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_Spare1_WID                       ( 6)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_Spare1_MSK                       (0xFC000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_Spare1_MIN                       (0)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA5CH0_CR_TXTRAINRANK0_Spare1_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK0_Spare1_HSH                       (0x061A0A20)

#define DDRDATA5CH0_CR_TXTRAINRANK1_REG                                (0x00000A24)

  #define DDRDATA5CH0_CR_TXTRAINRANK1_TxDqDelay_OFF                    ( 0)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_TxDqDelay_WID                    ( 9)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_TxDqDelay_MIN                    (0)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA5CH0_CR_TXTRAINRANK1_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_TxDqDelay_HSH                    (0x09000A24)

  #define DDRDATA5CH0_CR_TXTRAINRANK1_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_TxDqsDelay_WID                   ( 9)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_TxDqsDelay_MIN                   (0)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA5CH0_CR_TXTRAINRANK1_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_TxDqsDelay_HSH                   (0x09090A24)

  #define DDRDATA5CH0_CR_TXTRAINRANK1_Spare0_OFF                       (18)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_Spare0_WID                       ( 2)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_Spare0_MSK                       (0x000C0000)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_Spare0_MIN                       (0)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA5CH0_CR_TXTRAINRANK1_Spare0_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_Spare0_HSH                       (0x02120A24)

  #define DDRDATA5CH0_CR_TXTRAINRANK1_TxEqualization_OFF               (20)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_TxEqualization_WID               ( 6)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_TxEqualization_MIN               (0)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA5CH0_CR_TXTRAINRANK1_TxEqualization_DEF               (0x00000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_TxEqualization_HSH               (0x06140A24)

  #define DDRDATA5CH0_CR_TXTRAINRANK1_Spare1_OFF                       (26)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_Spare1_WID                       ( 6)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_Spare1_MSK                       (0xFC000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_Spare1_MIN                       (0)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA5CH0_CR_TXTRAINRANK1_Spare1_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK1_Spare1_HSH                       (0x061A0A24)

#define DDRDATA5CH0_CR_TXTRAINRANK2_REG                                (0x00000A28)

  #define DDRDATA5CH0_CR_TXTRAINRANK2_TxDqDelay_OFF                    ( 0)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_TxDqDelay_WID                    ( 9)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_TxDqDelay_MIN                    (0)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA5CH0_CR_TXTRAINRANK2_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_TxDqDelay_HSH                    (0x09000A28)

  #define DDRDATA5CH0_CR_TXTRAINRANK2_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_TxDqsDelay_WID                   ( 9)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_TxDqsDelay_MIN                   (0)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA5CH0_CR_TXTRAINRANK2_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_TxDqsDelay_HSH                   (0x09090A28)

  #define DDRDATA5CH0_CR_TXTRAINRANK2_Spare0_OFF                       (18)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_Spare0_WID                       ( 2)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_Spare0_MSK                       (0x000C0000)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_Spare0_MIN                       (0)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA5CH0_CR_TXTRAINRANK2_Spare0_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_Spare0_HSH                       (0x02120A28)

  #define DDRDATA5CH0_CR_TXTRAINRANK2_TxEqualization_OFF               (20)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_TxEqualization_WID               ( 6)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_TxEqualization_MIN               (0)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA5CH0_CR_TXTRAINRANK2_TxEqualization_DEF               (0x00000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_TxEqualization_HSH               (0x06140A28)

  #define DDRDATA5CH0_CR_TXTRAINRANK2_Spare1_OFF                       (26)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_Spare1_WID                       ( 6)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_Spare1_MSK                       (0xFC000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_Spare1_MIN                       (0)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA5CH0_CR_TXTRAINRANK2_Spare1_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK2_Spare1_HSH                       (0x061A0A28)

#define DDRDATA5CH0_CR_TXTRAINRANK3_REG                                (0x00000A2C)

  #define DDRDATA5CH0_CR_TXTRAINRANK3_TxDqDelay_OFF                    ( 0)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_TxDqDelay_WID                    ( 9)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_TxDqDelay_MIN                    (0)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA5CH0_CR_TXTRAINRANK3_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_TxDqDelay_HSH                    (0x09000A2C)

  #define DDRDATA5CH0_CR_TXTRAINRANK3_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_TxDqsDelay_WID                   ( 9)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_TxDqsDelay_MIN                   (0)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA5CH0_CR_TXTRAINRANK3_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_TxDqsDelay_HSH                   (0x09090A2C)

  #define DDRDATA5CH0_CR_TXTRAINRANK3_Spare0_OFF                       (18)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_Spare0_WID                       ( 2)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_Spare0_MSK                       (0x000C0000)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_Spare0_MIN                       (0)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA5CH0_CR_TXTRAINRANK3_Spare0_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_Spare0_HSH                       (0x02120A2C)

  #define DDRDATA5CH0_CR_TXTRAINRANK3_TxEqualization_OFF               (20)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_TxEqualization_WID               ( 6)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_TxEqualization_MIN               (0)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA5CH0_CR_TXTRAINRANK3_TxEqualization_DEF               (0x00000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_TxEqualization_HSH               (0x06140A2C)

  #define DDRDATA5CH0_CR_TXTRAINRANK3_Spare1_OFF                       (26)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_Spare1_WID                       ( 6)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_Spare1_MSK                       (0xFC000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_Spare1_MIN                       (0)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA5CH0_CR_TXTRAINRANK3_Spare1_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXTRAINRANK3_Spare1_HSH                       (0x061A0A2C)

#define DDRDATA5CH0_CR_TXPERBITRANK0_REG                               (0x00000A30)

  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane0_HSH                       (0x04000A30)

  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane1_HSH                       (0x04040A30)

  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane2_HSH                       (0x04080A30)

  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane3_HSH                       (0x040C0A30)

  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane4_HSH                       (0x04100A30)

  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane5_HSH                       (0x04140A30)

  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane6_HSH                       (0x04180A30)

  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK0_Lane7_HSH                       (0x041C0A30)

#define DDRDATA5CH0_CR_TXPERBITRANK1_REG                               (0x00000A34)

  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane0_HSH                       (0x04000A34)

  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane1_HSH                       (0x04040A34)

  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane2_HSH                       (0x04080A34)

  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane3_HSH                       (0x040C0A34)

  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane4_HSH                       (0x04100A34)

  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane5_HSH                       (0x04140A34)

  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane6_HSH                       (0x04180A34)

  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK1_Lane7_HSH                       (0x041C0A34)

#define DDRDATA5CH0_CR_TXPERBITRANK2_REG                               (0x00000A38)

  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane0_HSH                       (0x04000A38)

  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane1_HSH                       (0x04040A38)

  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane2_HSH                       (0x04080A38)

  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane3_HSH                       (0x040C0A38)

  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane4_HSH                       (0x04100A38)

  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane5_HSH                       (0x04140A38)

  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane6_HSH                       (0x04180A38)

  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK2_Lane7_HSH                       (0x041C0A38)

#define DDRDATA5CH0_CR_TXPERBITRANK3_REG                               (0x00000A3C)

  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane0_HSH                       (0x04000A3C)

  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane1_HSH                       (0x04040A3C)

  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane2_HSH                       (0x04080A3C)

  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane3_HSH                       (0x040C0A3C)

  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane4_HSH                       (0x04100A3C)

  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane5_HSH                       (0x04140A3C)

  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane6_HSH                       (0x04180A3C)

  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA5CH0_CR_TXPERBITRANK3_Lane7_HSH                       (0x041C0A3C)

#define DDRDATA5CH0_CR_RCOMPDATA0_REG                                  (0x00000A40)

  #define DDRDATA5CH0_CR_RCOMPDATA0_RcompDrvUp_OFF                     ( 0)
  #define DDRDATA5CH0_CR_RCOMPDATA0_RcompDrvUp_WID                     ( 6)
  #define DDRDATA5CH0_CR_RCOMPDATA0_RcompDrvUp_MSK                     (0x0000003F)
  #define DDRDATA5CH0_CR_RCOMPDATA0_RcompDrvUp_MIN                     (0)
  #define DDRDATA5CH0_CR_RCOMPDATA0_RcompDrvUp_MAX                     (63) // 0x0000003F
  #define DDRDATA5CH0_CR_RCOMPDATA0_RcompDrvUp_DEF                     (0x00000000)
  #define DDRDATA5CH0_CR_RCOMPDATA0_RcompDrvUp_HSH                     (0x06000A40)

  #define DDRDATA5CH0_CR_RCOMPDATA0_Rsvd_OFF                           ( 6)
  #define DDRDATA5CH0_CR_RCOMPDATA0_Rsvd_WID                           ( 3)
  #define DDRDATA5CH0_CR_RCOMPDATA0_Rsvd_MSK                           (0x000001C0)
  #define DDRDATA5CH0_CR_RCOMPDATA0_Rsvd_MIN                           (0)
  #define DDRDATA5CH0_CR_RCOMPDATA0_Rsvd_MAX                           (7) // 0x00000007
  #define DDRDATA5CH0_CR_RCOMPDATA0_Rsvd_DEF                           (0x00000000)
  #define DDRDATA5CH0_CR_RCOMPDATA0_Rsvd_HSH                           (0x03060A40)

  #define DDRDATA5CH0_CR_RCOMPDATA0_RcompDrvDown_OFF                   ( 9)
  #define DDRDATA5CH0_CR_RCOMPDATA0_RcompDrvDown_WID                   ( 6)
  #define DDRDATA5CH0_CR_RCOMPDATA0_RcompDrvDown_MSK                   (0x00007E00)
  #define DDRDATA5CH0_CR_RCOMPDATA0_RcompDrvDown_MIN                   (0)
  #define DDRDATA5CH0_CR_RCOMPDATA0_RcompDrvDown_MAX                   (63) // 0x0000003F
  #define DDRDATA5CH0_CR_RCOMPDATA0_RcompDrvDown_DEF                   (0x00000000)
  #define DDRDATA5CH0_CR_RCOMPDATA0_RcompDrvDown_HSH                   (0x06090A40)

  #define DDRDATA5CH0_CR_RCOMPDATA0_VTComp_OFF                         (15)
  #define DDRDATA5CH0_CR_RCOMPDATA0_VTComp_WID                         ( 5)
  #define DDRDATA5CH0_CR_RCOMPDATA0_VTComp_MSK                         (0x000F8000)
  #define DDRDATA5CH0_CR_RCOMPDATA0_VTComp_MIN                         (0)
  #define DDRDATA5CH0_CR_RCOMPDATA0_VTComp_MAX                         (31) // 0x0000001F
  #define DDRDATA5CH0_CR_RCOMPDATA0_VTComp_DEF                         (0x00000000)
  #define DDRDATA5CH0_CR_RCOMPDATA0_VTComp_HSH                         (0x050F0A40)

  #define DDRDATA5CH0_CR_RCOMPDATA0_SlewRateComp_OFF                   (20)
  #define DDRDATA5CH0_CR_RCOMPDATA0_SlewRateComp_WID                   ( 5)
  #define DDRDATA5CH0_CR_RCOMPDATA0_SlewRateComp_MSK                   (0x01F00000)
  #define DDRDATA5CH0_CR_RCOMPDATA0_SlewRateComp_MIN                   (0)
  #define DDRDATA5CH0_CR_RCOMPDATA0_SlewRateComp_MAX                   (31) // 0x0000001F
  #define DDRDATA5CH0_CR_RCOMPDATA0_SlewRateComp_DEF                   (0x00000000)
  #define DDRDATA5CH0_CR_RCOMPDATA0_SlewRateComp_HSH                   (0x05140A40)

  #define DDRDATA5CH0_CR_RCOMPDATA0_Spare0_OFF                         (25)
  #define DDRDATA5CH0_CR_RCOMPDATA0_Spare0_WID                         ( 1)
  #define DDRDATA5CH0_CR_RCOMPDATA0_Spare0_MSK                         (0x02000000)
  #define DDRDATA5CH0_CR_RCOMPDATA0_Spare0_MIN                         (0)
  #define DDRDATA5CH0_CR_RCOMPDATA0_Spare0_MAX                         (1) // 0x00000001
  #define DDRDATA5CH0_CR_RCOMPDATA0_Spare0_DEF                         (0x00000000)
  #define DDRDATA5CH0_CR_RCOMPDATA0_Spare0_HSH                         (0x01190A40)

  #define DDRDATA5CH0_CR_RCOMPDATA0_TcoComp_OFF                        (26)
  #define DDRDATA5CH0_CR_RCOMPDATA0_TcoComp_WID                        ( 6)
  #define DDRDATA5CH0_CR_RCOMPDATA0_TcoComp_MSK                        (0xFC000000)
  #define DDRDATA5CH0_CR_RCOMPDATA0_TcoComp_MIN                        (0)
  #define DDRDATA5CH0_CR_RCOMPDATA0_TcoComp_MAX                        (63) // 0x0000003F
  #define DDRDATA5CH0_CR_RCOMPDATA0_TcoComp_DEF                        (0x00000000)
  #define DDRDATA5CH0_CR_RCOMPDATA0_TcoComp_HSH                        (0x061A0A40)

#define DDRDATA5CH0_CR_RCOMPDATA1_REG                                  (0x00000A44)

  #define DDRDATA5CH0_CR_RCOMPDATA1_RcompOdtUp_OFF                     ( 0)
  #define DDRDATA5CH0_CR_RCOMPDATA1_RcompOdtUp_WID                     ( 6)
  #define DDRDATA5CH0_CR_RCOMPDATA1_RcompOdtUp_MSK                     (0x0000003F)
  #define DDRDATA5CH0_CR_RCOMPDATA1_RcompOdtUp_MIN                     (0)
  #define DDRDATA5CH0_CR_RCOMPDATA1_RcompOdtUp_MAX                     (63) // 0x0000003F
  #define DDRDATA5CH0_CR_RCOMPDATA1_RcompOdtUp_DEF                     (0x00000000)
  #define DDRDATA5CH0_CR_RCOMPDATA1_RcompOdtUp_HSH                     (0x06000A44)

  #define DDRDATA5CH0_CR_RCOMPDATA1_PanicDrvDn_OFF                     ( 6)
  #define DDRDATA5CH0_CR_RCOMPDATA1_PanicDrvDn_WID                     (10)
  #define DDRDATA5CH0_CR_RCOMPDATA1_PanicDrvDn_MSK                     (0x0000FFC0)
  #define DDRDATA5CH0_CR_RCOMPDATA1_PanicDrvDn_MIN                     (0)
  #define DDRDATA5CH0_CR_RCOMPDATA1_PanicDrvDn_MAX                     (1023) // 0x000003FF
  #define DDRDATA5CH0_CR_RCOMPDATA1_PanicDrvDn_DEF                     (0x00000000)
  #define DDRDATA5CH0_CR_RCOMPDATA1_PanicDrvDn_HSH                     (0x0A060A44)

  #define DDRDATA5CH0_CR_RCOMPDATA1_PanicDrvUp_OFF                     (16)
  #define DDRDATA5CH0_CR_RCOMPDATA1_PanicDrvUp_WID                     (10)
  #define DDRDATA5CH0_CR_RCOMPDATA1_PanicDrvUp_MSK                     (0x03FF0000)
  #define DDRDATA5CH0_CR_RCOMPDATA1_PanicDrvUp_MIN                     (0)
  #define DDRDATA5CH0_CR_RCOMPDATA1_PanicDrvUp_MAX                     (1023) // 0x000003FF
  #define DDRDATA5CH0_CR_RCOMPDATA1_PanicDrvUp_DEF                     (0x00000000)
  #define DDRDATA5CH0_CR_RCOMPDATA1_PanicDrvUp_HSH                     (0x0A100A44)

  #define DDRDATA5CH0_CR_RCOMPDATA1_RcompOdtDown_OFF                   (26)
  #define DDRDATA5CH0_CR_RCOMPDATA1_RcompOdtDown_WID                   ( 6)
  #define DDRDATA5CH0_CR_RCOMPDATA1_RcompOdtDown_MSK                   (0xFC000000)
  #define DDRDATA5CH0_CR_RCOMPDATA1_RcompOdtDown_MIN                   (0)
  #define DDRDATA5CH0_CR_RCOMPDATA1_RcompOdtDown_MAX                   (63) // 0x0000003F
  #define DDRDATA5CH0_CR_RCOMPDATA1_RcompOdtDown_DEF                   (0x00000000)
  #define DDRDATA5CH0_CR_RCOMPDATA1_RcompOdtDown_HSH                   (0x061A0A44)

#define DDRDATA5CH0_CR_TXXTALK_REG                                     (0x00000A48)

  #define DDRDATA5CH0_CR_TXXTALK_Lane0_OFF                             ( 0)
  #define DDRDATA5CH0_CR_TXXTALK_Lane0_WID                             ( 4)
  #define DDRDATA5CH0_CR_TXXTALK_Lane0_MSK                             (0x0000000F)
  #define DDRDATA5CH0_CR_TXXTALK_Lane0_MIN                             (-8)
  #define DDRDATA5CH0_CR_TXXTALK_Lane0_MAX                             (7) // 0x00000007
  #define DDRDATA5CH0_CR_TXXTALK_Lane0_DEF                             (0x00000000)
  #define DDRDATA5CH0_CR_TXXTALK_Lane0_HSH                             (0x84000A48)

  #define DDRDATA5CH0_CR_TXXTALK_Lane1_OFF                             ( 4)
  #define DDRDATA5CH0_CR_TXXTALK_Lane1_WID                             ( 4)
  #define DDRDATA5CH0_CR_TXXTALK_Lane1_MSK                             (0x000000F0)
  #define DDRDATA5CH0_CR_TXXTALK_Lane1_MIN                             (-8)
  #define DDRDATA5CH0_CR_TXXTALK_Lane1_MAX                             (7) // 0x00000007
  #define DDRDATA5CH0_CR_TXXTALK_Lane1_DEF                             (0x00000000)
  #define DDRDATA5CH0_CR_TXXTALK_Lane1_HSH                             (0x84040A48)

  #define DDRDATA5CH0_CR_TXXTALK_Lane2_OFF                             ( 8)
  #define DDRDATA5CH0_CR_TXXTALK_Lane2_WID                             ( 4)
  #define DDRDATA5CH0_CR_TXXTALK_Lane2_MSK                             (0x00000F00)
  #define DDRDATA5CH0_CR_TXXTALK_Lane2_MIN                             (-8)
  #define DDRDATA5CH0_CR_TXXTALK_Lane2_MAX                             (7) // 0x00000007
  #define DDRDATA5CH0_CR_TXXTALK_Lane2_DEF                             (0x00000000)
  #define DDRDATA5CH0_CR_TXXTALK_Lane2_HSH                             (0x84080A48)

  #define DDRDATA5CH0_CR_TXXTALK_Lane3_OFF                             (12)
  #define DDRDATA5CH0_CR_TXXTALK_Lane3_WID                             ( 4)
  #define DDRDATA5CH0_CR_TXXTALK_Lane3_MSK                             (0x0000F000)
  #define DDRDATA5CH0_CR_TXXTALK_Lane3_MIN                             (-8)
  #define DDRDATA5CH0_CR_TXXTALK_Lane3_MAX                             (7) // 0x00000007
  #define DDRDATA5CH0_CR_TXXTALK_Lane3_DEF                             (0x00000000)
  #define DDRDATA5CH0_CR_TXXTALK_Lane3_HSH                             (0x840C0A48)

  #define DDRDATA5CH0_CR_TXXTALK_Lane4_OFF                             (16)
  #define DDRDATA5CH0_CR_TXXTALK_Lane4_WID                             ( 4)
  #define DDRDATA5CH0_CR_TXXTALK_Lane4_MSK                             (0x000F0000)
  #define DDRDATA5CH0_CR_TXXTALK_Lane4_MIN                             (-8)
  #define DDRDATA5CH0_CR_TXXTALK_Lane4_MAX                             (7) // 0x00000007
  #define DDRDATA5CH0_CR_TXXTALK_Lane4_DEF                             (0x00000000)
  #define DDRDATA5CH0_CR_TXXTALK_Lane4_HSH                             (0x84100A48)

  #define DDRDATA5CH0_CR_TXXTALK_Lane5_OFF                             (20)
  #define DDRDATA5CH0_CR_TXXTALK_Lane5_WID                             ( 4)
  #define DDRDATA5CH0_CR_TXXTALK_Lane5_MSK                             (0x00F00000)
  #define DDRDATA5CH0_CR_TXXTALK_Lane5_MIN                             (-8)
  #define DDRDATA5CH0_CR_TXXTALK_Lane5_MAX                             (7) // 0x00000007
  #define DDRDATA5CH0_CR_TXXTALK_Lane5_DEF                             (0x00000000)
  #define DDRDATA5CH0_CR_TXXTALK_Lane5_HSH                             (0x84140A48)

  #define DDRDATA5CH0_CR_TXXTALK_Lane6_OFF                             (24)
  #define DDRDATA5CH0_CR_TXXTALK_Lane6_WID                             ( 4)
  #define DDRDATA5CH0_CR_TXXTALK_Lane6_MSK                             (0x0F000000)
  #define DDRDATA5CH0_CR_TXXTALK_Lane6_MIN                             (-8)
  #define DDRDATA5CH0_CR_TXXTALK_Lane6_MAX                             (7) // 0x00000007
  #define DDRDATA5CH0_CR_TXXTALK_Lane6_DEF                             (0x00000000)
  #define DDRDATA5CH0_CR_TXXTALK_Lane6_HSH                             (0x84180A48)

  #define DDRDATA5CH0_CR_TXXTALK_Lane7_OFF                             (28)
  #define DDRDATA5CH0_CR_TXXTALK_Lane7_WID                             ( 4)
  #define DDRDATA5CH0_CR_TXXTALK_Lane7_MSK                             (0xF0000000)
  #define DDRDATA5CH0_CR_TXXTALK_Lane7_MIN                             (-8)
  #define DDRDATA5CH0_CR_TXXTALK_Lane7_MAX                             (7) // 0x00000007
  #define DDRDATA5CH0_CR_TXXTALK_Lane7_DEF                             (0x00000000)
  #define DDRDATA5CH0_CR_TXXTALK_Lane7_HSH                             (0x841C0A48)

#define DDRDATA5CH0_CR_RCOMPDATA2_REG                                  (0x00000A4C)

  #define DDRDATA5CH0_CR_RCOMPDATA2_VttPanicUp_OFF                     ( 0)
  #define DDRDATA5CH0_CR_RCOMPDATA2_VttPanicUp_WID                     ( 8)
  #define DDRDATA5CH0_CR_RCOMPDATA2_VttPanicUp_MSK                     (0x000000FF)
  #define DDRDATA5CH0_CR_RCOMPDATA2_VttPanicUp_MIN                     (0)
  #define DDRDATA5CH0_CR_RCOMPDATA2_VttPanicUp_MAX                     (255) // 0x000000FF
  #define DDRDATA5CH0_CR_RCOMPDATA2_VttPanicUp_DEF                     (0x00000000)
  #define DDRDATA5CH0_CR_RCOMPDATA2_VttPanicUp_HSH                     (0x08000A4C)

  #define DDRDATA5CH0_CR_RCOMPDATA2_VttPanicDn_OFF                     ( 8)
  #define DDRDATA5CH0_CR_RCOMPDATA2_VttPanicDn_WID                     ( 8)
  #define DDRDATA5CH0_CR_RCOMPDATA2_VttPanicDn_MSK                     (0x0000FF00)
  #define DDRDATA5CH0_CR_RCOMPDATA2_VttPanicDn_MIN                     (0)
  #define DDRDATA5CH0_CR_RCOMPDATA2_VttPanicDn_MAX                     (255) // 0x000000FF
  #define DDRDATA5CH0_CR_RCOMPDATA2_VttPanicDn_DEF                     (0x00000000)
  #define DDRDATA5CH0_CR_RCOMPDATA2_VttPanicDn_HSH                     (0x08080A4C)

  #define DDRDATA5CH0_CR_RCOMPDATA2_Spare_OFF                          (16)
  #define DDRDATA5CH0_CR_RCOMPDATA2_Spare_WID                          (16)
  #define DDRDATA5CH0_CR_RCOMPDATA2_Spare_MSK                          (0xFFFF0000)
  #define DDRDATA5CH0_CR_RCOMPDATA2_Spare_MIN                          (0)
  #define DDRDATA5CH0_CR_RCOMPDATA2_Spare_MAX                          (65535) // 0x0000FFFF
  #define DDRDATA5CH0_CR_RCOMPDATA2_Spare_DEF                          (0x00000000)
  #define DDRDATA5CH0_CR_RCOMPDATA2_Spare_HSH                          (0x10100A4C)

#define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_REG                            (0x00000A50)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane0_OFF                    ( 0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane0_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane0_MSK                    (0x0000000F)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane0_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane0_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane0_HSH                    (0x04000A50)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane1_OFF                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane1_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane1_MSK                    (0x000000F0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane1_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane1_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane1_HSH                    (0x04040A50)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane2_OFF                    ( 8)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane2_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane2_MSK                    (0x00000F00)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane2_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane2_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane2_HSH                    (0x04080A50)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane3_OFF                    (12)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane3_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane3_MSK                    (0x0000F000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane3_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane3_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane3_HSH                    (0x040C0A50)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane4_OFF                    (16)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane4_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane4_MSK                    (0x000F0000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane4_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane4_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane4_HSH                    (0x04100A50)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane5_OFF                    (20)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane5_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane5_MSK                    (0x00F00000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane5_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane5_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane5_HSH                    (0x04140A50)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane6_OFF                    (24)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane6_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane6_MSK                    (0x0F000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane6_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane6_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane6_HSH                    (0x04180A50)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane7_OFF                    (28)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane7_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane7_MSK                    (0xF0000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane7_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane7_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK0_Lane7_HSH                    (0x041C0A50)

#define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_REG                            (0x00000A54)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane0_OFF                    ( 0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane0_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane0_MSK                    (0x0000000F)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane0_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane0_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane0_HSH                    (0x04000A54)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane1_OFF                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane1_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane1_MSK                    (0x000000F0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane1_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane1_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane1_HSH                    (0x04040A54)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane2_OFF                    ( 8)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane2_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane2_MSK                    (0x00000F00)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane2_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane2_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane2_HSH                    (0x04080A54)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane3_OFF                    (12)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane3_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane3_MSK                    (0x0000F000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane3_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane3_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane3_HSH                    (0x040C0A54)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane4_OFF                    (16)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane4_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane4_MSK                    (0x000F0000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane4_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane4_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane4_HSH                    (0x04100A54)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane5_OFF                    (20)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane5_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane5_MSK                    (0x00F00000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane5_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane5_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane5_HSH                    (0x04140A54)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane6_OFF                    (24)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane6_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane6_MSK                    (0x0F000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane6_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane6_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane6_HSH                    (0x04180A54)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane7_OFF                    (28)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane7_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane7_MSK                    (0xF0000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane7_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane7_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK1_Lane7_HSH                    (0x041C0A54)

#define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_REG                            (0x00000A58)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane0_OFF                    ( 0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane0_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane0_MSK                    (0x0000000F)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane0_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane0_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane0_HSH                    (0x04000A58)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane1_OFF                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane1_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane1_MSK                    (0x000000F0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane1_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane1_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane1_HSH                    (0x04040A58)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane2_OFF                    ( 8)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane2_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane2_MSK                    (0x00000F00)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane2_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane2_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane2_HSH                    (0x04080A58)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane3_OFF                    (12)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane3_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane3_MSK                    (0x0000F000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane3_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane3_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane3_HSH                    (0x040C0A58)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane4_OFF                    (16)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane4_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane4_MSK                    (0x000F0000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane4_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane4_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane4_HSH                    (0x04100A58)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane5_OFF                    (20)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane5_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane5_MSK                    (0x00F00000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane5_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane5_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane5_HSH                    (0x04140A58)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane6_OFF                    (24)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane6_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane6_MSK                    (0x0F000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane6_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane6_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane6_HSH                    (0x04180A58)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane7_OFF                    (28)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane7_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane7_MSK                    (0xF0000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane7_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane7_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK2_Lane7_HSH                    (0x041C0A58)

#define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_REG                            (0x00000A5C)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane0_OFF                    ( 0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane0_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane0_MSK                    (0x0000000F)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane0_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane0_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane0_HSH                    (0x04000A5C)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane1_OFF                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane1_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane1_MSK                    (0x000000F0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane1_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane1_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane1_HSH                    (0x04040A5C)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane2_OFF                    ( 8)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane2_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane2_MSK                    (0x00000F00)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane2_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane2_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane2_HSH                    (0x04080A5C)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane3_OFF                    (12)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane3_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane3_MSK                    (0x0000F000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane3_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane3_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane3_HSH                    (0x040C0A5C)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane4_OFF                    (16)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane4_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane4_MSK                    (0x000F0000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane4_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane4_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane4_HSH                    (0x04100A5C)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane5_OFF                    (20)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane5_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane5_MSK                    (0x00F00000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane5_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane5_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane5_HSH                    (0x04140A5C)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane6_OFF                    (24)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane6_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane6_MSK                    (0x0F000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane6_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane6_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane6_HSH                    (0x04180A5C)

  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane7_OFF                    (28)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane7_WID                    ( 4)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane7_MSK                    (0xF0000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane7_MIN                    (0)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane7_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_RXOFFSETVDQRANK3_Lane7_HSH                    (0x041C0A5C)

#define DDRDATA5CH0_CR_DATATRAINFEEDBACK_REG                           (0x00000A60)

  #define DDRDATA5CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_OFF       ( 0)
  #define DDRDATA5CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_WID       ( 9)
  #define DDRDATA5CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MSK       (0x000001FF)
  #define DDRDATA5CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MIN       (0)
  #define DDRDATA5CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MAX       (511) // 0x000001FF
  #define DDRDATA5CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_DEF       (0x00000000)
  #define DDRDATA5CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_HSH       (0x09000A60)

  #define DDRDATA5CH0_CR_DATATRAINFEEDBACK_Spare_OFF                   ( 9)
  #define DDRDATA5CH0_CR_DATATRAINFEEDBACK_Spare_WID                   (23)
  #define DDRDATA5CH0_CR_DATATRAINFEEDBACK_Spare_MSK                   (0xFFFFFE00)
  #define DDRDATA5CH0_CR_DATATRAINFEEDBACK_Spare_MIN                   (0)
  #define DDRDATA5CH0_CR_DATATRAINFEEDBACK_Spare_MAX                   (8388607) // 0x007FFFFF
  #define DDRDATA5CH0_CR_DATATRAINFEEDBACK_Spare_DEF                   (0x00000000)
  #define DDRDATA5CH0_CR_DATATRAINFEEDBACK_Spare_HSH                   (0x17090A60)

#define DDRDATA5CH0_CR_DLLPITESTANDADC_REG                             (0x00000A64)

  #define DDRDATA5CH0_CR_DLLPITESTANDADC_RunTest_OFF                   ( 0)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_RunTest_WID                   ( 1)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_RunTest_MSK                   (0x00000001)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_RunTest_MIN                   (0)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_RunTest_MAX                   (1) // 0x00000001
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_RunTest_DEF                   (0x00000000)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_RunTest_HSH                   (0x01000A64)

  #define DDRDATA5CH0_CR_DLLPITESTANDADC_Load_OFF                      ( 1)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_Load_WID                      ( 1)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_Load_MSK                      (0x00000002)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_Load_MIN                      (0)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_Load_MAX                      (1) // 0x00000001
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_Load_DEF                      (0x00000000)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_Load_HSH                      (0x01010A64)

  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ModeHVM_OFF                   ( 2)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ModeHVM_WID                   ( 1)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ModeHVM_MSK                   (0x00000004)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ModeHVM_MIN                   (0)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ModeHVM_MAX                   (1) // 0x00000001
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ModeHVM_DEF                   (0x00000000)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ModeHVM_HSH                   (0x01020A64)

  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ModeDV_OFF                    ( 3)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ModeDV_WID                    ( 1)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ModeDV_MSK                    (0x00000008)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ModeDV_MIN                    (0)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ModeDV_MAX                    (1) // 0x00000001
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ModeDV_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ModeDV_HSH                    (0x01030A64)

  #define DDRDATA5CH0_CR_DLLPITESTANDADC_CalCfdl_OFF                   ( 4)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_CalCfdl_WID                   ( 1)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_CalCfdl_MSK                   (0x00000010)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_CalCfdl_MIN                   (0)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_CalCfdl_MAX                   (1) // 0x00000001
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_CalCfdl_DEF                   (0x00000000)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_CalCfdl_HSH                   (0x01040A64)

  #define DDRDATA5CH0_CR_DLLPITESTANDADC_LoadCount_OFF                 ( 5)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_LoadCount_WID                 (10)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_LoadCount_MSK                 (0x00007FE0)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_LoadCount_MIN                 (0)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_LoadCount_MAX                 (1023) // 0x000003FF
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_LoadCount_DEF                 (0x00000000)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_LoadCount_HSH                 (0x0A050A64)

  #define DDRDATA5CH0_CR_DLLPITESTANDADC_CountStatus_OFF               (15)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_CountStatus_WID               (10)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_CountStatus_MSK               (0x01FF8000)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_CountStatus_MIN               (0)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_CountStatus_MAX               (1023) // 0x000003FF
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_CountStatus_DEF               (0x00000000)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_CountStatus_HSH               (0x0A0F0A64)

  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ModeADC_OFF                   (25)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ModeADC_WID                   ( 1)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ModeADC_MSK                   (0x02000000)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ModeADC_MIN                   (0)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ModeADC_MAX                   (1) // 0x00000001
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ModeADC_DEF                   (0x00000000)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ModeADC_HSH                   (0x01190A64)

  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCClkDiv_OFF                 (26)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCClkDiv_WID                 ( 2)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCClkDiv_MSK                 (0x0C000000)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCClkDiv_MIN                 (0)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCClkDiv_MAX                 (3) // 0x00000003
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCClkDiv_DEF                 (0x00000000)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCClkDiv_HSH                 (0x021A0A64)

  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_OFF             (28)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_WID             ( 1)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MSK             (0x10000000)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MIN             (0)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MAX             (1) // 0x00000001
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_DEF             (0x00000000)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_HSH             (0x011C0A64)

  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCChopEn_OFF                 (29)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCChopEn_WID                 ( 1)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCChopEn_MSK                 (0x20000000)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCChopEn_MIN                 (0)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCChopEn_MAX                 (1) // 0x00000001
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCChopEn_DEF                 (0x00000000)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCChopEn_HSH                 (0x011D0A64)

  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCDone_OFF                   (30)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCDone_WID                   ( 1)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCDone_MSK                   (0x40000000)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCDone_MIN                   (0)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCDone_MAX                   (1) // 0x00000001
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCDone_DEF                   (0x00000000)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_ADCDone_HSH                   (0x011E0A64)

  #define DDRDATA5CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_OFF          (31)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_WID          ( 1)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MSK          (0x80000000)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MIN          (0)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MAX          (1) // 0x00000001
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_DEF          (0x00000000)
  #define DDRDATA5CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_HSH          (0x011F0A64)

#define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_REG                         (0x00000A68)

  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_OFF     ( 0)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_WID     ( 6)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MSK     (0x0000003F)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MIN     (-32)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MAX     (31) // 0x0000001F
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_DEF     (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_HSH     (0x86000A68)

  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_OFF   ( 6)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_WID   ( 6)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MSK   (0x00000FC0)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MIN   (-32)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MAX   (31) // 0x0000001F
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_DEF   (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_HSH   (0x86060A68)

  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_OFF     (12)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_WID     ( 5)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MSK     (0x0001F000)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MIN     (-16)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MAX     (15) // 0x0000000F
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_DEF     (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_HSH     (0x850C0A68)

  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_OFF   (17)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_WID   ( 5)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MSK   (0x003E0000)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MIN   (-16)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MAX   (15) // 0x0000000F
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_DEF   (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_HSH   (0x85110A68)

  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_OFF       (22)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_WID       ( 5)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MSK       (0x07C00000)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MIN       (-16)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MAX       (15) // 0x0000000F
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_DEF       (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_HSH       (0x85160A68)

  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_OFF  (27)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_WID  ( 5)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MSK  (0xF8000000)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MIN  (-16)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MAX  (15) // 0x0000000F
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_DEF  (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_HSH  (0x851B0A68)

#define DDRDATA5CH0_CR_DDRCRDATACONTROL1_REG                           (0x00000A6C)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_RefPi_OFF                   ( 0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_RefPi_WID                   ( 4)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_RefPi_MSK                   (0x0000000F)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_RefPi_MIN                   (-8)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_RefPi_MAX                   (7) // 0x00000007
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_RefPi_DEF                   (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_RefPi_HSH                   (0x84000A6C)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_DllMask_OFF                 ( 4)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_DllMask_WID                 ( 2)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_DllMask_MSK                 (0x00000030)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_DllMask_MIN                 (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_DllMask_MAX                 (3) // 0x00000003
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_DllMask_DEF                 (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_DllMask_HSH                 (0x02040A6C)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_DllWeakLock_OFF             ( 6)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_DllWeakLock_WID             ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MSK             (0x00000040)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MIN             (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MAX             (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_DllWeakLock_DEF             (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_DllWeakLock_HSH             (0x01060A6C)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_OFF      ( 7)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_WID      ( 3)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MSK      (0x00000380)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MIN      (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MAX      (7) // 0x00000007
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_DEF      (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_HSH      (0x03070A6C)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_OFF               (10)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_WID               ( 4)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MSK               (0x00003C00)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MIN               (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MAX               (15) // 0x0000000F
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_DEF               (0x00000008)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_HSH               (0x040A0A6C)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_OdtDelay_OFF                (14)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_OdtDelay_WID                ( 4)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_OdtDelay_MSK                (0x0003C000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_OdtDelay_MIN                (-8)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_OdtDelay_MAX                (7) // 0x00000007
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_OdtDelay_DEF                (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_OdtDelay_HSH                (0x840E0A6C)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_OdtDuration_OFF             (18)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_OdtDuration_WID             ( 3)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_OdtDuration_MSK             (0x001C0000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_OdtDuration_MIN             (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_OdtDuration_MAX             (7) // 0x00000007
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_OdtDuration_DEF             (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_OdtDuration_HSH             (0x03120A6C)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_OFF           (21)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_WID           ( 4)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MSK           (0x01E00000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MIN           (-8)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MAX           (7) // 0x00000007
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_DEF           (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_HSH           (0x84150A6C)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_OFF        (25)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_WID        ( 3)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MSK        (0x0E000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MIN        (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MAX        (7) // 0x00000007
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_DEF        (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_HSH        (0x03190A6C)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_OFF          (28)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_WID          ( 3)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MSK          (0x70000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MIN          (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MAX          (7) // 0x00000007
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_DEF          (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_HSH          (0x031C0A6C)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_OFF          (31)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_WID          ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MSK          (0x80000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MIN          (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MAX          (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_DEF          (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_HSH          (0x011F0A6C)

#define DDRDATA5CH0_CR_DDRCRDATACONTROL2_REG                           (0x00000A70)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_OFF            ( 0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_WID            ( 5)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MSK            (0x0000001F)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MIN            (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MAX            (31) // 0x0000001F
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_DEF            (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_HSH            (0x05000A70)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_OFF             ( 5)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_WID             ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MSK             (0x00000020)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MIN             (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MAX             (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_DEF             (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_HSH             (0x01050A70)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_ForceRxOn_OFF               ( 6)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_ForceRxOn_WID               ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MSK               (0x00000040)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MIN               (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MAX               (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_ForceRxOn_DEF               (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_ForceRxOn_HSH               (0x01060A70)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_LeakerComp_OFF              ( 7)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_LeakerComp_WID              ( 2)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_LeakerComp_MSK              (0x00000180)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_LeakerComp_MIN              (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_LeakerComp_MAX              (3) // 0x00000003
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_LeakerComp_DEF              (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_LeakerComp_HSH              (0x02070A70)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_OFF          ( 9)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_WID          ( 4)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MSK          (0x00001E00)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MIN          (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MAX          (15) // 0x0000000F
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_DEF          (0x00000008)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_HSH          (0x04090A70)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_OFF             (13)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_WID             ( 5)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MSK             (0x0003E000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MIN             (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MAX             (31) // 0x0000001F
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_DEF             (0x00000011)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_HSH             (0x050D0A70)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_OFF             (18)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_WID             ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MSK             (0x00040000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MIN             (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MAX             (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_DEF             (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_HSH             (0x01120A70)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_OFF         (19)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_WID         ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MSK         (0x00080000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MIN         (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_DEF         (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_HSH         (0x01130A70)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_OFF                (20)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_WID                ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MSK                (0x00100000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MIN                (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MAX                (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_DEF                (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_HSH                (0x01140A70)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_OFF               (21)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_WID               ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MSK               (0x00200000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MIN               (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MAX               (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_DEF               (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_HSH               (0x01150A70)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnVttOdt_OFF                (22)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnVttOdt_WID                ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MSK                (0x00400000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MIN                (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MAX                (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnVttOdt_DEF                (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnVttOdt_HSH                (0x01160A70)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_OFF            (23)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_WID            ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MSK            (0x00800000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MIN            (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MAX            (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_DEF            (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_HSH            (0x01170A70)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_TxEqDis_OFF                 (24)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_TxEqDis_WID                 ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_TxEqDis_MSK                 (0x01000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_TxEqDis_MIN                 (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_TxEqDis_MAX                 (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_TxEqDis_DEF                 (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_TxEqDis_HSH                 (0x01180A70)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_OFF           (25)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_WID           ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MSK           (0x02000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MIN           (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MAX           (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_DEF           (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_HSH           (0x01190A70)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_Cben_OFF                    (26)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_Cben_WID                    ( 3)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_Cben_MSK                    (0x1C000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_Cben_MIN                    (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_Cben_MAX                    (7) // 0x00000007
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_Cben_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_Cben_HSH                    (0x031A0A70)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_OFF         (29)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_WID         ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MSK         (0x20000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MIN         (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_HSH         (0x011D0A70)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_OFF         (30)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_WID         ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MSK         (0x40000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MIN         (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_HSH         (0x011E0A70)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_OFF         (31)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_WID         ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MSK         (0x80000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MIN         (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MAX         (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_DEF         (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_HSH         (0x011F0A70)

#define DDRDATA5CH0_CR_DDRCRVREFCONTROL_REG                            (0x00000A74)

  #define DDRDATA5CH0_CR_DDRCRVREFCONTROL_VrefCtl_OFF                  ( 0)
  #define DDRDATA5CH0_CR_DDRCRVREFCONTROL_VrefCtl_WID                  (24)
  #define DDRDATA5CH0_CR_DDRCRVREFCONTROL_VrefCtl_MSK                  (0x00FFFFFF)
  #define DDRDATA5CH0_CR_DDRCRVREFCONTROL_VrefCtl_MIN                  (0)
  #define DDRDATA5CH0_CR_DDRCRVREFCONTROL_VrefCtl_MAX                  (16777215) // 0x00FFFFFF
  #define DDRDATA5CH0_CR_DDRCRVREFCONTROL_VrefCtl_DEF                  (0x000E453A)
  #define DDRDATA5CH0_CR_DDRCRVREFCONTROL_VrefCtl_HSH                  (0x18000A74)

  #define DDRDATA5CH0_CR_DDRCRVREFCONTROL_OutputCode_OFF               (24)
  #define DDRDATA5CH0_CR_DDRCRVREFCONTROL_OutputCode_WID               ( 8)
  #define DDRDATA5CH0_CR_DDRCRVREFCONTROL_OutputCode_MSK               (0xFF000000)
  #define DDRDATA5CH0_CR_DDRCRVREFCONTROL_OutputCode_MIN               (0)
  #define DDRDATA5CH0_CR_DDRCRVREFCONTROL_OutputCode_MAX               (255) // 0x000000FF
  #define DDRDATA5CH0_CR_DDRCRVREFCONTROL_OutputCode_DEF               (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVREFCONTROL_OutputCode_HSH               (0x08180A74)

#define DDRDATA5CH0_CR_DDRCRVSSHICONTROL_REG                           (0x00000A78)

  #define DDRDATA5CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_OFF                ( 0)
  #define DDRDATA5CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_WID                (25)
  #define DDRDATA5CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MSK                (0x01FFFFFF)
  #define DDRDATA5CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MIN                (0)
  #define DDRDATA5CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MAX                (33554431) // 0x01FFFFFF
  #define DDRDATA5CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_DEF                (0x014D8234)
  #define DDRDATA5CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_HSH                (0x19000A78)

  #define DDRDATA5CH0_CR_DDRCRVSSHICONTROL_OutputCode_OFF              (25)
  #define DDRDATA5CH0_CR_DDRCRVSSHICONTROL_OutputCode_WID              ( 7)
  #define DDRDATA5CH0_CR_DDRCRVSSHICONTROL_OutputCode_MSK              (0xFE000000)
  #define DDRDATA5CH0_CR_DDRCRVSSHICONTROL_OutputCode_MIN              (0)
  #define DDRDATA5CH0_CR_DDRCRVSSHICONTROL_OutputCode_MAX              (127) // 0x0000007F
  #define DDRDATA5CH0_CR_DDRCRVSSHICONTROL_OutputCode_DEF              (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVSSHICONTROL_OutputCode_HSH              (0x07190A78)

#define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_REG                        (0x00000A7C)

  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_OFF          ( 0)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_WID          ( 6)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MSK          (0x0000003F)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MIN          (-32)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MAX          (31) // 0x0000001F
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_DEF          (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_HSH          (0x86000A7C)

  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_OFF          ( 6)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_WID          ( 6)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MSK          (0x00000FC0)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MIN          (-32)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_DEF          (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_HSH          (0x86060A7C)

  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_OFF           (12)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_WID           ( 6)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MSK           (0x0003F000)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MIN           (-32)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MAX           (31) // 0x0000001F
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_DEF           (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_HSH           (0x860C0A7C)

  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_OFF          (18)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_WID          ( 6)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MSK          (0x00FC0000)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MIN          (-32)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_DEF          (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_HSH          (0x86120A7C)

  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_OFF           (24)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_WID           ( 7)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MSK           (0x7F000000)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MIN           (-64)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MAX           (63) // 0x0000003F
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_DEF           (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_HSH           (0x87180A7C)

  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_OFF                (31)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_WID                ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MSK                (0x80000000)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MIN                (0)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MAX                (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_DEF                (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_HSH                (0x011F0A7C)

#define DDRDATA5CH0_CR_DDRCRDATACONTROL0_REG                           (0x00000A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_OFF          ( 0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_WID          ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MSK          (0x00000001)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MIN          (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_DEF          (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_HSH          (0x01000A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_OFF          ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_WID          ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MSK          (0x00000002)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MIN          (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_DEF          (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_HSH          (0x01010A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_OFF          ( 2)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_WID          ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MSK          (0x00000004)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MIN          (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_DEF          (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_HSH          (0x01020A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_OFF    ( 3)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_WID    ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MSK    (0x00000008)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MIN    (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MAX    (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_DEF    (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_HSH    (0x01030A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxOn_OFF                    ( 4)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxOn_WID                    ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxOn_MSK                    (0x00000010)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxOn_MIN                    (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxOn_MAX                    (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxOn_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxOn_HSH                    (0x01040A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RfOn_OFF                    ( 5)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RfOn_WID                    ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RfOn_MSK                    (0x00000020)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RfOn_MIN                    (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RfOn_MAX                    (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RfOn_DEF                    (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RfOn_HSH                    (0x01050A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxPiOn_OFF                  ( 6)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxPiOn_WID                  ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxPiOn_MSK                  (0x00000040)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxPiOn_MIN                  (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxPiOn_DEF                  (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxPiOn_HSH                  (0x01060A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxPiOn_OFF                  ( 7)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxPiOn_WID                  ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxPiOn_MSK                  (0x00000080)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxPiOn_MIN                  (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxPiOn_DEF                  (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxPiOn_HSH                  (0x01070A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_OFF        ( 8)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_WID        ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MSK        (0x00000100)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MIN        (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_DEF        (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_HSH        (0x01080A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_OFF        ( 9)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_WID        ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MSK        (0x00000200)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MIN        (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_DEF        (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_HSH        (0x01090A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxDisable_OFF               (10)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxDisable_WID               ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxDisable_MSK               (0x00000400)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxDisable_MIN               (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxDisable_MAX               (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxDisable_DEF               (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxDisable_HSH               (0x010A0A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxDisable_OFF               (11)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxDisable_WID               ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxDisable_MSK               (0x00000800)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxDisable_MIN               (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxDisable_MAX               (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxDisable_DEF               (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxDisable_HSH               (0x010B0A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxLong_OFF                  (12)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxLong_WID                  ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxLong_MSK                  (0x00001000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxLong_MIN                  (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxLong_MAX                  (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxLong_DEF                  (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_TxLong_HSH                  (0x010C0A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_OFF               (13)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_WID               ( 2)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MSK               (0x00006000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MIN               (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MAX               (3) // 0x00000003
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_DEF               (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_HSH               (0x020D0A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxReadPointer_OFF           (15)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxReadPointer_WID           ( 3)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MSK           (0x00038000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MIN           (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MAX           (7) // 0x00000007
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxReadPointer_DEF           (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_RxReadPointer_HSH           (0x030F0A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_OFF              (18)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_WID              ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MSK              (0x00040000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MIN              (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MAX              (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_DEF              (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_HSH              (0x01120A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_OFF            (19)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_WID            ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MSK            (0x00080000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MIN            (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MAX            (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_DEF            (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_HSH            (0x01130A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ReadRFRd_OFF                (20)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ReadRFRd_WID                ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MSK                (0x00100000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MIN                (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MAX                (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ReadRFRd_DEF                (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ReadRFRd_HSH                (0x01140A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ReadRFWr_OFF                (21)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ReadRFWr_WID                ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MSK                (0x00200000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MIN                (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MAX                (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ReadRFWr_DEF                (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ReadRFWr_HSH                (0x01150A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ReadRFRank_OFF              (22)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ReadRFRank_WID              ( 2)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MSK              (0x00C00000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MIN              (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MAX              (3) // 0x00000003
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ReadRFRank_DEF              (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ReadRFRank_HSH              (0x02160A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_OFF              (24)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_WID              ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MSK              (0x01000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MIN              (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MAX              (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_DEF              (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_HSH              (0x01180A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_OdtSampOff_OFF              (25)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_OdtSampOff_WID              ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MSK              (0x02000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MIN              (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MAX              (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_OdtSampOff_DEF              (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_OdtSampOff_HSH              (0x01190A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_OFF        (26)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_WID        ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MSK        (0x04000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MIN        (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MAX        (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_DEF        (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_HSH        (0x011A0A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_OFF         (27)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_WID         ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MSK         (0x08000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MIN         (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MAX         (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_DEF         (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_HSH         (0x011B0A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_OFF              (28)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_WID              ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MSK              (0x10000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MIN              (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MAX              (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_DEF              (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_HSH              (0x011C0A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_OFF          (29)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_WID          ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MSK          (0x20000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MIN          (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MAX          (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_DEF          (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_HSH          (0x011D0A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_OFF         (30)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_WID         ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MSK         (0x40000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MIN         (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MAX         (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_DEF         (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_HSH         (0x011E0A80)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_OFF            (31)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_WID            ( 1)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MSK            (0x80000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MIN            (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MAX            (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_DEF            (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_HSH            (0x011F0A80)

#define DDRDATA5CH0_CR_DDRCRVREFADJUST1_REG                            (0x00000A84)

  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_OFF                ( 0)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_WID                ( 7)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MSK                (0x0000007F)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MIN                (-64)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MAX                (63) // 0x0000003F
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_DEF                (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_HSH                (0x87000A84)

  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_OFF               ( 7)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_WID               ( 7)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MSK               (0x00003F80)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MIN               (-64)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_DEF               (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_HSH               (0x87070A84)

  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_OFF               (14)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_WID               ( 7)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MSK               (0x001FC000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MIN               (-64)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_DEF               (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_HSH               (0x870E0A84)

  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_OFF             (21)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_WID             ( 1)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MSK             (0x00200000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MIN             (0)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MAX             (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_DEF             (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_HSH             (0x01150A84)

  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_OFF            (22)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_WID            ( 1)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MSK            (0x00400000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MIN            (0)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MAX            (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_DEF            (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_HSH            (0x01160A84)

  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_OFF            (23)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_WID            ( 1)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MSK            (0x00800000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MIN            (0)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MAX            (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_DEF            (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_HSH            (0x01170A84)

  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_OFF             (24)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_WID             ( 2)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MSK             (0x03000000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MIN             (0)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MAX             (3) // 0x00000003
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_DEF             (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_HSH             (0x02180A84)

  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_OFF            (26)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_WID            ( 1)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MSK            (0x04000000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MIN            (0)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MAX            (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_DEF            (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_HSH            (0x011A0A84)

  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_Rsvd_OFF                     (27)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_Rsvd_WID                     ( 2)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_Rsvd_MSK                     (0x18000000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_Rsvd_MIN                     (0)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_Rsvd_MAX                     (3) // 0x00000003
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_Rsvd_DEF                     (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_Rsvd_HSH                     (0x021B0A84)

  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_caSlowBW_OFF                 (29)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_caSlowBW_WID                 ( 1)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_caSlowBW_MSK                 (0x20000000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_caSlowBW_MIN                 (0)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_caSlowBW_MAX                 (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_caSlowBW_DEF                 (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_caSlowBW_HSH                 (0x011D0A84)

  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_OFF                (30)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_WID                ( 1)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MSK                (0x40000000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MIN                (0)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_DEF                (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_HSH                (0x011E0A84)

  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_OFF                (31)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_WID                ( 1)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MSK                (0x80000000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MIN                (0)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_DEF                (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_HSH                (0x011F0A84)

#define DDRDATA5CH0_CR_DDRCRDATACONTROL3_REG                           (0x00000A88)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_OFF        ( 0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_WID        ( 3)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MSK        (0x00000007)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MIN        (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MAX        (7) // 0x00000007
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_DEF        (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_HSH        (0x03000A88)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_OFF        ( 3)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_WID        ( 3)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MSK        (0x00000038)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MIN        (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MAX        (7) // 0x00000007
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_DEF        (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_HSH        (0x03030A88)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_OFF        ( 6)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_WID        ( 3)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MSK        (0x000001C0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MIN        (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MAX        (7) // 0x00000007
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_DEF        (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_HSH        (0x03060A88)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_OFF        ( 9)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_WID        ( 3)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MSK        (0x00000E00)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MIN        (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MAX        (7) // 0x00000007
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_DEF        (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_HSH        (0x03090A88)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_OFF        (12)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_WID        ( 3)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MSK        (0x00007000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MIN        (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MAX        (7) // 0x00000007
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_DEF        (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_HSH        (0x030C0A88)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_OFF        (15)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_WID        ( 3)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MSK        (0x00038000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MIN        (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MAX        (7) // 0x00000007
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_DEF        (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_HSH        (0x030F0A88)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_OFF        (18)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_WID        ( 3)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MSK        (0x001C0000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MIN        (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MAX        (7) // 0x00000007
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_DEF        (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_HSH        (0x03120A88)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_OFF        (21)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_WID        ( 3)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MSK        (0x00E00000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MIN        (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MAX        (7) // 0x00000007
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_DEF        (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_HSH        (0x03150A88)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_OFF                (24)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_WID                ( 3)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MSK                (0x07000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MIN                (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MAX                (7) // 0x00000007
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_DEF                (0x00000003)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_HSH                (0x03180A88)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_OFF             (27)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_WID             ( 3)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MSK             (0x38000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MIN             (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MAX             (7) // 0x00000007
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_DEF             (0x00000003)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_HSH             (0x031B0A88)

  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_OFF                (30)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_WID                ( 2)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MSK                (0xC0000000)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MIN                (0)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MAX                (3) // 0x00000003
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_DEF                (0x00000001)
  #define DDRDATA5CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_HSH                (0x021E0A88)

#define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_REG                          (0x00000A8C)

  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Target_OFF                 ( 0)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Target_WID                 ( 4)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Target_MSK                 (0x0000000F)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Target_MIN                 (0)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Target_MAX                 (15) // 0x0000000F
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Target_DEF                 (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Target_HSH                 (0x04000A8C)

  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Panic_OFF                  ( 4)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Panic_WID                  ( 5)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Panic_MSK                  (0x000001F0)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Panic_MIN                  (0)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Panic_MAX                  (31) // 0x0000001F
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Panic_DEF                  (0x00000010)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Panic_HSH                  (0x05040A8C)

  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_OFF            ( 9)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_WID            ( 2)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MSK            (0x00000600)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MIN            (0)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MAX            (3) // 0x00000003
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_DEF            (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_HSH            (0x02090A8C)

  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_OFF         (11)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_WID         ( 1)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MSK         (0x00000800)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MIN         (0)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_DEF         (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_HSH         (0x010B0A8C)

  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_OFF             (12)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_WID             ( 1)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MSK             (0x00001000)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MIN             (0)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MAX             (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_DEF             (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_HSH             (0x010C0A8C)

  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_OFF            (13)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_WID            ( 3)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MSK            (0x0000E000)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MIN            (0)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MAX            (7) // 0x00000007
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_DEF            (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_HSH            (0x030D0A8C)

  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_OFF      (16)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_WID      ( 1)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MSK      (0x00010000)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MIN      (0)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MAX      (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_DEF      (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_HSH      (0x01100A8C)

  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Spares_OFF                 (17)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Spares_WID                 ( 8)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Spares_MSK                 (0x01FE0000)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Spares_MIN                 (0)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Spares_MAX                 (255) // 0x000000FF
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Spares_DEF                 (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Spares_HSH                 (0x08110A8C)

  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_OFF             (25)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_WID             ( 1)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MSK             (0x02000000)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MIN             (0)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MAX             (1) // 0x00000001
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_DEF             (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_HSH             (0x01190A8C)

  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_OFF         (26)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_WID         ( 6)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MSK         (0xFC000000)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MIN         (0)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MAX         (63) // 0x0000003F
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_DEF         (0x00000000)
  #define DDRDATA5CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_HSH         (0x061A0A8C)

#define DDRDATA5CH1_CR_RXTRAINRANK0_REG                                (0x00000B00)

  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxRcvEnPi_MIN                    (0)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxRcvEnPi_HSH                    (0x09000B00)

  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxDqsPPi_WID                     ( 6)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxDqsPPi_MIN                     (0)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxDqsPPi_HSH                     (0x06090B00)

  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxEq_OFF                         (15)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxEq_WID                         ( 5)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxEq_MSK                         (0x000F8000)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxEq_MIN                         (0)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxEq_DEF                         (0x00000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxEq_HSH                         (0x050F0B00)

  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxDqsNPi_OFF                     (20)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxDqsNPi_WID                     ( 6)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxDqsNPi_MIN                     (0)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxDqsNPi_HSH                     (0x06140B00)

  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxVref_OFF                       (26)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxVref_WID                       ( 6)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxVref_MSK                       (0xFC000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxVref_MIN                       (-32)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxVref_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK0_RxVref_HSH                       (0x861A0B00)

#define DDRDATA5CH1_CR_RXTRAINRANK1_REG                                (0x00000B04)

  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxRcvEnPi_MIN                    (0)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxRcvEnPi_HSH                    (0x09000B04)

  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxDqsPPi_WID                     ( 6)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxDqsPPi_MIN                     (0)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxDqsPPi_HSH                     (0x06090B04)

  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxEq_OFF                         (15)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxEq_WID                         ( 5)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxEq_MSK                         (0x000F8000)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxEq_MIN                         (0)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxEq_DEF                         (0x00000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxEq_HSH                         (0x050F0B04)

  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxDqsNPi_OFF                     (20)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxDqsNPi_WID                     ( 6)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxDqsNPi_MIN                     (0)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxDqsNPi_HSH                     (0x06140B04)

  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxVref_OFF                       (26)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxVref_WID                       ( 6)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxVref_MSK                       (0xFC000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxVref_MIN                       (-32)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxVref_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK1_RxVref_HSH                       (0x861A0B04)

#define DDRDATA5CH1_CR_RXTRAINRANK2_REG                                (0x00000B08)

  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxRcvEnPi_MIN                    (0)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxRcvEnPi_HSH                    (0x09000B08)

  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxDqsPPi_WID                     ( 6)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxDqsPPi_MIN                     (0)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxDqsPPi_HSH                     (0x06090B08)

  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxEq_OFF                         (15)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxEq_WID                         ( 5)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxEq_MSK                         (0x000F8000)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxEq_MIN                         (0)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxEq_DEF                         (0x00000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxEq_HSH                         (0x050F0B08)

  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxDqsNPi_OFF                     (20)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxDqsNPi_WID                     ( 6)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxDqsNPi_MIN                     (0)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxDqsNPi_HSH                     (0x06140B08)

  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxVref_OFF                       (26)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxVref_WID                       ( 6)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxVref_MSK                       (0xFC000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxVref_MIN                       (-32)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxVref_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK2_RxVref_HSH                       (0x861A0B08)

#define DDRDATA5CH1_CR_RXTRAINRANK3_REG                                (0x00000B0C)

  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxRcvEnPi_MIN                    (0)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxRcvEnPi_HSH                    (0x09000B0C)

  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxDqsPPi_WID                     ( 6)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxDqsPPi_MIN                     (0)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxDqsPPi_HSH                     (0x06090B0C)

  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxEq_OFF                         (15)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxEq_WID                         ( 5)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxEq_MSK                         (0x000F8000)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxEq_MIN                         (0)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxEq_DEF                         (0x00000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxEq_HSH                         (0x050F0B0C)

  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxDqsNPi_OFF                     (20)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxDqsNPi_WID                     ( 6)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxDqsNPi_MIN                     (0)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxDqsNPi_HSH                     (0x06140B0C)

  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxVref_OFF                       (26)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxVref_WID                       ( 6)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxVref_MSK                       (0xFC000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxVref_MIN                       (-32)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxVref_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXTRAINRANK3_RxVref_HSH                       (0x861A0B0C)

#define DDRDATA5CH1_CR_RXPERBITRANK0_REG                               (0x00000B10)

  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane0_HSH                       (0x04000B10)

  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane1_HSH                       (0x04040B10)

  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane2_HSH                       (0x04080B10)

  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane3_HSH                       (0x040C0B10)

  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane4_HSH                       (0x04100B10)

  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane5_HSH                       (0x04140B10)

  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane6_HSH                       (0x04180B10)

  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK0_Lane7_HSH                       (0x041C0B10)

#define DDRDATA5CH1_CR_RXPERBITRANK1_REG                               (0x00000B14)

  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane0_HSH                       (0x04000B14)

  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane1_HSH                       (0x04040B14)

  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane2_HSH                       (0x04080B14)

  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane3_HSH                       (0x040C0B14)

  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane4_HSH                       (0x04100B14)

  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane5_HSH                       (0x04140B14)

  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane6_HSH                       (0x04180B14)

  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK1_Lane7_HSH                       (0x041C0B14)

#define DDRDATA5CH1_CR_RXPERBITRANK2_REG                               (0x00000B18)

  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane0_HSH                       (0x04000B18)

  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane1_HSH                       (0x04040B18)

  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane2_HSH                       (0x04080B18)

  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane3_HSH                       (0x040C0B18)

  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane4_HSH                       (0x04100B18)

  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane5_HSH                       (0x04140B18)

  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane6_HSH                       (0x04180B18)

  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK2_Lane7_HSH                       (0x041C0B18)

#define DDRDATA5CH1_CR_RXPERBITRANK3_REG                               (0x00000B1C)

  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane0_HSH                       (0x04000B1C)

  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane1_HSH                       (0x04040B1C)

  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane2_HSH                       (0x04080B1C)

  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane3_HSH                       (0x040C0B1C)

  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane4_HSH                       (0x04100B1C)

  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane5_HSH                       (0x04140B1C)

  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane6_HSH                       (0x04180B1C)

  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_RXPERBITRANK3_Lane7_HSH                       (0x041C0B1C)

#define DDRDATA5CH1_CR_TXTRAINRANK0_REG                                (0x00000B20)

  #define DDRDATA5CH1_CR_TXTRAINRANK0_TxDqDelay_OFF                    ( 0)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_TxDqDelay_WID                    ( 9)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_TxDqDelay_MIN                    (0)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA5CH1_CR_TXTRAINRANK0_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_TxDqDelay_HSH                    (0x09000B20)

  #define DDRDATA5CH1_CR_TXTRAINRANK0_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_TxDqsDelay_WID                   ( 9)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_TxDqsDelay_MIN                   (0)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA5CH1_CR_TXTRAINRANK0_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_TxDqsDelay_HSH                   (0x09090B20)

  #define DDRDATA5CH1_CR_TXTRAINRANK0_Spare0_OFF                       (18)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_Spare0_WID                       ( 2)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_Spare0_MSK                       (0x000C0000)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_Spare0_MIN                       (0)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA5CH1_CR_TXTRAINRANK0_Spare0_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_Spare0_HSH                       (0x02120B20)

  #define DDRDATA5CH1_CR_TXTRAINRANK0_TxEqualization_OFF               (20)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_TxEqualization_WID               ( 6)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_TxEqualization_MIN               (0)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA5CH1_CR_TXTRAINRANK0_TxEqualization_DEF               (0x00000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_TxEqualization_HSH               (0x06140B20)

  #define DDRDATA5CH1_CR_TXTRAINRANK0_Spare1_OFF                       (26)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_Spare1_WID                       ( 6)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_Spare1_MSK                       (0xFC000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_Spare1_MIN                       (0)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA5CH1_CR_TXTRAINRANK0_Spare1_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK0_Spare1_HSH                       (0x061A0B20)

#define DDRDATA5CH1_CR_TXTRAINRANK1_REG                                (0x00000B24)

  #define DDRDATA5CH1_CR_TXTRAINRANK1_TxDqDelay_OFF                    ( 0)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_TxDqDelay_WID                    ( 9)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_TxDqDelay_MIN                    (0)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA5CH1_CR_TXTRAINRANK1_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_TxDqDelay_HSH                    (0x09000B24)

  #define DDRDATA5CH1_CR_TXTRAINRANK1_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_TxDqsDelay_WID                   ( 9)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_TxDqsDelay_MIN                   (0)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA5CH1_CR_TXTRAINRANK1_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_TxDqsDelay_HSH                   (0x09090B24)

  #define DDRDATA5CH1_CR_TXTRAINRANK1_Spare0_OFF                       (18)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_Spare0_WID                       ( 2)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_Spare0_MSK                       (0x000C0000)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_Spare0_MIN                       (0)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA5CH1_CR_TXTRAINRANK1_Spare0_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_Spare0_HSH                       (0x02120B24)

  #define DDRDATA5CH1_CR_TXTRAINRANK1_TxEqualization_OFF               (20)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_TxEqualization_WID               ( 6)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_TxEqualization_MIN               (0)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA5CH1_CR_TXTRAINRANK1_TxEqualization_DEF               (0x00000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_TxEqualization_HSH               (0x06140B24)

  #define DDRDATA5CH1_CR_TXTRAINRANK1_Spare1_OFF                       (26)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_Spare1_WID                       ( 6)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_Spare1_MSK                       (0xFC000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_Spare1_MIN                       (0)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA5CH1_CR_TXTRAINRANK1_Spare1_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK1_Spare1_HSH                       (0x061A0B24)

#define DDRDATA5CH1_CR_TXTRAINRANK2_REG                                (0x00000B28)

  #define DDRDATA5CH1_CR_TXTRAINRANK2_TxDqDelay_OFF                    ( 0)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_TxDqDelay_WID                    ( 9)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_TxDqDelay_MIN                    (0)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA5CH1_CR_TXTRAINRANK2_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_TxDqDelay_HSH                    (0x09000B28)

  #define DDRDATA5CH1_CR_TXTRAINRANK2_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_TxDqsDelay_WID                   ( 9)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_TxDqsDelay_MIN                   (0)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA5CH1_CR_TXTRAINRANK2_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_TxDqsDelay_HSH                   (0x09090B28)

  #define DDRDATA5CH1_CR_TXTRAINRANK2_Spare0_OFF                       (18)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_Spare0_WID                       ( 2)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_Spare0_MSK                       (0x000C0000)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_Spare0_MIN                       (0)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA5CH1_CR_TXTRAINRANK2_Spare0_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_Spare0_HSH                       (0x02120B28)

  #define DDRDATA5CH1_CR_TXTRAINRANK2_TxEqualization_OFF               (20)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_TxEqualization_WID               ( 6)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_TxEqualization_MIN               (0)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA5CH1_CR_TXTRAINRANK2_TxEqualization_DEF               (0x00000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_TxEqualization_HSH               (0x06140B28)

  #define DDRDATA5CH1_CR_TXTRAINRANK2_Spare1_OFF                       (26)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_Spare1_WID                       ( 6)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_Spare1_MSK                       (0xFC000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_Spare1_MIN                       (0)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA5CH1_CR_TXTRAINRANK2_Spare1_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK2_Spare1_HSH                       (0x061A0B28)

#define DDRDATA5CH1_CR_TXTRAINRANK3_REG                                (0x00000B2C)

  #define DDRDATA5CH1_CR_TXTRAINRANK3_TxDqDelay_OFF                    ( 0)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_TxDqDelay_WID                    ( 9)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_TxDqDelay_MIN                    (0)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA5CH1_CR_TXTRAINRANK3_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_TxDqDelay_HSH                    (0x09000B2C)

  #define DDRDATA5CH1_CR_TXTRAINRANK3_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_TxDqsDelay_WID                   ( 9)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_TxDqsDelay_MIN                   (0)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA5CH1_CR_TXTRAINRANK3_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_TxDqsDelay_HSH                   (0x09090B2C)

  #define DDRDATA5CH1_CR_TXTRAINRANK3_Spare0_OFF                       (18)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_Spare0_WID                       ( 2)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_Spare0_MSK                       (0x000C0000)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_Spare0_MIN                       (0)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA5CH1_CR_TXTRAINRANK3_Spare0_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_Spare0_HSH                       (0x02120B2C)

  #define DDRDATA5CH1_CR_TXTRAINRANK3_TxEqualization_OFF               (20)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_TxEqualization_WID               ( 6)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_TxEqualization_MIN               (0)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA5CH1_CR_TXTRAINRANK3_TxEqualization_DEF               (0x00000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_TxEqualization_HSH               (0x06140B2C)

  #define DDRDATA5CH1_CR_TXTRAINRANK3_Spare1_OFF                       (26)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_Spare1_WID                       ( 6)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_Spare1_MSK                       (0xFC000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_Spare1_MIN                       (0)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA5CH1_CR_TXTRAINRANK3_Spare1_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXTRAINRANK3_Spare1_HSH                       (0x061A0B2C)

#define DDRDATA5CH1_CR_TXPERBITRANK0_REG                               (0x00000B30)

  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane0_HSH                       (0x04000B30)

  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane1_HSH                       (0x04040B30)

  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane2_HSH                       (0x04080B30)

  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane3_HSH                       (0x040C0B30)

  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane4_HSH                       (0x04100B30)

  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane5_HSH                       (0x04140B30)

  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane6_HSH                       (0x04180B30)

  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK0_Lane7_HSH                       (0x041C0B30)

#define DDRDATA5CH1_CR_TXPERBITRANK1_REG                               (0x00000B34)

  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane0_HSH                       (0x04000B34)

  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane1_HSH                       (0x04040B34)

  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane2_HSH                       (0x04080B34)

  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane3_HSH                       (0x040C0B34)

  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane4_HSH                       (0x04100B34)

  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane5_HSH                       (0x04140B34)

  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane6_HSH                       (0x04180B34)

  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK1_Lane7_HSH                       (0x041C0B34)

#define DDRDATA5CH1_CR_TXPERBITRANK2_REG                               (0x00000B38)

  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane0_HSH                       (0x04000B38)

  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane1_HSH                       (0x04040B38)

  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane2_HSH                       (0x04080B38)

  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane3_HSH                       (0x040C0B38)

  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane4_HSH                       (0x04100B38)

  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane5_HSH                       (0x04140B38)

  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane6_HSH                       (0x04180B38)

  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK2_Lane7_HSH                       (0x041C0B38)

#define DDRDATA5CH1_CR_TXPERBITRANK3_REG                               (0x00000B3C)

  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane0_HSH                       (0x04000B3C)

  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane1_HSH                       (0x04040B3C)

  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane2_HSH                       (0x04080B3C)

  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane3_HSH                       (0x040C0B3C)

  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane4_HSH                       (0x04100B3C)

  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane5_HSH                       (0x04140B3C)

  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane6_HSH                       (0x04180B3C)

  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA5CH1_CR_TXPERBITRANK3_Lane7_HSH                       (0x041C0B3C)

#define DDRDATA5CH1_CR_RCOMPDATA0_REG                                  (0x00000B40)

  #define DDRDATA5CH1_CR_RCOMPDATA0_RcompDrvUp_OFF                     ( 0)
  #define DDRDATA5CH1_CR_RCOMPDATA0_RcompDrvUp_WID                     ( 6)
  #define DDRDATA5CH1_CR_RCOMPDATA0_RcompDrvUp_MSK                     (0x0000003F)
  #define DDRDATA5CH1_CR_RCOMPDATA0_RcompDrvUp_MIN                     (0)
  #define DDRDATA5CH1_CR_RCOMPDATA0_RcompDrvUp_MAX                     (63) // 0x0000003F
  #define DDRDATA5CH1_CR_RCOMPDATA0_RcompDrvUp_DEF                     (0x00000000)
  #define DDRDATA5CH1_CR_RCOMPDATA0_RcompDrvUp_HSH                     (0x06000B40)

  #define DDRDATA5CH1_CR_RCOMPDATA0_Rsvd_OFF                           ( 6)
  #define DDRDATA5CH1_CR_RCOMPDATA0_Rsvd_WID                           ( 3)
  #define DDRDATA5CH1_CR_RCOMPDATA0_Rsvd_MSK                           (0x000001C0)
  #define DDRDATA5CH1_CR_RCOMPDATA0_Rsvd_MIN                           (0)
  #define DDRDATA5CH1_CR_RCOMPDATA0_Rsvd_MAX                           (7) // 0x00000007
  #define DDRDATA5CH1_CR_RCOMPDATA0_Rsvd_DEF                           (0x00000000)
  #define DDRDATA5CH1_CR_RCOMPDATA0_Rsvd_HSH                           (0x03060B40)

  #define DDRDATA5CH1_CR_RCOMPDATA0_RcompDrvDown_OFF                   ( 9)
  #define DDRDATA5CH1_CR_RCOMPDATA0_RcompDrvDown_WID                   ( 6)
  #define DDRDATA5CH1_CR_RCOMPDATA0_RcompDrvDown_MSK                   (0x00007E00)
  #define DDRDATA5CH1_CR_RCOMPDATA0_RcompDrvDown_MIN                   (0)
  #define DDRDATA5CH1_CR_RCOMPDATA0_RcompDrvDown_MAX                   (63) // 0x0000003F
  #define DDRDATA5CH1_CR_RCOMPDATA0_RcompDrvDown_DEF                   (0x00000000)
  #define DDRDATA5CH1_CR_RCOMPDATA0_RcompDrvDown_HSH                   (0x06090B40)

  #define DDRDATA5CH1_CR_RCOMPDATA0_VTComp_OFF                         (15)
  #define DDRDATA5CH1_CR_RCOMPDATA0_VTComp_WID                         ( 5)
  #define DDRDATA5CH1_CR_RCOMPDATA0_VTComp_MSK                         (0x000F8000)
  #define DDRDATA5CH1_CR_RCOMPDATA0_VTComp_MIN                         (0)
  #define DDRDATA5CH1_CR_RCOMPDATA0_VTComp_MAX                         (31) // 0x0000001F
  #define DDRDATA5CH1_CR_RCOMPDATA0_VTComp_DEF                         (0x00000000)
  #define DDRDATA5CH1_CR_RCOMPDATA0_VTComp_HSH                         (0x050F0B40)

  #define DDRDATA5CH1_CR_RCOMPDATA0_SlewRateComp_OFF                   (20)
  #define DDRDATA5CH1_CR_RCOMPDATA0_SlewRateComp_WID                   ( 5)
  #define DDRDATA5CH1_CR_RCOMPDATA0_SlewRateComp_MSK                   (0x01F00000)
  #define DDRDATA5CH1_CR_RCOMPDATA0_SlewRateComp_MIN                   (0)
  #define DDRDATA5CH1_CR_RCOMPDATA0_SlewRateComp_MAX                   (31) // 0x0000001F
  #define DDRDATA5CH1_CR_RCOMPDATA0_SlewRateComp_DEF                   (0x00000000)
  #define DDRDATA5CH1_CR_RCOMPDATA0_SlewRateComp_HSH                   (0x05140B40)

  #define DDRDATA5CH1_CR_RCOMPDATA0_Spare0_OFF                         (25)
  #define DDRDATA5CH1_CR_RCOMPDATA0_Spare0_WID                         ( 1)
  #define DDRDATA5CH1_CR_RCOMPDATA0_Spare0_MSK                         (0x02000000)
  #define DDRDATA5CH1_CR_RCOMPDATA0_Spare0_MIN                         (0)
  #define DDRDATA5CH1_CR_RCOMPDATA0_Spare0_MAX                         (1) // 0x00000001
  #define DDRDATA5CH1_CR_RCOMPDATA0_Spare0_DEF                         (0x00000000)
  #define DDRDATA5CH1_CR_RCOMPDATA0_Spare0_HSH                         (0x01190B40)

  #define DDRDATA5CH1_CR_RCOMPDATA0_TcoComp_OFF                        (26)
  #define DDRDATA5CH1_CR_RCOMPDATA0_TcoComp_WID                        ( 6)
  #define DDRDATA5CH1_CR_RCOMPDATA0_TcoComp_MSK                        (0xFC000000)
  #define DDRDATA5CH1_CR_RCOMPDATA0_TcoComp_MIN                        (0)
  #define DDRDATA5CH1_CR_RCOMPDATA0_TcoComp_MAX                        (63) // 0x0000003F
  #define DDRDATA5CH1_CR_RCOMPDATA0_TcoComp_DEF                        (0x00000000)
  #define DDRDATA5CH1_CR_RCOMPDATA0_TcoComp_HSH                        (0x061A0B40)

#define DDRDATA5CH1_CR_RCOMPDATA1_REG                                  (0x00000B44)

  #define DDRDATA5CH1_CR_RCOMPDATA1_RcompOdtUp_OFF                     ( 0)
  #define DDRDATA5CH1_CR_RCOMPDATA1_RcompOdtUp_WID                     ( 6)
  #define DDRDATA5CH1_CR_RCOMPDATA1_RcompOdtUp_MSK                     (0x0000003F)
  #define DDRDATA5CH1_CR_RCOMPDATA1_RcompOdtUp_MIN                     (0)
  #define DDRDATA5CH1_CR_RCOMPDATA1_RcompOdtUp_MAX                     (63) // 0x0000003F
  #define DDRDATA5CH1_CR_RCOMPDATA1_RcompOdtUp_DEF                     (0x00000000)
  #define DDRDATA5CH1_CR_RCOMPDATA1_RcompOdtUp_HSH                     (0x06000B44)

  #define DDRDATA5CH1_CR_RCOMPDATA1_PanicDrvDn_OFF                     ( 6)
  #define DDRDATA5CH1_CR_RCOMPDATA1_PanicDrvDn_WID                     (10)
  #define DDRDATA5CH1_CR_RCOMPDATA1_PanicDrvDn_MSK                     (0x0000FFC0)
  #define DDRDATA5CH1_CR_RCOMPDATA1_PanicDrvDn_MIN                     (0)
  #define DDRDATA5CH1_CR_RCOMPDATA1_PanicDrvDn_MAX                     (1023) // 0x000003FF
  #define DDRDATA5CH1_CR_RCOMPDATA1_PanicDrvDn_DEF                     (0x00000000)
  #define DDRDATA5CH1_CR_RCOMPDATA1_PanicDrvDn_HSH                     (0x0A060B44)

  #define DDRDATA5CH1_CR_RCOMPDATA1_PanicDrvUp_OFF                     (16)
  #define DDRDATA5CH1_CR_RCOMPDATA1_PanicDrvUp_WID                     (10)
  #define DDRDATA5CH1_CR_RCOMPDATA1_PanicDrvUp_MSK                     (0x03FF0000)
  #define DDRDATA5CH1_CR_RCOMPDATA1_PanicDrvUp_MIN                     (0)
  #define DDRDATA5CH1_CR_RCOMPDATA1_PanicDrvUp_MAX                     (1023) // 0x000003FF
  #define DDRDATA5CH1_CR_RCOMPDATA1_PanicDrvUp_DEF                     (0x00000000)
  #define DDRDATA5CH1_CR_RCOMPDATA1_PanicDrvUp_HSH                     (0x0A100B44)

  #define DDRDATA5CH1_CR_RCOMPDATA1_RcompOdtDown_OFF                   (26)
  #define DDRDATA5CH1_CR_RCOMPDATA1_RcompOdtDown_WID                   ( 6)
  #define DDRDATA5CH1_CR_RCOMPDATA1_RcompOdtDown_MSK                   (0xFC000000)
  #define DDRDATA5CH1_CR_RCOMPDATA1_RcompOdtDown_MIN                   (0)
  #define DDRDATA5CH1_CR_RCOMPDATA1_RcompOdtDown_MAX                   (63) // 0x0000003F
  #define DDRDATA5CH1_CR_RCOMPDATA1_RcompOdtDown_DEF                   (0x00000000)
  #define DDRDATA5CH1_CR_RCOMPDATA1_RcompOdtDown_HSH                   (0x061A0B44)

#define DDRDATA5CH1_CR_TXXTALK_REG                                     (0x00000B48)

  #define DDRDATA5CH1_CR_TXXTALK_Lane0_OFF                             ( 0)
  #define DDRDATA5CH1_CR_TXXTALK_Lane0_WID                             ( 4)
  #define DDRDATA5CH1_CR_TXXTALK_Lane0_MSK                             (0x0000000F)
  #define DDRDATA5CH1_CR_TXXTALK_Lane0_MIN                             (-8)
  #define DDRDATA5CH1_CR_TXXTALK_Lane0_MAX                             (7) // 0x00000007
  #define DDRDATA5CH1_CR_TXXTALK_Lane0_DEF                             (0x00000000)
  #define DDRDATA5CH1_CR_TXXTALK_Lane0_HSH                             (0x84000B48)

  #define DDRDATA5CH1_CR_TXXTALK_Lane1_OFF                             ( 4)
  #define DDRDATA5CH1_CR_TXXTALK_Lane1_WID                             ( 4)
  #define DDRDATA5CH1_CR_TXXTALK_Lane1_MSK                             (0x000000F0)
  #define DDRDATA5CH1_CR_TXXTALK_Lane1_MIN                             (-8)
  #define DDRDATA5CH1_CR_TXXTALK_Lane1_MAX                             (7) // 0x00000007
  #define DDRDATA5CH1_CR_TXXTALK_Lane1_DEF                             (0x00000000)
  #define DDRDATA5CH1_CR_TXXTALK_Lane1_HSH                             (0x84040B48)

  #define DDRDATA5CH1_CR_TXXTALK_Lane2_OFF                             ( 8)
  #define DDRDATA5CH1_CR_TXXTALK_Lane2_WID                             ( 4)
  #define DDRDATA5CH1_CR_TXXTALK_Lane2_MSK                             (0x00000F00)
  #define DDRDATA5CH1_CR_TXXTALK_Lane2_MIN                             (-8)
  #define DDRDATA5CH1_CR_TXXTALK_Lane2_MAX                             (7) // 0x00000007
  #define DDRDATA5CH1_CR_TXXTALK_Lane2_DEF                             (0x00000000)
  #define DDRDATA5CH1_CR_TXXTALK_Lane2_HSH                             (0x84080B48)

  #define DDRDATA5CH1_CR_TXXTALK_Lane3_OFF                             (12)
  #define DDRDATA5CH1_CR_TXXTALK_Lane3_WID                             ( 4)
  #define DDRDATA5CH1_CR_TXXTALK_Lane3_MSK                             (0x0000F000)
  #define DDRDATA5CH1_CR_TXXTALK_Lane3_MIN                             (-8)
  #define DDRDATA5CH1_CR_TXXTALK_Lane3_MAX                             (7) // 0x00000007
  #define DDRDATA5CH1_CR_TXXTALK_Lane3_DEF                             (0x00000000)
  #define DDRDATA5CH1_CR_TXXTALK_Lane3_HSH                             (0x840C0B48)

  #define DDRDATA5CH1_CR_TXXTALK_Lane4_OFF                             (16)
  #define DDRDATA5CH1_CR_TXXTALK_Lane4_WID                             ( 4)
  #define DDRDATA5CH1_CR_TXXTALK_Lane4_MSK                             (0x000F0000)
  #define DDRDATA5CH1_CR_TXXTALK_Lane4_MIN                             (-8)
  #define DDRDATA5CH1_CR_TXXTALK_Lane4_MAX                             (7) // 0x00000007
  #define DDRDATA5CH1_CR_TXXTALK_Lane4_DEF                             (0x00000000)
  #define DDRDATA5CH1_CR_TXXTALK_Lane4_HSH                             (0x84100B48)

  #define DDRDATA5CH1_CR_TXXTALK_Lane5_OFF                             (20)
  #define DDRDATA5CH1_CR_TXXTALK_Lane5_WID                             ( 4)
  #define DDRDATA5CH1_CR_TXXTALK_Lane5_MSK                             (0x00F00000)
  #define DDRDATA5CH1_CR_TXXTALK_Lane5_MIN                             (-8)
  #define DDRDATA5CH1_CR_TXXTALK_Lane5_MAX                             (7) // 0x00000007
  #define DDRDATA5CH1_CR_TXXTALK_Lane5_DEF                             (0x00000000)
  #define DDRDATA5CH1_CR_TXXTALK_Lane5_HSH                             (0x84140B48)

  #define DDRDATA5CH1_CR_TXXTALK_Lane6_OFF                             (24)
  #define DDRDATA5CH1_CR_TXXTALK_Lane6_WID                             ( 4)
  #define DDRDATA5CH1_CR_TXXTALK_Lane6_MSK                             (0x0F000000)
  #define DDRDATA5CH1_CR_TXXTALK_Lane6_MIN                             (-8)
  #define DDRDATA5CH1_CR_TXXTALK_Lane6_MAX                             (7) // 0x00000007
  #define DDRDATA5CH1_CR_TXXTALK_Lane6_DEF                             (0x00000000)
  #define DDRDATA5CH1_CR_TXXTALK_Lane6_HSH                             (0x84180B48)

  #define DDRDATA5CH1_CR_TXXTALK_Lane7_OFF                             (28)
  #define DDRDATA5CH1_CR_TXXTALK_Lane7_WID                             ( 4)
  #define DDRDATA5CH1_CR_TXXTALK_Lane7_MSK                             (0xF0000000)
  #define DDRDATA5CH1_CR_TXXTALK_Lane7_MIN                             (-8)
  #define DDRDATA5CH1_CR_TXXTALK_Lane7_MAX                             (7) // 0x00000007
  #define DDRDATA5CH1_CR_TXXTALK_Lane7_DEF                             (0x00000000)
  #define DDRDATA5CH1_CR_TXXTALK_Lane7_HSH                             (0x841C0B48)

#define DDRDATA5CH1_CR_RCOMPDATA2_REG                                  (0x00000B4C)

  #define DDRDATA5CH1_CR_RCOMPDATA2_VttPanicUp_OFF                     ( 0)
  #define DDRDATA5CH1_CR_RCOMPDATA2_VttPanicUp_WID                     ( 8)
  #define DDRDATA5CH1_CR_RCOMPDATA2_VttPanicUp_MSK                     (0x000000FF)
  #define DDRDATA5CH1_CR_RCOMPDATA2_VttPanicUp_MIN                     (0)
  #define DDRDATA5CH1_CR_RCOMPDATA2_VttPanicUp_MAX                     (255) // 0x000000FF
  #define DDRDATA5CH1_CR_RCOMPDATA2_VttPanicUp_DEF                     (0x00000000)
  #define DDRDATA5CH1_CR_RCOMPDATA2_VttPanicUp_HSH                     (0x08000B4C)

  #define DDRDATA5CH1_CR_RCOMPDATA2_VttPanicDn_OFF                     ( 8)
  #define DDRDATA5CH1_CR_RCOMPDATA2_VttPanicDn_WID                     ( 8)
  #define DDRDATA5CH1_CR_RCOMPDATA2_VttPanicDn_MSK                     (0x0000FF00)
  #define DDRDATA5CH1_CR_RCOMPDATA2_VttPanicDn_MIN                     (0)
  #define DDRDATA5CH1_CR_RCOMPDATA2_VttPanicDn_MAX                     (255) // 0x000000FF
  #define DDRDATA5CH1_CR_RCOMPDATA2_VttPanicDn_DEF                     (0x00000000)
  #define DDRDATA5CH1_CR_RCOMPDATA2_VttPanicDn_HSH                     (0x08080B4C)

  #define DDRDATA5CH1_CR_RCOMPDATA2_Spare_OFF                          (16)
  #define DDRDATA5CH1_CR_RCOMPDATA2_Spare_WID                          (16)
  #define DDRDATA5CH1_CR_RCOMPDATA2_Spare_MSK                          (0xFFFF0000)
  #define DDRDATA5CH1_CR_RCOMPDATA2_Spare_MIN                          (0)
  #define DDRDATA5CH1_CR_RCOMPDATA2_Spare_MAX                          (65535) // 0x0000FFFF
  #define DDRDATA5CH1_CR_RCOMPDATA2_Spare_DEF                          (0x00000000)
  #define DDRDATA5CH1_CR_RCOMPDATA2_Spare_HSH                          (0x10100B4C)

#define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_REG                            (0x00000B50)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane0_OFF                    ( 0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane0_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane0_MSK                    (0x0000000F)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane0_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane0_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane0_HSH                    (0x04000B50)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane1_OFF                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane1_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane1_MSK                    (0x000000F0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane1_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane1_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane1_HSH                    (0x04040B50)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane2_OFF                    ( 8)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane2_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane2_MSK                    (0x00000F00)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane2_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane2_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane2_HSH                    (0x04080B50)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane3_OFF                    (12)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane3_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane3_MSK                    (0x0000F000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane3_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane3_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane3_HSH                    (0x040C0B50)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane4_OFF                    (16)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane4_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane4_MSK                    (0x000F0000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane4_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane4_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane4_HSH                    (0x04100B50)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane5_OFF                    (20)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane5_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane5_MSK                    (0x00F00000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane5_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane5_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane5_HSH                    (0x04140B50)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane6_OFF                    (24)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane6_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane6_MSK                    (0x0F000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane6_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane6_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane6_HSH                    (0x04180B50)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane7_OFF                    (28)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane7_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane7_MSK                    (0xF0000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane7_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane7_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK0_Lane7_HSH                    (0x041C0B50)

#define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_REG                            (0x00000B54)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane0_OFF                    ( 0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane0_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane0_MSK                    (0x0000000F)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane0_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane0_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane0_HSH                    (0x04000B54)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane1_OFF                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane1_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane1_MSK                    (0x000000F0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane1_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane1_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane1_HSH                    (0x04040B54)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane2_OFF                    ( 8)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane2_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane2_MSK                    (0x00000F00)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane2_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane2_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane2_HSH                    (0x04080B54)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane3_OFF                    (12)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane3_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane3_MSK                    (0x0000F000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane3_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane3_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane3_HSH                    (0x040C0B54)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane4_OFF                    (16)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane4_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane4_MSK                    (0x000F0000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane4_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane4_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane4_HSH                    (0x04100B54)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane5_OFF                    (20)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane5_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane5_MSK                    (0x00F00000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane5_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane5_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane5_HSH                    (0x04140B54)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane6_OFF                    (24)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane6_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane6_MSK                    (0x0F000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane6_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane6_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane6_HSH                    (0x04180B54)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane7_OFF                    (28)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane7_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane7_MSK                    (0xF0000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane7_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane7_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK1_Lane7_HSH                    (0x041C0B54)

#define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_REG                            (0x00000B58)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane0_OFF                    ( 0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane0_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane0_MSK                    (0x0000000F)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane0_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane0_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane0_HSH                    (0x04000B58)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane1_OFF                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane1_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane1_MSK                    (0x000000F0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane1_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane1_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane1_HSH                    (0x04040B58)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane2_OFF                    ( 8)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane2_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane2_MSK                    (0x00000F00)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane2_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane2_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane2_HSH                    (0x04080B58)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane3_OFF                    (12)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane3_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane3_MSK                    (0x0000F000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane3_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane3_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane3_HSH                    (0x040C0B58)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane4_OFF                    (16)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane4_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane4_MSK                    (0x000F0000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane4_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane4_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane4_HSH                    (0x04100B58)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane5_OFF                    (20)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane5_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane5_MSK                    (0x00F00000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane5_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane5_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane5_HSH                    (0x04140B58)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane6_OFF                    (24)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane6_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane6_MSK                    (0x0F000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane6_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane6_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane6_HSH                    (0x04180B58)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane7_OFF                    (28)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane7_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane7_MSK                    (0xF0000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane7_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane7_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK2_Lane7_HSH                    (0x041C0B58)

#define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_REG                            (0x00000B5C)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane0_OFF                    ( 0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane0_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane0_MSK                    (0x0000000F)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane0_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane0_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane0_HSH                    (0x04000B5C)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane1_OFF                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane1_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane1_MSK                    (0x000000F0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane1_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane1_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane1_HSH                    (0x04040B5C)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane2_OFF                    ( 8)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane2_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane2_MSK                    (0x00000F00)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane2_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane2_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane2_HSH                    (0x04080B5C)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane3_OFF                    (12)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane3_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane3_MSK                    (0x0000F000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane3_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane3_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane3_HSH                    (0x040C0B5C)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane4_OFF                    (16)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane4_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane4_MSK                    (0x000F0000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane4_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane4_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane4_HSH                    (0x04100B5C)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane5_OFF                    (20)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane5_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane5_MSK                    (0x00F00000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane5_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane5_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane5_HSH                    (0x04140B5C)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane6_OFF                    (24)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane6_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane6_MSK                    (0x0F000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane6_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane6_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane6_HSH                    (0x04180B5C)

  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane7_OFF                    (28)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane7_WID                    ( 4)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane7_MSK                    (0xF0000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane7_MIN                    (0)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane7_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_RXOFFSETVDQRANK3_Lane7_HSH                    (0x041C0B5C)

#define DDRDATA5CH1_CR_DATATRAINFEEDBACK_REG                           (0x00000B60)

  #define DDRDATA5CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_OFF       ( 0)
  #define DDRDATA5CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_WID       ( 9)
  #define DDRDATA5CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MSK       (0x000001FF)
  #define DDRDATA5CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MIN       (0)
  #define DDRDATA5CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MAX       (511) // 0x000001FF
  #define DDRDATA5CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_DEF       (0x00000000)
  #define DDRDATA5CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_HSH       (0x09000B60)

  #define DDRDATA5CH1_CR_DATATRAINFEEDBACK_Spare_OFF                   ( 9)
  #define DDRDATA5CH1_CR_DATATRAINFEEDBACK_Spare_WID                   (23)
  #define DDRDATA5CH1_CR_DATATRAINFEEDBACK_Spare_MSK                   (0xFFFFFE00)
  #define DDRDATA5CH1_CR_DATATRAINFEEDBACK_Spare_MIN                   (0)
  #define DDRDATA5CH1_CR_DATATRAINFEEDBACK_Spare_MAX                   (8388607) // 0x007FFFFF
  #define DDRDATA5CH1_CR_DATATRAINFEEDBACK_Spare_DEF                   (0x00000000)
  #define DDRDATA5CH1_CR_DATATRAINFEEDBACK_Spare_HSH                   (0x17090B60)

#define DDRDATA5CH1_CR_DLLPITESTANDADC_REG                             (0x00000B64)

  #define DDRDATA5CH1_CR_DLLPITESTANDADC_RunTest_OFF                   ( 0)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_RunTest_WID                   ( 1)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_RunTest_MSK                   (0x00000001)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_RunTest_MIN                   (0)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_RunTest_MAX                   (1) // 0x00000001
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_RunTest_DEF                   (0x00000000)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_RunTest_HSH                   (0x01000B64)

  #define DDRDATA5CH1_CR_DLLPITESTANDADC_Load_OFF                      ( 1)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_Load_WID                      ( 1)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_Load_MSK                      (0x00000002)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_Load_MIN                      (0)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_Load_MAX                      (1) // 0x00000001
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_Load_DEF                      (0x00000000)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_Load_HSH                      (0x01010B64)

  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ModeHVM_OFF                   ( 2)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ModeHVM_WID                   ( 1)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ModeHVM_MSK                   (0x00000004)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ModeHVM_MIN                   (0)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ModeHVM_MAX                   (1) // 0x00000001
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ModeHVM_DEF                   (0x00000000)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ModeHVM_HSH                   (0x01020B64)

  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ModeDV_OFF                    ( 3)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ModeDV_WID                    ( 1)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ModeDV_MSK                    (0x00000008)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ModeDV_MIN                    (0)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ModeDV_MAX                    (1) // 0x00000001
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ModeDV_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ModeDV_HSH                    (0x01030B64)

  #define DDRDATA5CH1_CR_DLLPITESTANDADC_CalCfdl_OFF                   ( 4)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_CalCfdl_WID                   ( 1)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_CalCfdl_MSK                   (0x00000010)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_CalCfdl_MIN                   (0)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_CalCfdl_MAX                   (1) // 0x00000001
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_CalCfdl_DEF                   (0x00000000)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_CalCfdl_HSH                   (0x01040B64)

  #define DDRDATA5CH1_CR_DLLPITESTANDADC_LoadCount_OFF                 ( 5)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_LoadCount_WID                 (10)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_LoadCount_MSK                 (0x00007FE0)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_LoadCount_MIN                 (0)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_LoadCount_MAX                 (1023) // 0x000003FF
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_LoadCount_DEF                 (0x00000000)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_LoadCount_HSH                 (0x0A050B64)

  #define DDRDATA5CH1_CR_DLLPITESTANDADC_CountStatus_OFF               (15)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_CountStatus_WID               (10)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_CountStatus_MSK               (0x01FF8000)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_CountStatus_MIN               (0)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_CountStatus_MAX               (1023) // 0x000003FF
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_CountStatus_DEF               (0x00000000)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_CountStatus_HSH               (0x0A0F0B64)

  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ModeADC_OFF                   (25)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ModeADC_WID                   ( 1)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ModeADC_MSK                   (0x02000000)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ModeADC_MIN                   (0)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ModeADC_MAX                   (1) // 0x00000001
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ModeADC_DEF                   (0x00000000)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ModeADC_HSH                   (0x01190B64)

  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCClkDiv_OFF                 (26)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCClkDiv_WID                 ( 2)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCClkDiv_MSK                 (0x0C000000)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCClkDiv_MIN                 (0)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCClkDiv_MAX                 (3) // 0x00000003
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCClkDiv_DEF                 (0x00000000)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCClkDiv_HSH                 (0x021A0B64)

  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_OFF             (28)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_WID             ( 1)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MSK             (0x10000000)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MIN             (0)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MAX             (1) // 0x00000001
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_DEF             (0x00000000)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_HSH             (0x011C0B64)

  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCChopEn_OFF                 (29)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCChopEn_WID                 ( 1)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCChopEn_MSK                 (0x20000000)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCChopEn_MIN                 (0)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCChopEn_MAX                 (1) // 0x00000001
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCChopEn_DEF                 (0x00000000)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCChopEn_HSH                 (0x011D0B64)

  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCDone_OFF                   (30)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCDone_WID                   ( 1)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCDone_MSK                   (0x40000000)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCDone_MIN                   (0)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCDone_MAX                   (1) // 0x00000001
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCDone_DEF                   (0x00000000)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_ADCDone_HSH                   (0x011E0B64)

  #define DDRDATA5CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_OFF          (31)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_WID          ( 1)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MSK          (0x80000000)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MIN          (0)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MAX          (1) // 0x00000001
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_DEF          (0x00000000)
  #define DDRDATA5CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_HSH          (0x011F0B64)

#define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_REG                         (0x00000B68)

  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_OFF     ( 0)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_WID     ( 6)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MSK     (0x0000003F)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MIN     (-32)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MAX     (31) // 0x0000001F
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_DEF     (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_HSH     (0x86000B68)

  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_OFF   ( 6)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_WID   ( 6)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MSK   (0x00000FC0)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MIN   (-32)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MAX   (31) // 0x0000001F
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_DEF   (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_HSH   (0x86060B68)

  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_OFF     (12)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_WID     ( 5)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MSK     (0x0001F000)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MIN     (-16)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MAX     (15) // 0x0000000F
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_DEF     (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_HSH     (0x850C0B68)

  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_OFF   (17)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_WID   ( 5)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MSK   (0x003E0000)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MIN   (-16)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MAX   (15) // 0x0000000F
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_DEF   (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_HSH   (0x85110B68)

  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_OFF       (22)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_WID       ( 5)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MSK       (0x07C00000)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MIN       (-16)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MAX       (15) // 0x0000000F
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_DEF       (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_HSH       (0x85160B68)

  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_OFF  (27)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_WID  ( 5)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MSK  (0xF8000000)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MIN  (-16)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MAX  (15) // 0x0000000F
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_DEF  (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_HSH  (0x851B0B68)

#define DDRDATA5CH1_CR_DDRCRDATACONTROL1_REG                           (0x00000B6C)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_RefPi_OFF                   ( 0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_RefPi_WID                   ( 4)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_RefPi_MSK                   (0x0000000F)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_RefPi_MIN                   (-8)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_RefPi_MAX                   (7) // 0x00000007
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_RefPi_DEF                   (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_RefPi_HSH                   (0x84000B6C)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_DllMask_OFF                 ( 4)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_DllMask_WID                 ( 2)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_DllMask_MSK                 (0x00000030)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_DllMask_MIN                 (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_DllMask_MAX                 (3) // 0x00000003
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_DllMask_DEF                 (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_DllMask_HSH                 (0x02040B6C)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_DllWeakLock_OFF             ( 6)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_DllWeakLock_WID             ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MSK             (0x00000040)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MIN             (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MAX             (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_DllWeakLock_DEF             (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_DllWeakLock_HSH             (0x01060B6C)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_OFF      ( 7)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_WID      ( 3)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MSK      (0x00000380)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MIN      (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MAX      (7) // 0x00000007
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_DEF      (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_HSH      (0x03070B6C)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_OFF               (10)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_WID               ( 4)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MSK               (0x00003C00)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MIN               (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MAX               (15) // 0x0000000F
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_DEF               (0x00000008)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_HSH               (0x040A0B6C)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_OdtDelay_OFF                (14)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_OdtDelay_WID                ( 4)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_OdtDelay_MSK                (0x0003C000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_OdtDelay_MIN                (-8)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_OdtDelay_MAX                (7) // 0x00000007
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_OdtDelay_DEF                (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_OdtDelay_HSH                (0x840E0B6C)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_OdtDuration_OFF             (18)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_OdtDuration_WID             ( 3)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_OdtDuration_MSK             (0x001C0000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_OdtDuration_MIN             (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_OdtDuration_MAX             (7) // 0x00000007
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_OdtDuration_DEF             (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_OdtDuration_HSH             (0x03120B6C)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_OFF           (21)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_WID           ( 4)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MSK           (0x01E00000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MIN           (-8)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MAX           (7) // 0x00000007
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_DEF           (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_HSH           (0x84150B6C)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_OFF        (25)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_WID        ( 3)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MSK        (0x0E000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MIN        (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MAX        (7) // 0x00000007
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_DEF        (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_HSH        (0x03190B6C)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_OFF          (28)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_WID          ( 3)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MSK          (0x70000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MIN          (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MAX          (7) // 0x00000007
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_DEF          (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_HSH          (0x031C0B6C)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_OFF          (31)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_WID          ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MSK          (0x80000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MIN          (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MAX          (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_DEF          (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_HSH          (0x011F0B6C)

#define DDRDATA5CH1_CR_DDRCRDATACONTROL2_REG                           (0x00000B70)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_OFF            ( 0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_WID            ( 5)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MSK            (0x0000001F)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MIN            (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MAX            (31) // 0x0000001F
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_DEF            (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_HSH            (0x05000B70)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_OFF             ( 5)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_WID             ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MSK             (0x00000020)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MIN             (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MAX             (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_DEF             (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_HSH             (0x01050B70)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_ForceRxOn_OFF               ( 6)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_ForceRxOn_WID               ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MSK               (0x00000040)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MIN               (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MAX               (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_ForceRxOn_DEF               (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_ForceRxOn_HSH               (0x01060B70)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_LeakerComp_OFF              ( 7)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_LeakerComp_WID              ( 2)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_LeakerComp_MSK              (0x00000180)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_LeakerComp_MIN              (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_LeakerComp_MAX              (3) // 0x00000003
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_LeakerComp_DEF              (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_LeakerComp_HSH              (0x02070B70)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_OFF          ( 9)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_WID          ( 4)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MSK          (0x00001E00)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MIN          (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MAX          (15) // 0x0000000F
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_DEF          (0x00000008)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_HSH          (0x04090B70)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_OFF             (13)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_WID             ( 5)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MSK             (0x0003E000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MIN             (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MAX             (31) // 0x0000001F
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_DEF             (0x00000011)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_HSH             (0x050D0B70)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_OFF             (18)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_WID             ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MSK             (0x00040000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MIN             (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MAX             (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_DEF             (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_HSH             (0x01120B70)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_OFF         (19)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_WID         ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MSK         (0x00080000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MIN         (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_DEF         (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_HSH         (0x01130B70)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_OFF                (20)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_WID                ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MSK                (0x00100000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MIN                (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MAX                (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_DEF                (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_HSH                (0x01140B70)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_OFF               (21)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_WID               ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MSK               (0x00200000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MIN               (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MAX               (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_DEF               (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_HSH               (0x01150B70)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnVttOdt_OFF                (22)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnVttOdt_WID                ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MSK                (0x00400000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MIN                (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MAX                (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnVttOdt_DEF                (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnVttOdt_HSH                (0x01160B70)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_OFF            (23)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_WID            ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MSK            (0x00800000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MIN            (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MAX            (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_DEF            (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_HSH            (0x01170B70)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_TxEqDis_OFF                 (24)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_TxEqDis_WID                 ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_TxEqDis_MSK                 (0x01000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_TxEqDis_MIN                 (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_TxEqDis_MAX                 (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_TxEqDis_DEF                 (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_TxEqDis_HSH                 (0x01180B70)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_OFF           (25)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_WID           ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MSK           (0x02000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MIN           (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MAX           (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_DEF           (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_HSH           (0x01190B70)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_Cben_OFF                    (26)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_Cben_WID                    ( 3)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_Cben_MSK                    (0x1C000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_Cben_MIN                    (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_Cben_MAX                    (7) // 0x00000007
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_Cben_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_Cben_HSH                    (0x031A0B70)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_OFF         (29)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_WID         ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MSK         (0x20000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MIN         (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_HSH         (0x011D0B70)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_OFF         (30)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_WID         ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MSK         (0x40000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MIN         (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_HSH         (0x011E0B70)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_OFF         (31)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_WID         ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MSK         (0x80000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MIN         (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MAX         (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_DEF         (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_HSH         (0x011F0B70)

#define DDRDATA5CH1_CR_DDRCRVREFCONTROL_REG                            (0x00000B74)

  #define DDRDATA5CH1_CR_DDRCRVREFCONTROL_VrefCtl_OFF                  ( 0)
  #define DDRDATA5CH1_CR_DDRCRVREFCONTROL_VrefCtl_WID                  (24)
  #define DDRDATA5CH1_CR_DDRCRVREFCONTROL_VrefCtl_MSK                  (0x00FFFFFF)
  #define DDRDATA5CH1_CR_DDRCRVREFCONTROL_VrefCtl_MIN                  (0)
  #define DDRDATA5CH1_CR_DDRCRVREFCONTROL_VrefCtl_MAX                  (16777215) // 0x00FFFFFF
  #define DDRDATA5CH1_CR_DDRCRVREFCONTROL_VrefCtl_DEF                  (0x000E453A)
  #define DDRDATA5CH1_CR_DDRCRVREFCONTROL_VrefCtl_HSH                  (0x18000B74)

  #define DDRDATA5CH1_CR_DDRCRVREFCONTROL_OutputCode_OFF               (24)
  #define DDRDATA5CH1_CR_DDRCRVREFCONTROL_OutputCode_WID               ( 8)
  #define DDRDATA5CH1_CR_DDRCRVREFCONTROL_OutputCode_MSK               (0xFF000000)
  #define DDRDATA5CH1_CR_DDRCRVREFCONTROL_OutputCode_MIN               (0)
  #define DDRDATA5CH1_CR_DDRCRVREFCONTROL_OutputCode_MAX               (255) // 0x000000FF
  #define DDRDATA5CH1_CR_DDRCRVREFCONTROL_OutputCode_DEF               (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVREFCONTROL_OutputCode_HSH               (0x08180B74)

#define DDRDATA5CH1_CR_DDRCRVSSHICONTROL_REG                           (0x00000B78)

  #define DDRDATA5CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_OFF                ( 0)
  #define DDRDATA5CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_WID                (25)
  #define DDRDATA5CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MSK                (0x01FFFFFF)
  #define DDRDATA5CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MIN                (0)
  #define DDRDATA5CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MAX                (33554431) // 0x01FFFFFF
  #define DDRDATA5CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_DEF                (0x014D8234)
  #define DDRDATA5CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_HSH                (0x19000B78)

  #define DDRDATA5CH1_CR_DDRCRVSSHICONTROL_OutputCode_OFF              (25)
  #define DDRDATA5CH1_CR_DDRCRVSSHICONTROL_OutputCode_WID              ( 7)
  #define DDRDATA5CH1_CR_DDRCRVSSHICONTROL_OutputCode_MSK              (0xFE000000)
  #define DDRDATA5CH1_CR_DDRCRVSSHICONTROL_OutputCode_MIN              (0)
  #define DDRDATA5CH1_CR_DDRCRVSSHICONTROL_OutputCode_MAX              (127) // 0x0000007F
  #define DDRDATA5CH1_CR_DDRCRVSSHICONTROL_OutputCode_DEF              (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVSSHICONTROL_OutputCode_HSH              (0x07190B78)

#define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_REG                        (0x00000B7C)

  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_OFF          ( 0)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_WID          ( 6)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MSK          (0x0000003F)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MIN          (-32)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MAX          (31) // 0x0000001F
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_DEF          (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_HSH          (0x86000B7C)

  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_OFF          ( 6)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_WID          ( 6)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MSK          (0x00000FC0)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MIN          (-32)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_DEF          (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_HSH          (0x86060B7C)

  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_OFF           (12)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_WID           ( 6)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MSK           (0x0003F000)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MIN           (-32)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MAX           (31) // 0x0000001F
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_DEF           (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_HSH           (0x860C0B7C)

  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_OFF          (18)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_WID          ( 6)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MSK          (0x00FC0000)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MIN          (-32)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_DEF          (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_HSH          (0x86120B7C)

  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_OFF           (24)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_WID           ( 7)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MSK           (0x7F000000)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MIN           (-64)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MAX           (63) // 0x0000003F
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_DEF           (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_HSH           (0x87180B7C)

  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_OFF                (31)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_WID                ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MSK                (0x80000000)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MIN                (0)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MAX                (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_DEF                (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_HSH                (0x011F0B7C)

#define DDRDATA5CH1_CR_DDRCRDATACONTROL0_REG                           (0x00000B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_OFF          ( 0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_WID          ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MSK          (0x00000001)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MIN          (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_DEF          (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_HSH          (0x01000B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_OFF          ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_WID          ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MSK          (0x00000002)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MIN          (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_DEF          (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_HSH          (0x01010B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_OFF          ( 2)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_WID          ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MSK          (0x00000004)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MIN          (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_DEF          (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_HSH          (0x01020B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_OFF    ( 3)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_WID    ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MSK    (0x00000008)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MIN    (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MAX    (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_DEF    (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_HSH    (0x01030B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxOn_OFF                    ( 4)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxOn_WID                    ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxOn_MSK                    (0x00000010)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxOn_MIN                    (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxOn_MAX                    (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxOn_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxOn_HSH                    (0x01040B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RfOn_OFF                    ( 5)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RfOn_WID                    ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RfOn_MSK                    (0x00000020)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RfOn_MIN                    (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RfOn_MAX                    (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RfOn_DEF                    (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RfOn_HSH                    (0x01050B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxPiOn_OFF                  ( 6)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxPiOn_WID                  ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxPiOn_MSK                  (0x00000040)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxPiOn_MIN                  (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxPiOn_DEF                  (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxPiOn_HSH                  (0x01060B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxPiOn_OFF                  ( 7)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxPiOn_WID                  ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxPiOn_MSK                  (0x00000080)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxPiOn_MIN                  (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxPiOn_DEF                  (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxPiOn_HSH                  (0x01070B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_OFF        ( 8)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_WID        ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MSK        (0x00000100)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MIN        (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_DEF        (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_HSH        (0x01080B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_OFF        ( 9)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_WID        ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MSK        (0x00000200)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MIN        (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_DEF        (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_HSH        (0x01090B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxDisable_OFF               (10)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxDisable_WID               ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxDisable_MSK               (0x00000400)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxDisable_MIN               (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxDisable_MAX               (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxDisable_DEF               (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxDisable_HSH               (0x010A0B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxDisable_OFF               (11)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxDisable_WID               ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxDisable_MSK               (0x00000800)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxDisable_MIN               (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxDisable_MAX               (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxDisable_DEF               (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxDisable_HSH               (0x010B0B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxLong_OFF                  (12)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxLong_WID                  ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxLong_MSK                  (0x00001000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxLong_MIN                  (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxLong_MAX                  (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxLong_DEF                  (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_TxLong_HSH                  (0x010C0B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_OFF               (13)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_WID               ( 2)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MSK               (0x00006000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MIN               (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MAX               (3) // 0x00000003
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_DEF               (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_HSH               (0x020D0B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxReadPointer_OFF           (15)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxReadPointer_WID           ( 3)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MSK           (0x00038000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MIN           (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MAX           (7) // 0x00000007
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxReadPointer_DEF           (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_RxReadPointer_HSH           (0x030F0B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_OFF              (18)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_WID              ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MSK              (0x00040000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MIN              (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MAX              (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_DEF              (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_HSH              (0x01120B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_OFF            (19)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_WID            ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MSK            (0x00080000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MIN            (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MAX            (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_DEF            (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_HSH            (0x01130B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ReadRFRd_OFF                (20)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ReadRFRd_WID                ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MSK                (0x00100000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MIN                (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MAX                (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ReadRFRd_DEF                (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ReadRFRd_HSH                (0x01140B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ReadRFWr_OFF                (21)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ReadRFWr_WID                ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MSK                (0x00200000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MIN                (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MAX                (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ReadRFWr_DEF                (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ReadRFWr_HSH                (0x01150B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ReadRFRank_OFF              (22)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ReadRFRank_WID              ( 2)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MSK              (0x00C00000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MIN              (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MAX              (3) // 0x00000003
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ReadRFRank_DEF              (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ReadRFRank_HSH              (0x02160B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_OFF              (24)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_WID              ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MSK              (0x01000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MIN              (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MAX              (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_DEF              (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_HSH              (0x01180B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_OdtSampOff_OFF              (25)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_OdtSampOff_WID              ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MSK              (0x02000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MIN              (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MAX              (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_OdtSampOff_DEF              (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_OdtSampOff_HSH              (0x01190B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_OFF        (26)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_WID        ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MSK        (0x04000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MIN        (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MAX        (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_DEF        (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_HSH        (0x011A0B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_OFF         (27)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_WID         ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MSK         (0x08000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MIN         (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MAX         (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_DEF         (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_HSH         (0x011B0B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_OFF              (28)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_WID              ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MSK              (0x10000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MIN              (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MAX              (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_DEF              (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_HSH              (0x011C0B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_OFF          (29)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_WID          ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MSK          (0x20000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MIN          (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MAX          (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_DEF          (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_HSH          (0x011D0B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_OFF         (30)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_WID         ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MSK         (0x40000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MIN         (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MAX         (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_DEF         (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_HSH         (0x011E0B80)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_OFF            (31)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_WID            ( 1)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MSK            (0x80000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MIN            (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MAX            (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_DEF            (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_HSH            (0x011F0B80)

#define DDRDATA5CH1_CR_DDRCRVREFADJUST1_REG                            (0x00000B84)

  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_OFF                ( 0)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_WID                ( 7)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MSK                (0x0000007F)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MIN                (-64)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MAX                (63) // 0x0000003F
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_DEF                (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_HSH                (0x87000B84)

  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_OFF               ( 7)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_WID               ( 7)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MSK               (0x00003F80)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MIN               (-64)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_DEF               (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_HSH               (0x87070B84)

  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_OFF               (14)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_WID               ( 7)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MSK               (0x001FC000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MIN               (-64)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_DEF               (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_HSH               (0x870E0B84)

  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_OFF             (21)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_WID             ( 1)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MSK             (0x00200000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MIN             (0)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MAX             (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_DEF             (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_HSH             (0x01150B84)

  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_OFF            (22)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_WID            ( 1)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MSK            (0x00400000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MIN            (0)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MAX            (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_DEF            (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_HSH            (0x01160B84)

  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_OFF            (23)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_WID            ( 1)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MSK            (0x00800000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MIN            (0)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MAX            (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_DEF            (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_HSH            (0x01170B84)

  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_OFF             (24)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_WID             ( 2)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MSK             (0x03000000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MIN             (0)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MAX             (3) // 0x00000003
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_DEF             (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_HSH             (0x02180B84)

  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_OFF            (26)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_WID            ( 1)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MSK            (0x04000000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MIN            (0)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MAX            (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_DEF            (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_HSH            (0x011A0B84)

  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_Rsvd_OFF                     (27)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_Rsvd_WID                     ( 2)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_Rsvd_MSK                     (0x18000000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_Rsvd_MIN                     (0)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_Rsvd_MAX                     (3) // 0x00000003
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_Rsvd_DEF                     (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_Rsvd_HSH                     (0x021B0B84)

  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_caSlowBW_OFF                 (29)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_caSlowBW_WID                 ( 1)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_caSlowBW_MSK                 (0x20000000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_caSlowBW_MIN                 (0)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_caSlowBW_MAX                 (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_caSlowBW_DEF                 (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_caSlowBW_HSH                 (0x011D0B84)

  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_OFF                (30)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_WID                ( 1)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MSK                (0x40000000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MIN                (0)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_DEF                (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_HSH                (0x011E0B84)

  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_OFF                (31)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_WID                ( 1)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MSK                (0x80000000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MIN                (0)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_DEF                (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_HSH                (0x011F0B84)

#define DDRDATA5CH1_CR_DDRCRDATACONTROL3_REG                           (0x00000B88)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_OFF        ( 0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_WID        ( 3)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MSK        (0x00000007)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MIN        (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MAX        (7) // 0x00000007
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_DEF        (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_HSH        (0x03000B88)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_OFF        ( 3)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_WID        ( 3)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MSK        (0x00000038)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MIN        (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MAX        (7) // 0x00000007
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_DEF        (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_HSH        (0x03030B88)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_OFF        ( 6)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_WID        ( 3)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MSK        (0x000001C0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MIN        (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MAX        (7) // 0x00000007
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_DEF        (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_HSH        (0x03060B88)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_OFF        ( 9)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_WID        ( 3)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MSK        (0x00000E00)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MIN        (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MAX        (7) // 0x00000007
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_DEF        (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_HSH        (0x03090B88)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_OFF        (12)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_WID        ( 3)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MSK        (0x00007000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MIN        (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MAX        (7) // 0x00000007
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_DEF        (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_HSH        (0x030C0B88)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_OFF        (15)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_WID        ( 3)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MSK        (0x00038000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MIN        (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MAX        (7) // 0x00000007
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_DEF        (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_HSH        (0x030F0B88)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_OFF        (18)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_WID        ( 3)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MSK        (0x001C0000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MIN        (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MAX        (7) // 0x00000007
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_DEF        (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_HSH        (0x03120B88)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_OFF        (21)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_WID        ( 3)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MSK        (0x00E00000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MIN        (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MAX        (7) // 0x00000007
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_DEF        (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_HSH        (0x03150B88)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_OFF                (24)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_WID                ( 3)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MSK                (0x07000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MIN                (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MAX                (7) // 0x00000007
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_DEF                (0x00000003)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_HSH                (0x03180B88)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_OFF             (27)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_WID             ( 3)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MSK             (0x38000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MIN             (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MAX             (7) // 0x00000007
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_DEF             (0x00000003)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_HSH             (0x031B0B88)

  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_OFF                (30)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_WID                ( 2)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MSK                (0xC0000000)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MIN                (0)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MAX                (3) // 0x00000003
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_DEF                (0x00000001)
  #define DDRDATA5CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_HSH                (0x021E0B88)

#define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_REG                          (0x00000B8C)

  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Target_OFF                 ( 0)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Target_WID                 ( 4)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Target_MSK                 (0x0000000F)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Target_MIN                 (0)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Target_MAX                 (15) // 0x0000000F
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Target_DEF                 (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Target_HSH                 (0x04000B8C)

  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Panic_OFF                  ( 4)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Panic_WID                  ( 5)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Panic_MSK                  (0x000001F0)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Panic_MIN                  (0)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Panic_MAX                  (31) // 0x0000001F
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Panic_DEF                  (0x00000010)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Panic_HSH                  (0x05040B8C)

  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_OFF            ( 9)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_WID            ( 2)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MSK            (0x00000600)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MIN            (0)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MAX            (3) // 0x00000003
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_DEF            (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_HSH            (0x02090B8C)

  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_OFF         (11)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_WID         ( 1)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MSK         (0x00000800)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MIN         (0)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_DEF         (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_HSH         (0x010B0B8C)

  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_OFF             (12)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_WID             ( 1)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MSK             (0x00001000)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MIN             (0)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MAX             (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_DEF             (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_HSH             (0x010C0B8C)

  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_OFF            (13)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_WID            ( 3)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MSK            (0x0000E000)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MIN            (0)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MAX            (7) // 0x00000007
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_DEF            (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_HSH            (0x030D0B8C)

  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_OFF      (16)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_WID      ( 1)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MSK      (0x00010000)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MIN      (0)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MAX      (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_DEF      (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_HSH      (0x01100B8C)

  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Spares_OFF                 (17)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Spares_WID                 ( 8)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Spares_MSK                 (0x01FE0000)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Spares_MIN                 (0)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Spares_MAX                 (255) // 0x000000FF
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Spares_DEF                 (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Spares_HSH                 (0x08110B8C)

  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_OFF             (25)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_WID             ( 1)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MSK             (0x02000000)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MIN             (0)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MAX             (1) // 0x00000001
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_DEF             (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_HSH             (0x01190B8C)

  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_OFF         (26)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_WID         ( 6)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MSK         (0xFC000000)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MIN         (0)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MAX         (63) // 0x0000003F
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_DEF         (0x00000000)
  #define DDRDATA5CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_HSH         (0x061A0B8C)

#define DDRDATA6CH0_CR_RXTRAINRANK0_REG                                (0x00000C00)

  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxRcvEnPi_MIN                    (0)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxRcvEnPi_HSH                    (0x09000C00)

  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxDqsPPi_WID                     ( 6)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxDqsPPi_MIN                     (0)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxDqsPPi_HSH                     (0x06090C00)

  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxEq_OFF                         (15)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxEq_WID                         ( 5)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxEq_MSK                         (0x000F8000)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxEq_MIN                         (0)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxEq_DEF                         (0x00000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxEq_HSH                         (0x050F0C00)

  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxDqsNPi_OFF                     (20)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxDqsNPi_WID                     ( 6)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxDqsNPi_MIN                     (0)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxDqsNPi_HSH                     (0x06140C00)

  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxVref_OFF                       (26)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxVref_WID                       ( 6)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxVref_MSK                       (0xFC000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxVref_MIN                       (-32)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxVref_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK0_RxVref_HSH                       (0x861A0C00)

#define DDRDATA6CH0_CR_RXTRAINRANK1_REG                                (0x00000C04)

  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxRcvEnPi_MIN                    (0)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxRcvEnPi_HSH                    (0x09000C04)

  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxDqsPPi_WID                     ( 6)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxDqsPPi_MIN                     (0)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxDqsPPi_HSH                     (0x06090C04)

  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxEq_OFF                         (15)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxEq_WID                         ( 5)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxEq_MSK                         (0x000F8000)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxEq_MIN                         (0)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxEq_DEF                         (0x00000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxEq_HSH                         (0x050F0C04)

  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxDqsNPi_OFF                     (20)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxDqsNPi_WID                     ( 6)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxDqsNPi_MIN                     (0)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxDqsNPi_HSH                     (0x06140C04)

  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxVref_OFF                       (26)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxVref_WID                       ( 6)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxVref_MSK                       (0xFC000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxVref_MIN                       (-32)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxVref_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK1_RxVref_HSH                       (0x861A0C04)

#define DDRDATA6CH0_CR_RXTRAINRANK2_REG                                (0x00000C08)

  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxRcvEnPi_MIN                    (0)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxRcvEnPi_HSH                    (0x09000C08)

  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxDqsPPi_WID                     ( 6)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxDqsPPi_MIN                     (0)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxDqsPPi_HSH                     (0x06090C08)

  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxEq_OFF                         (15)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxEq_WID                         ( 5)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxEq_MSK                         (0x000F8000)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxEq_MIN                         (0)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxEq_DEF                         (0x00000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxEq_HSH                         (0x050F0C08)

  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxDqsNPi_OFF                     (20)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxDqsNPi_WID                     ( 6)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxDqsNPi_MIN                     (0)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxDqsNPi_HSH                     (0x06140C08)

  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxVref_OFF                       (26)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxVref_WID                       ( 6)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxVref_MSK                       (0xFC000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxVref_MIN                       (-32)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxVref_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK2_RxVref_HSH                       (0x861A0C08)

#define DDRDATA6CH0_CR_RXTRAINRANK3_REG                                (0x00000C0C)

  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxRcvEnPi_MIN                    (0)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxRcvEnPi_HSH                    (0x09000C0C)

  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxDqsPPi_WID                     ( 6)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxDqsPPi_MIN                     (0)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxDqsPPi_HSH                     (0x06090C0C)

  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxEq_OFF                         (15)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxEq_WID                         ( 5)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxEq_MSK                         (0x000F8000)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxEq_MIN                         (0)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxEq_DEF                         (0x00000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxEq_HSH                         (0x050F0C0C)

  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxDqsNPi_OFF                     (20)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxDqsNPi_WID                     ( 6)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxDqsNPi_MIN                     (0)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxDqsNPi_HSH                     (0x06140C0C)

  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxVref_OFF                       (26)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxVref_WID                       ( 6)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxVref_MSK                       (0xFC000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxVref_MIN                       (-32)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxVref_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXTRAINRANK3_RxVref_HSH                       (0x861A0C0C)

#define DDRDATA6CH0_CR_RXPERBITRANK0_REG                               (0x00000C10)

  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane0_HSH                       (0x04000C10)

  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane1_HSH                       (0x04040C10)

  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane2_HSH                       (0x04080C10)

  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane3_HSH                       (0x040C0C10)

  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane4_HSH                       (0x04100C10)

  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane5_HSH                       (0x04140C10)

  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane6_HSH                       (0x04180C10)

  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK0_Lane7_HSH                       (0x041C0C10)

#define DDRDATA6CH0_CR_RXPERBITRANK1_REG                               (0x00000C14)

  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane0_HSH                       (0x04000C14)

  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane1_HSH                       (0x04040C14)

  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane2_HSH                       (0x04080C14)

  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane3_HSH                       (0x040C0C14)

  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane4_HSH                       (0x04100C14)

  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane5_HSH                       (0x04140C14)

  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane6_HSH                       (0x04180C14)

  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK1_Lane7_HSH                       (0x041C0C14)

#define DDRDATA6CH0_CR_RXPERBITRANK2_REG                               (0x00000C18)

  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane0_HSH                       (0x04000C18)

  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane1_HSH                       (0x04040C18)

  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane2_HSH                       (0x04080C18)

  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane3_HSH                       (0x040C0C18)

  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane4_HSH                       (0x04100C18)

  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane5_HSH                       (0x04140C18)

  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane6_HSH                       (0x04180C18)

  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK2_Lane7_HSH                       (0x041C0C18)

#define DDRDATA6CH0_CR_RXPERBITRANK3_REG                               (0x00000C1C)

  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane0_HSH                       (0x04000C1C)

  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane1_HSH                       (0x04040C1C)

  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane2_HSH                       (0x04080C1C)

  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane3_HSH                       (0x040C0C1C)

  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane4_HSH                       (0x04100C1C)

  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane5_HSH                       (0x04140C1C)

  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane6_HSH                       (0x04180C1C)

  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_RXPERBITRANK3_Lane7_HSH                       (0x041C0C1C)

#define DDRDATA6CH0_CR_TXTRAINRANK0_REG                                (0x00000C20)

  #define DDRDATA6CH0_CR_TXTRAINRANK0_TxDqDelay_OFF                    ( 0)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_TxDqDelay_WID                    ( 9)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_TxDqDelay_MIN                    (0)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA6CH0_CR_TXTRAINRANK0_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_TxDqDelay_HSH                    (0x09000C20)

  #define DDRDATA6CH0_CR_TXTRAINRANK0_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_TxDqsDelay_WID                   ( 9)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_TxDqsDelay_MIN                   (0)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA6CH0_CR_TXTRAINRANK0_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_TxDqsDelay_HSH                   (0x09090C20)

  #define DDRDATA6CH0_CR_TXTRAINRANK0_Spare0_OFF                       (18)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_Spare0_WID                       ( 2)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_Spare0_MSK                       (0x000C0000)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_Spare0_MIN                       (0)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA6CH0_CR_TXTRAINRANK0_Spare0_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_Spare0_HSH                       (0x02120C20)

  #define DDRDATA6CH0_CR_TXTRAINRANK0_TxEqualization_OFF               (20)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_TxEqualization_WID               ( 6)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_TxEqualization_MIN               (0)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA6CH0_CR_TXTRAINRANK0_TxEqualization_DEF               (0x00000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_TxEqualization_HSH               (0x06140C20)

  #define DDRDATA6CH0_CR_TXTRAINRANK0_Spare1_OFF                       (26)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_Spare1_WID                       ( 6)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_Spare1_MSK                       (0xFC000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_Spare1_MIN                       (0)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA6CH0_CR_TXTRAINRANK0_Spare1_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK0_Spare1_HSH                       (0x061A0C20)

#define DDRDATA6CH0_CR_TXTRAINRANK1_REG                                (0x00000C24)

  #define DDRDATA6CH0_CR_TXTRAINRANK1_TxDqDelay_OFF                    ( 0)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_TxDqDelay_WID                    ( 9)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_TxDqDelay_MIN                    (0)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA6CH0_CR_TXTRAINRANK1_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_TxDqDelay_HSH                    (0x09000C24)

  #define DDRDATA6CH0_CR_TXTRAINRANK1_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_TxDqsDelay_WID                   ( 9)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_TxDqsDelay_MIN                   (0)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA6CH0_CR_TXTRAINRANK1_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_TxDqsDelay_HSH                   (0x09090C24)

  #define DDRDATA6CH0_CR_TXTRAINRANK1_Spare0_OFF                       (18)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_Spare0_WID                       ( 2)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_Spare0_MSK                       (0x000C0000)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_Spare0_MIN                       (0)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA6CH0_CR_TXTRAINRANK1_Spare0_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_Spare0_HSH                       (0x02120C24)

  #define DDRDATA6CH0_CR_TXTRAINRANK1_TxEqualization_OFF               (20)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_TxEqualization_WID               ( 6)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_TxEqualization_MIN               (0)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA6CH0_CR_TXTRAINRANK1_TxEqualization_DEF               (0x00000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_TxEqualization_HSH               (0x06140C24)

  #define DDRDATA6CH0_CR_TXTRAINRANK1_Spare1_OFF                       (26)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_Spare1_WID                       ( 6)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_Spare1_MSK                       (0xFC000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_Spare1_MIN                       (0)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA6CH0_CR_TXTRAINRANK1_Spare1_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK1_Spare1_HSH                       (0x061A0C24)

#define DDRDATA6CH0_CR_TXTRAINRANK2_REG                                (0x00000C28)

  #define DDRDATA6CH0_CR_TXTRAINRANK2_TxDqDelay_OFF                    ( 0)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_TxDqDelay_WID                    ( 9)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_TxDqDelay_MIN                    (0)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA6CH0_CR_TXTRAINRANK2_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_TxDqDelay_HSH                    (0x09000C28)

  #define DDRDATA6CH0_CR_TXTRAINRANK2_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_TxDqsDelay_WID                   ( 9)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_TxDqsDelay_MIN                   (0)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA6CH0_CR_TXTRAINRANK2_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_TxDqsDelay_HSH                   (0x09090C28)

  #define DDRDATA6CH0_CR_TXTRAINRANK2_Spare0_OFF                       (18)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_Spare0_WID                       ( 2)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_Spare0_MSK                       (0x000C0000)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_Spare0_MIN                       (0)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA6CH0_CR_TXTRAINRANK2_Spare0_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_Spare0_HSH                       (0x02120C28)

  #define DDRDATA6CH0_CR_TXTRAINRANK2_TxEqualization_OFF               (20)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_TxEqualization_WID               ( 6)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_TxEqualization_MIN               (0)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA6CH0_CR_TXTRAINRANK2_TxEqualization_DEF               (0x00000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_TxEqualization_HSH               (0x06140C28)

  #define DDRDATA6CH0_CR_TXTRAINRANK2_Spare1_OFF                       (26)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_Spare1_WID                       ( 6)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_Spare1_MSK                       (0xFC000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_Spare1_MIN                       (0)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA6CH0_CR_TXTRAINRANK2_Spare1_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK2_Spare1_HSH                       (0x061A0C28)

#define DDRDATA6CH0_CR_TXTRAINRANK3_REG                                (0x00000C2C)

  #define DDRDATA6CH0_CR_TXTRAINRANK3_TxDqDelay_OFF                    ( 0)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_TxDqDelay_WID                    ( 9)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_TxDqDelay_MIN                    (0)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA6CH0_CR_TXTRAINRANK3_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_TxDqDelay_HSH                    (0x09000C2C)

  #define DDRDATA6CH0_CR_TXTRAINRANK3_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_TxDqsDelay_WID                   ( 9)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_TxDqsDelay_MIN                   (0)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA6CH0_CR_TXTRAINRANK3_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_TxDqsDelay_HSH                   (0x09090C2C)

  #define DDRDATA6CH0_CR_TXTRAINRANK3_Spare0_OFF                       (18)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_Spare0_WID                       ( 2)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_Spare0_MSK                       (0x000C0000)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_Spare0_MIN                       (0)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA6CH0_CR_TXTRAINRANK3_Spare0_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_Spare0_HSH                       (0x02120C2C)

  #define DDRDATA6CH0_CR_TXTRAINRANK3_TxEqualization_OFF               (20)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_TxEqualization_WID               ( 6)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_TxEqualization_MIN               (0)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA6CH0_CR_TXTRAINRANK3_TxEqualization_DEF               (0x00000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_TxEqualization_HSH               (0x06140C2C)

  #define DDRDATA6CH0_CR_TXTRAINRANK3_Spare1_OFF                       (26)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_Spare1_WID                       ( 6)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_Spare1_MSK                       (0xFC000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_Spare1_MIN                       (0)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA6CH0_CR_TXTRAINRANK3_Spare1_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXTRAINRANK3_Spare1_HSH                       (0x061A0C2C)

#define DDRDATA6CH0_CR_TXPERBITRANK0_REG                               (0x00000C30)

  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane0_HSH                       (0x04000C30)

  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane1_HSH                       (0x04040C30)

  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane2_HSH                       (0x04080C30)

  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane3_HSH                       (0x040C0C30)

  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane4_HSH                       (0x04100C30)

  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane5_HSH                       (0x04140C30)

  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane6_HSH                       (0x04180C30)

  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK0_Lane7_HSH                       (0x041C0C30)

#define DDRDATA6CH0_CR_TXPERBITRANK1_REG                               (0x00000C34)

  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane0_HSH                       (0x04000C34)

  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane1_HSH                       (0x04040C34)

  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane2_HSH                       (0x04080C34)

  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane3_HSH                       (0x040C0C34)

  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane4_HSH                       (0x04100C34)

  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane5_HSH                       (0x04140C34)

  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane6_HSH                       (0x04180C34)

  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK1_Lane7_HSH                       (0x041C0C34)

#define DDRDATA6CH0_CR_TXPERBITRANK2_REG                               (0x00000C38)

  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane0_HSH                       (0x04000C38)

  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane1_HSH                       (0x04040C38)

  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane2_HSH                       (0x04080C38)

  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane3_HSH                       (0x040C0C38)

  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane4_HSH                       (0x04100C38)

  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane5_HSH                       (0x04140C38)

  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane6_HSH                       (0x04180C38)

  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK2_Lane7_HSH                       (0x041C0C38)

#define DDRDATA6CH0_CR_TXPERBITRANK3_REG                               (0x00000C3C)

  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane0_HSH                       (0x04000C3C)

  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane1_HSH                       (0x04040C3C)

  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane2_HSH                       (0x04080C3C)

  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane3_HSH                       (0x040C0C3C)

  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane4_HSH                       (0x04100C3C)

  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane5_HSH                       (0x04140C3C)

  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane6_HSH                       (0x04180C3C)

  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA6CH0_CR_TXPERBITRANK3_Lane7_HSH                       (0x041C0C3C)

#define DDRDATA6CH0_CR_RCOMPDATA0_REG                                  (0x00000C40)

  #define DDRDATA6CH0_CR_RCOMPDATA0_RcompDrvUp_OFF                     ( 0)
  #define DDRDATA6CH0_CR_RCOMPDATA0_RcompDrvUp_WID                     ( 6)
  #define DDRDATA6CH0_CR_RCOMPDATA0_RcompDrvUp_MSK                     (0x0000003F)
  #define DDRDATA6CH0_CR_RCOMPDATA0_RcompDrvUp_MIN                     (0)
  #define DDRDATA6CH0_CR_RCOMPDATA0_RcompDrvUp_MAX                     (63) // 0x0000003F
  #define DDRDATA6CH0_CR_RCOMPDATA0_RcompDrvUp_DEF                     (0x00000000)
  #define DDRDATA6CH0_CR_RCOMPDATA0_RcompDrvUp_HSH                     (0x06000C40)

  #define DDRDATA6CH0_CR_RCOMPDATA0_Rsvd_OFF                           ( 6)
  #define DDRDATA6CH0_CR_RCOMPDATA0_Rsvd_WID                           ( 3)
  #define DDRDATA6CH0_CR_RCOMPDATA0_Rsvd_MSK                           (0x000001C0)
  #define DDRDATA6CH0_CR_RCOMPDATA0_Rsvd_MIN                           (0)
  #define DDRDATA6CH0_CR_RCOMPDATA0_Rsvd_MAX                           (7) // 0x00000007
  #define DDRDATA6CH0_CR_RCOMPDATA0_Rsvd_DEF                           (0x00000000)
  #define DDRDATA6CH0_CR_RCOMPDATA0_Rsvd_HSH                           (0x03060C40)

  #define DDRDATA6CH0_CR_RCOMPDATA0_RcompDrvDown_OFF                   ( 9)
  #define DDRDATA6CH0_CR_RCOMPDATA0_RcompDrvDown_WID                   ( 6)
  #define DDRDATA6CH0_CR_RCOMPDATA0_RcompDrvDown_MSK                   (0x00007E00)
  #define DDRDATA6CH0_CR_RCOMPDATA0_RcompDrvDown_MIN                   (0)
  #define DDRDATA6CH0_CR_RCOMPDATA0_RcompDrvDown_MAX                   (63) // 0x0000003F
  #define DDRDATA6CH0_CR_RCOMPDATA0_RcompDrvDown_DEF                   (0x00000000)
  #define DDRDATA6CH0_CR_RCOMPDATA0_RcompDrvDown_HSH                   (0x06090C40)

  #define DDRDATA6CH0_CR_RCOMPDATA0_VTComp_OFF                         (15)
  #define DDRDATA6CH0_CR_RCOMPDATA0_VTComp_WID                         ( 5)
  #define DDRDATA6CH0_CR_RCOMPDATA0_VTComp_MSK                         (0x000F8000)
  #define DDRDATA6CH0_CR_RCOMPDATA0_VTComp_MIN                         (0)
  #define DDRDATA6CH0_CR_RCOMPDATA0_VTComp_MAX                         (31) // 0x0000001F
  #define DDRDATA6CH0_CR_RCOMPDATA0_VTComp_DEF                         (0x00000000)
  #define DDRDATA6CH0_CR_RCOMPDATA0_VTComp_HSH                         (0x050F0C40)

  #define DDRDATA6CH0_CR_RCOMPDATA0_SlewRateComp_OFF                   (20)
  #define DDRDATA6CH0_CR_RCOMPDATA0_SlewRateComp_WID                   ( 5)
  #define DDRDATA6CH0_CR_RCOMPDATA0_SlewRateComp_MSK                   (0x01F00000)
  #define DDRDATA6CH0_CR_RCOMPDATA0_SlewRateComp_MIN                   (0)
  #define DDRDATA6CH0_CR_RCOMPDATA0_SlewRateComp_MAX                   (31) // 0x0000001F
  #define DDRDATA6CH0_CR_RCOMPDATA0_SlewRateComp_DEF                   (0x00000000)
  #define DDRDATA6CH0_CR_RCOMPDATA0_SlewRateComp_HSH                   (0x05140C40)

  #define DDRDATA6CH0_CR_RCOMPDATA0_Spare0_OFF                         (25)
  #define DDRDATA6CH0_CR_RCOMPDATA0_Spare0_WID                         ( 1)
  #define DDRDATA6CH0_CR_RCOMPDATA0_Spare0_MSK                         (0x02000000)
  #define DDRDATA6CH0_CR_RCOMPDATA0_Spare0_MIN                         (0)
  #define DDRDATA6CH0_CR_RCOMPDATA0_Spare0_MAX                         (1) // 0x00000001
  #define DDRDATA6CH0_CR_RCOMPDATA0_Spare0_DEF                         (0x00000000)
  #define DDRDATA6CH0_CR_RCOMPDATA0_Spare0_HSH                         (0x01190C40)

  #define DDRDATA6CH0_CR_RCOMPDATA0_TcoComp_OFF                        (26)
  #define DDRDATA6CH0_CR_RCOMPDATA0_TcoComp_WID                        ( 6)
  #define DDRDATA6CH0_CR_RCOMPDATA0_TcoComp_MSK                        (0xFC000000)
  #define DDRDATA6CH0_CR_RCOMPDATA0_TcoComp_MIN                        (0)
  #define DDRDATA6CH0_CR_RCOMPDATA0_TcoComp_MAX                        (63) // 0x0000003F
  #define DDRDATA6CH0_CR_RCOMPDATA0_TcoComp_DEF                        (0x00000000)
  #define DDRDATA6CH0_CR_RCOMPDATA0_TcoComp_HSH                        (0x061A0C40)

#define DDRDATA6CH0_CR_RCOMPDATA1_REG                                  (0x00000C44)

  #define DDRDATA6CH0_CR_RCOMPDATA1_RcompOdtUp_OFF                     ( 0)
  #define DDRDATA6CH0_CR_RCOMPDATA1_RcompOdtUp_WID                     ( 6)
  #define DDRDATA6CH0_CR_RCOMPDATA1_RcompOdtUp_MSK                     (0x0000003F)
  #define DDRDATA6CH0_CR_RCOMPDATA1_RcompOdtUp_MIN                     (0)
  #define DDRDATA6CH0_CR_RCOMPDATA1_RcompOdtUp_MAX                     (63) // 0x0000003F
  #define DDRDATA6CH0_CR_RCOMPDATA1_RcompOdtUp_DEF                     (0x00000000)
  #define DDRDATA6CH0_CR_RCOMPDATA1_RcompOdtUp_HSH                     (0x06000C44)

  #define DDRDATA6CH0_CR_RCOMPDATA1_PanicDrvDn_OFF                     ( 6)
  #define DDRDATA6CH0_CR_RCOMPDATA1_PanicDrvDn_WID                     (10)
  #define DDRDATA6CH0_CR_RCOMPDATA1_PanicDrvDn_MSK                     (0x0000FFC0)
  #define DDRDATA6CH0_CR_RCOMPDATA1_PanicDrvDn_MIN                     (0)
  #define DDRDATA6CH0_CR_RCOMPDATA1_PanicDrvDn_MAX                     (1023) // 0x000003FF
  #define DDRDATA6CH0_CR_RCOMPDATA1_PanicDrvDn_DEF                     (0x00000000)
  #define DDRDATA6CH0_CR_RCOMPDATA1_PanicDrvDn_HSH                     (0x0A060C44)

  #define DDRDATA6CH0_CR_RCOMPDATA1_PanicDrvUp_OFF                     (16)
  #define DDRDATA6CH0_CR_RCOMPDATA1_PanicDrvUp_WID                     (10)
  #define DDRDATA6CH0_CR_RCOMPDATA1_PanicDrvUp_MSK                     (0x03FF0000)
  #define DDRDATA6CH0_CR_RCOMPDATA1_PanicDrvUp_MIN                     (0)
  #define DDRDATA6CH0_CR_RCOMPDATA1_PanicDrvUp_MAX                     (1023) // 0x000003FF
  #define DDRDATA6CH0_CR_RCOMPDATA1_PanicDrvUp_DEF                     (0x00000000)
  #define DDRDATA6CH0_CR_RCOMPDATA1_PanicDrvUp_HSH                     (0x0A100C44)

  #define DDRDATA6CH0_CR_RCOMPDATA1_RcompOdtDown_OFF                   (26)
  #define DDRDATA6CH0_CR_RCOMPDATA1_RcompOdtDown_WID                   ( 6)
  #define DDRDATA6CH0_CR_RCOMPDATA1_RcompOdtDown_MSK                   (0xFC000000)
  #define DDRDATA6CH0_CR_RCOMPDATA1_RcompOdtDown_MIN                   (0)
  #define DDRDATA6CH0_CR_RCOMPDATA1_RcompOdtDown_MAX                   (63) // 0x0000003F
  #define DDRDATA6CH0_CR_RCOMPDATA1_RcompOdtDown_DEF                   (0x00000000)
  #define DDRDATA6CH0_CR_RCOMPDATA1_RcompOdtDown_HSH                   (0x061A0C44)

#define DDRDATA6CH0_CR_TXXTALK_REG                                     (0x00000C48)

  #define DDRDATA6CH0_CR_TXXTALK_Lane0_OFF                             ( 0)
  #define DDRDATA6CH0_CR_TXXTALK_Lane0_WID                             ( 4)
  #define DDRDATA6CH0_CR_TXXTALK_Lane0_MSK                             (0x0000000F)
  #define DDRDATA6CH0_CR_TXXTALK_Lane0_MIN                             (-8)
  #define DDRDATA6CH0_CR_TXXTALK_Lane0_MAX                             (7) // 0x00000007
  #define DDRDATA6CH0_CR_TXXTALK_Lane0_DEF                             (0x00000000)
  #define DDRDATA6CH0_CR_TXXTALK_Lane0_HSH                             (0x84000C48)

  #define DDRDATA6CH0_CR_TXXTALK_Lane1_OFF                             ( 4)
  #define DDRDATA6CH0_CR_TXXTALK_Lane1_WID                             ( 4)
  #define DDRDATA6CH0_CR_TXXTALK_Lane1_MSK                             (0x000000F0)
  #define DDRDATA6CH0_CR_TXXTALK_Lane1_MIN                             (-8)
  #define DDRDATA6CH0_CR_TXXTALK_Lane1_MAX                             (7) // 0x00000007
  #define DDRDATA6CH0_CR_TXXTALK_Lane1_DEF                             (0x00000000)
  #define DDRDATA6CH0_CR_TXXTALK_Lane1_HSH                             (0x84040C48)

  #define DDRDATA6CH0_CR_TXXTALK_Lane2_OFF                             ( 8)
  #define DDRDATA6CH0_CR_TXXTALK_Lane2_WID                             ( 4)
  #define DDRDATA6CH0_CR_TXXTALK_Lane2_MSK                             (0x00000F00)
  #define DDRDATA6CH0_CR_TXXTALK_Lane2_MIN                             (-8)
  #define DDRDATA6CH0_CR_TXXTALK_Lane2_MAX                             (7) // 0x00000007
  #define DDRDATA6CH0_CR_TXXTALK_Lane2_DEF                             (0x00000000)
  #define DDRDATA6CH0_CR_TXXTALK_Lane2_HSH                             (0x84080C48)

  #define DDRDATA6CH0_CR_TXXTALK_Lane3_OFF                             (12)
  #define DDRDATA6CH0_CR_TXXTALK_Lane3_WID                             ( 4)
  #define DDRDATA6CH0_CR_TXXTALK_Lane3_MSK                             (0x0000F000)
  #define DDRDATA6CH0_CR_TXXTALK_Lane3_MIN                             (-8)
  #define DDRDATA6CH0_CR_TXXTALK_Lane3_MAX                             (7) // 0x00000007
  #define DDRDATA6CH0_CR_TXXTALK_Lane3_DEF                             (0x00000000)
  #define DDRDATA6CH0_CR_TXXTALK_Lane3_HSH                             (0x840C0C48)

  #define DDRDATA6CH0_CR_TXXTALK_Lane4_OFF                             (16)
  #define DDRDATA6CH0_CR_TXXTALK_Lane4_WID                             ( 4)
  #define DDRDATA6CH0_CR_TXXTALK_Lane4_MSK                             (0x000F0000)
  #define DDRDATA6CH0_CR_TXXTALK_Lane4_MIN                             (-8)
  #define DDRDATA6CH0_CR_TXXTALK_Lane4_MAX                             (7) // 0x00000007
  #define DDRDATA6CH0_CR_TXXTALK_Lane4_DEF                             (0x00000000)
  #define DDRDATA6CH0_CR_TXXTALK_Lane4_HSH                             (0x84100C48)

  #define DDRDATA6CH0_CR_TXXTALK_Lane5_OFF                             (20)
  #define DDRDATA6CH0_CR_TXXTALK_Lane5_WID                             ( 4)
  #define DDRDATA6CH0_CR_TXXTALK_Lane5_MSK                             (0x00F00000)
  #define DDRDATA6CH0_CR_TXXTALK_Lane5_MIN                             (-8)
  #define DDRDATA6CH0_CR_TXXTALK_Lane5_MAX                             (7) // 0x00000007
  #define DDRDATA6CH0_CR_TXXTALK_Lane5_DEF                             (0x00000000)
  #define DDRDATA6CH0_CR_TXXTALK_Lane5_HSH                             (0x84140C48)

  #define DDRDATA6CH0_CR_TXXTALK_Lane6_OFF                             (24)
  #define DDRDATA6CH0_CR_TXXTALK_Lane6_WID                             ( 4)
  #define DDRDATA6CH0_CR_TXXTALK_Lane6_MSK                             (0x0F000000)
  #define DDRDATA6CH0_CR_TXXTALK_Lane6_MIN                             (-8)
  #define DDRDATA6CH0_CR_TXXTALK_Lane6_MAX                             (7) // 0x00000007
  #define DDRDATA6CH0_CR_TXXTALK_Lane6_DEF                             (0x00000000)
  #define DDRDATA6CH0_CR_TXXTALK_Lane6_HSH                             (0x84180C48)

  #define DDRDATA6CH0_CR_TXXTALK_Lane7_OFF                             (28)
  #define DDRDATA6CH0_CR_TXXTALK_Lane7_WID                             ( 4)
  #define DDRDATA6CH0_CR_TXXTALK_Lane7_MSK                             (0xF0000000)
  #define DDRDATA6CH0_CR_TXXTALK_Lane7_MIN                             (-8)
  #define DDRDATA6CH0_CR_TXXTALK_Lane7_MAX                             (7) // 0x00000007
  #define DDRDATA6CH0_CR_TXXTALK_Lane7_DEF                             (0x00000000)
  #define DDRDATA6CH0_CR_TXXTALK_Lane7_HSH                             (0x841C0C48)

#define DDRDATA6CH0_CR_RCOMPDATA2_REG                                  (0x00000C4C)

  #define DDRDATA6CH0_CR_RCOMPDATA2_VttPanicUp_OFF                     ( 0)
  #define DDRDATA6CH0_CR_RCOMPDATA2_VttPanicUp_WID                     ( 8)
  #define DDRDATA6CH0_CR_RCOMPDATA2_VttPanicUp_MSK                     (0x000000FF)
  #define DDRDATA6CH0_CR_RCOMPDATA2_VttPanicUp_MIN                     (0)
  #define DDRDATA6CH0_CR_RCOMPDATA2_VttPanicUp_MAX                     (255) // 0x000000FF
  #define DDRDATA6CH0_CR_RCOMPDATA2_VttPanicUp_DEF                     (0x00000000)
  #define DDRDATA6CH0_CR_RCOMPDATA2_VttPanicUp_HSH                     (0x08000C4C)

  #define DDRDATA6CH0_CR_RCOMPDATA2_VttPanicDn_OFF                     ( 8)
  #define DDRDATA6CH0_CR_RCOMPDATA2_VttPanicDn_WID                     ( 8)
  #define DDRDATA6CH0_CR_RCOMPDATA2_VttPanicDn_MSK                     (0x0000FF00)
  #define DDRDATA6CH0_CR_RCOMPDATA2_VttPanicDn_MIN                     (0)
  #define DDRDATA6CH0_CR_RCOMPDATA2_VttPanicDn_MAX                     (255) // 0x000000FF
  #define DDRDATA6CH0_CR_RCOMPDATA2_VttPanicDn_DEF                     (0x00000000)
  #define DDRDATA6CH0_CR_RCOMPDATA2_VttPanicDn_HSH                     (0x08080C4C)

  #define DDRDATA6CH0_CR_RCOMPDATA2_Spare_OFF                          (16)
  #define DDRDATA6CH0_CR_RCOMPDATA2_Spare_WID                          (16)
  #define DDRDATA6CH0_CR_RCOMPDATA2_Spare_MSK                          (0xFFFF0000)
  #define DDRDATA6CH0_CR_RCOMPDATA2_Spare_MIN                          (0)
  #define DDRDATA6CH0_CR_RCOMPDATA2_Spare_MAX                          (65535) // 0x0000FFFF
  #define DDRDATA6CH0_CR_RCOMPDATA2_Spare_DEF                          (0x00000000)
  #define DDRDATA6CH0_CR_RCOMPDATA2_Spare_HSH                          (0x10100C4C)

#define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_REG                            (0x00000C50)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane0_OFF                    ( 0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane0_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane0_MSK                    (0x0000000F)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane0_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane0_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane0_HSH                    (0x04000C50)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane1_OFF                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane1_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane1_MSK                    (0x000000F0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane1_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane1_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane1_HSH                    (0x04040C50)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane2_OFF                    ( 8)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane2_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane2_MSK                    (0x00000F00)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane2_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane2_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane2_HSH                    (0x04080C50)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane3_OFF                    (12)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane3_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane3_MSK                    (0x0000F000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane3_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane3_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane3_HSH                    (0x040C0C50)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane4_OFF                    (16)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane4_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane4_MSK                    (0x000F0000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane4_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane4_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane4_HSH                    (0x04100C50)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane5_OFF                    (20)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane5_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane5_MSK                    (0x00F00000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane5_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane5_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane5_HSH                    (0x04140C50)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane6_OFF                    (24)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane6_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane6_MSK                    (0x0F000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane6_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane6_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane6_HSH                    (0x04180C50)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane7_OFF                    (28)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane7_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane7_MSK                    (0xF0000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane7_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane7_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK0_Lane7_HSH                    (0x041C0C50)

#define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_REG                            (0x00000C54)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane0_OFF                    ( 0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane0_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane0_MSK                    (0x0000000F)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane0_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane0_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane0_HSH                    (0x04000C54)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane1_OFF                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane1_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane1_MSK                    (0x000000F0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane1_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane1_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane1_HSH                    (0x04040C54)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane2_OFF                    ( 8)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane2_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane2_MSK                    (0x00000F00)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane2_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane2_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane2_HSH                    (0x04080C54)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane3_OFF                    (12)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane3_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane3_MSK                    (0x0000F000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane3_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane3_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane3_HSH                    (0x040C0C54)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane4_OFF                    (16)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane4_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane4_MSK                    (0x000F0000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane4_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane4_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane4_HSH                    (0x04100C54)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane5_OFF                    (20)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane5_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane5_MSK                    (0x00F00000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane5_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane5_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane5_HSH                    (0x04140C54)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane6_OFF                    (24)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane6_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane6_MSK                    (0x0F000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane6_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane6_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane6_HSH                    (0x04180C54)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane7_OFF                    (28)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane7_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane7_MSK                    (0xF0000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane7_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane7_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK1_Lane7_HSH                    (0x041C0C54)

#define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_REG                            (0x00000C58)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane0_OFF                    ( 0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane0_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane0_MSK                    (0x0000000F)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane0_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane0_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane0_HSH                    (0x04000C58)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane1_OFF                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane1_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane1_MSK                    (0x000000F0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane1_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane1_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane1_HSH                    (0x04040C58)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane2_OFF                    ( 8)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane2_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane2_MSK                    (0x00000F00)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane2_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane2_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane2_HSH                    (0x04080C58)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane3_OFF                    (12)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane3_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane3_MSK                    (0x0000F000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane3_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane3_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane3_HSH                    (0x040C0C58)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane4_OFF                    (16)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane4_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane4_MSK                    (0x000F0000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane4_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane4_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane4_HSH                    (0x04100C58)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane5_OFF                    (20)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane5_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane5_MSK                    (0x00F00000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane5_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane5_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane5_HSH                    (0x04140C58)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane6_OFF                    (24)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane6_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane6_MSK                    (0x0F000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane6_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane6_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane6_HSH                    (0x04180C58)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane7_OFF                    (28)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane7_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane7_MSK                    (0xF0000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane7_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane7_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK2_Lane7_HSH                    (0x041C0C58)

#define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_REG                            (0x00000C5C)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane0_OFF                    ( 0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane0_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane0_MSK                    (0x0000000F)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane0_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane0_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane0_HSH                    (0x04000C5C)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane1_OFF                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane1_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane1_MSK                    (0x000000F0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane1_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane1_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane1_HSH                    (0x04040C5C)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane2_OFF                    ( 8)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane2_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane2_MSK                    (0x00000F00)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane2_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane2_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane2_HSH                    (0x04080C5C)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane3_OFF                    (12)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane3_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane3_MSK                    (0x0000F000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane3_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane3_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane3_HSH                    (0x040C0C5C)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane4_OFF                    (16)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane4_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane4_MSK                    (0x000F0000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane4_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane4_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane4_HSH                    (0x04100C5C)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane5_OFF                    (20)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane5_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane5_MSK                    (0x00F00000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane5_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane5_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane5_HSH                    (0x04140C5C)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane6_OFF                    (24)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane6_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane6_MSK                    (0x0F000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane6_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane6_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane6_HSH                    (0x04180C5C)

  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane7_OFF                    (28)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane7_WID                    ( 4)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane7_MSK                    (0xF0000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane7_MIN                    (0)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane7_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_RXOFFSETVDQRANK3_Lane7_HSH                    (0x041C0C5C)

#define DDRDATA6CH0_CR_DATATRAINFEEDBACK_REG                           (0x00000C60)

  #define DDRDATA6CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_OFF       ( 0)
  #define DDRDATA6CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_WID       ( 9)
  #define DDRDATA6CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MSK       (0x000001FF)
  #define DDRDATA6CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MIN       (0)
  #define DDRDATA6CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MAX       (511) // 0x000001FF
  #define DDRDATA6CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_DEF       (0x00000000)
  #define DDRDATA6CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_HSH       (0x09000C60)

  #define DDRDATA6CH0_CR_DATATRAINFEEDBACK_Spare_OFF                   ( 9)
  #define DDRDATA6CH0_CR_DATATRAINFEEDBACK_Spare_WID                   (23)
  #define DDRDATA6CH0_CR_DATATRAINFEEDBACK_Spare_MSK                   (0xFFFFFE00)
  #define DDRDATA6CH0_CR_DATATRAINFEEDBACK_Spare_MIN                   (0)
  #define DDRDATA6CH0_CR_DATATRAINFEEDBACK_Spare_MAX                   (8388607) // 0x007FFFFF
  #define DDRDATA6CH0_CR_DATATRAINFEEDBACK_Spare_DEF                   (0x00000000)
  #define DDRDATA6CH0_CR_DATATRAINFEEDBACK_Spare_HSH                   (0x17090C60)

#define DDRDATA6CH0_CR_DLLPITESTANDADC_REG                             (0x00000C64)

  #define DDRDATA6CH0_CR_DLLPITESTANDADC_RunTest_OFF                   ( 0)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_RunTest_WID                   ( 1)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_RunTest_MSK                   (0x00000001)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_RunTest_MIN                   (0)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_RunTest_MAX                   (1) // 0x00000001
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_RunTest_DEF                   (0x00000000)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_RunTest_HSH                   (0x01000C64)

  #define DDRDATA6CH0_CR_DLLPITESTANDADC_Load_OFF                      ( 1)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_Load_WID                      ( 1)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_Load_MSK                      (0x00000002)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_Load_MIN                      (0)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_Load_MAX                      (1) // 0x00000001
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_Load_DEF                      (0x00000000)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_Load_HSH                      (0x01010C64)

  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ModeHVM_OFF                   ( 2)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ModeHVM_WID                   ( 1)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ModeHVM_MSK                   (0x00000004)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ModeHVM_MIN                   (0)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ModeHVM_MAX                   (1) // 0x00000001
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ModeHVM_DEF                   (0x00000000)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ModeHVM_HSH                   (0x01020C64)

  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ModeDV_OFF                    ( 3)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ModeDV_WID                    ( 1)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ModeDV_MSK                    (0x00000008)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ModeDV_MIN                    (0)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ModeDV_MAX                    (1) // 0x00000001
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ModeDV_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ModeDV_HSH                    (0x01030C64)

  #define DDRDATA6CH0_CR_DLLPITESTANDADC_CalCfdl_OFF                   ( 4)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_CalCfdl_WID                   ( 1)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_CalCfdl_MSK                   (0x00000010)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_CalCfdl_MIN                   (0)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_CalCfdl_MAX                   (1) // 0x00000001
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_CalCfdl_DEF                   (0x00000000)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_CalCfdl_HSH                   (0x01040C64)

  #define DDRDATA6CH0_CR_DLLPITESTANDADC_LoadCount_OFF                 ( 5)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_LoadCount_WID                 (10)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_LoadCount_MSK                 (0x00007FE0)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_LoadCount_MIN                 (0)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_LoadCount_MAX                 (1023) // 0x000003FF
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_LoadCount_DEF                 (0x00000000)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_LoadCount_HSH                 (0x0A050C64)

  #define DDRDATA6CH0_CR_DLLPITESTANDADC_CountStatus_OFF               (15)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_CountStatus_WID               (10)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_CountStatus_MSK               (0x01FF8000)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_CountStatus_MIN               (0)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_CountStatus_MAX               (1023) // 0x000003FF
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_CountStatus_DEF               (0x00000000)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_CountStatus_HSH               (0x0A0F0C64)

  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ModeADC_OFF                   (25)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ModeADC_WID                   ( 1)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ModeADC_MSK                   (0x02000000)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ModeADC_MIN                   (0)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ModeADC_MAX                   (1) // 0x00000001
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ModeADC_DEF                   (0x00000000)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ModeADC_HSH                   (0x01190C64)

  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCClkDiv_OFF                 (26)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCClkDiv_WID                 ( 2)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCClkDiv_MSK                 (0x0C000000)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCClkDiv_MIN                 (0)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCClkDiv_MAX                 (3) // 0x00000003
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCClkDiv_DEF                 (0x00000000)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCClkDiv_HSH                 (0x021A0C64)

  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_OFF             (28)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_WID             ( 1)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MSK             (0x10000000)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MIN             (0)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MAX             (1) // 0x00000001
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_DEF             (0x00000000)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_HSH             (0x011C0C64)

  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCChopEn_OFF                 (29)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCChopEn_WID                 ( 1)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCChopEn_MSK                 (0x20000000)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCChopEn_MIN                 (0)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCChopEn_MAX                 (1) // 0x00000001
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCChopEn_DEF                 (0x00000000)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCChopEn_HSH                 (0x011D0C64)

  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCDone_OFF                   (30)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCDone_WID                   ( 1)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCDone_MSK                   (0x40000000)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCDone_MIN                   (0)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCDone_MAX                   (1) // 0x00000001
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCDone_DEF                   (0x00000000)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_ADCDone_HSH                   (0x011E0C64)

  #define DDRDATA6CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_OFF          (31)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_WID          ( 1)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MSK          (0x80000000)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MIN          (0)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MAX          (1) // 0x00000001
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_DEF          (0x00000000)
  #define DDRDATA6CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_HSH          (0x011F0C64)

#define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_REG                         (0x00000C68)

  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_OFF     ( 0)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_WID     ( 6)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MSK     (0x0000003F)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MIN     (-32)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MAX     (31) // 0x0000001F
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_DEF     (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_HSH     (0x86000C68)

  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_OFF   ( 6)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_WID   ( 6)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MSK   (0x00000FC0)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MIN   (-32)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MAX   (31) // 0x0000001F
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_DEF   (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_HSH   (0x86060C68)

  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_OFF     (12)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_WID     ( 5)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MSK     (0x0001F000)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MIN     (-16)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MAX     (15) // 0x0000000F
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_DEF     (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_HSH     (0x850C0C68)

  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_OFF   (17)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_WID   ( 5)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MSK   (0x003E0000)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MIN   (-16)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MAX   (15) // 0x0000000F
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_DEF   (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_HSH   (0x85110C68)

  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_OFF       (22)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_WID       ( 5)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MSK       (0x07C00000)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MIN       (-16)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MAX       (15) // 0x0000000F
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_DEF       (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_HSH       (0x85160C68)

  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_OFF  (27)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_WID  ( 5)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MSK  (0xF8000000)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MIN  (-16)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MAX  (15) // 0x0000000F
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_DEF  (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_HSH  (0x851B0C68)

#define DDRDATA6CH0_CR_DDRCRDATACONTROL1_REG                           (0x00000C6C)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_RefPi_OFF                   ( 0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_RefPi_WID                   ( 4)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_RefPi_MSK                   (0x0000000F)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_RefPi_MIN                   (-8)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_RefPi_MAX                   (7) // 0x00000007
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_RefPi_DEF                   (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_RefPi_HSH                   (0x84000C6C)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_DllMask_OFF                 ( 4)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_DllMask_WID                 ( 2)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_DllMask_MSK                 (0x00000030)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_DllMask_MIN                 (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_DllMask_MAX                 (3) // 0x00000003
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_DllMask_DEF                 (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_DllMask_HSH                 (0x02040C6C)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_DllWeakLock_OFF             ( 6)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_DllWeakLock_WID             ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MSK             (0x00000040)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MIN             (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MAX             (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_DllWeakLock_DEF             (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_DllWeakLock_HSH             (0x01060C6C)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_OFF      ( 7)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_WID      ( 3)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MSK      (0x00000380)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MIN      (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MAX      (7) // 0x00000007
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_DEF      (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_HSH      (0x03070C6C)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_OFF               (10)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_WID               ( 4)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MSK               (0x00003C00)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MIN               (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MAX               (15) // 0x0000000F
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_DEF               (0x00000008)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_HSH               (0x040A0C6C)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_OdtDelay_OFF                (14)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_OdtDelay_WID                ( 4)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_OdtDelay_MSK                (0x0003C000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_OdtDelay_MIN                (-8)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_OdtDelay_MAX                (7) // 0x00000007
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_OdtDelay_DEF                (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_OdtDelay_HSH                (0x840E0C6C)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_OdtDuration_OFF             (18)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_OdtDuration_WID             ( 3)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_OdtDuration_MSK             (0x001C0000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_OdtDuration_MIN             (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_OdtDuration_MAX             (7) // 0x00000007
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_OdtDuration_DEF             (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_OdtDuration_HSH             (0x03120C6C)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_OFF           (21)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_WID           ( 4)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MSK           (0x01E00000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MIN           (-8)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MAX           (7) // 0x00000007
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_DEF           (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_HSH           (0x84150C6C)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_OFF        (25)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_WID        ( 3)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MSK        (0x0E000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MIN        (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MAX        (7) // 0x00000007
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_DEF        (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_HSH        (0x03190C6C)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_OFF          (28)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_WID          ( 3)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MSK          (0x70000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MIN          (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MAX          (7) // 0x00000007
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_DEF          (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_HSH          (0x031C0C6C)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_OFF          (31)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_WID          ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MSK          (0x80000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MIN          (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MAX          (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_DEF          (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_HSH          (0x011F0C6C)

#define DDRDATA6CH0_CR_DDRCRDATACONTROL2_REG                           (0x00000C70)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_OFF            ( 0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_WID            ( 5)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MSK            (0x0000001F)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MIN            (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MAX            (31) // 0x0000001F
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_DEF            (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_HSH            (0x05000C70)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_OFF             ( 5)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_WID             ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MSK             (0x00000020)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MIN             (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MAX             (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_DEF             (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_HSH             (0x01050C70)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_ForceRxOn_OFF               ( 6)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_ForceRxOn_WID               ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MSK               (0x00000040)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MIN               (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MAX               (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_ForceRxOn_DEF               (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_ForceRxOn_HSH               (0x01060C70)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_LeakerComp_OFF              ( 7)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_LeakerComp_WID              ( 2)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_LeakerComp_MSK              (0x00000180)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_LeakerComp_MIN              (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_LeakerComp_MAX              (3) // 0x00000003
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_LeakerComp_DEF              (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_LeakerComp_HSH              (0x02070C70)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_OFF          ( 9)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_WID          ( 4)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MSK          (0x00001E00)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MIN          (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MAX          (15) // 0x0000000F
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_DEF          (0x00000008)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_HSH          (0x04090C70)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_OFF             (13)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_WID             ( 5)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MSK             (0x0003E000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MIN             (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MAX             (31) // 0x0000001F
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_DEF             (0x00000011)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_HSH             (0x050D0C70)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_OFF             (18)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_WID             ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MSK             (0x00040000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MIN             (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MAX             (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_DEF             (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_HSH             (0x01120C70)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_OFF         (19)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_WID         ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MSK         (0x00080000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MIN         (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_DEF         (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_HSH         (0x01130C70)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_OFF                (20)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_WID                ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MSK                (0x00100000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MIN                (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MAX                (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_DEF                (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_HSH                (0x01140C70)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_OFF               (21)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_WID               ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MSK               (0x00200000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MIN               (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MAX               (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_DEF               (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_HSH               (0x01150C70)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnVttOdt_OFF                (22)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnVttOdt_WID                ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MSK                (0x00400000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MIN                (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MAX                (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnVttOdt_DEF                (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnVttOdt_HSH                (0x01160C70)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_OFF            (23)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_WID            ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MSK            (0x00800000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MIN            (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MAX            (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_DEF            (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_HSH            (0x01170C70)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_TxEqDis_OFF                 (24)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_TxEqDis_WID                 ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_TxEqDis_MSK                 (0x01000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_TxEqDis_MIN                 (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_TxEqDis_MAX                 (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_TxEqDis_DEF                 (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_TxEqDis_HSH                 (0x01180C70)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_OFF           (25)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_WID           ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MSK           (0x02000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MIN           (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MAX           (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_DEF           (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_HSH           (0x01190C70)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_Cben_OFF                    (26)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_Cben_WID                    ( 3)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_Cben_MSK                    (0x1C000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_Cben_MIN                    (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_Cben_MAX                    (7) // 0x00000007
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_Cben_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_Cben_HSH                    (0x031A0C70)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_OFF         (29)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_WID         ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MSK         (0x20000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MIN         (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_HSH         (0x011D0C70)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_OFF         (30)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_WID         ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MSK         (0x40000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MIN         (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_HSH         (0x011E0C70)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_OFF         (31)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_WID         ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MSK         (0x80000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MIN         (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MAX         (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_DEF         (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_HSH         (0x011F0C70)

#define DDRDATA6CH0_CR_DDRCRVREFCONTROL_REG                            (0x00000C74)

  #define DDRDATA6CH0_CR_DDRCRVREFCONTROL_VrefCtl_OFF                  ( 0)
  #define DDRDATA6CH0_CR_DDRCRVREFCONTROL_VrefCtl_WID                  (24)
  #define DDRDATA6CH0_CR_DDRCRVREFCONTROL_VrefCtl_MSK                  (0x00FFFFFF)
  #define DDRDATA6CH0_CR_DDRCRVREFCONTROL_VrefCtl_MIN                  (0)
  #define DDRDATA6CH0_CR_DDRCRVREFCONTROL_VrefCtl_MAX                  (16777215) // 0x00FFFFFF
  #define DDRDATA6CH0_CR_DDRCRVREFCONTROL_VrefCtl_DEF                  (0x000E453A)
  #define DDRDATA6CH0_CR_DDRCRVREFCONTROL_VrefCtl_HSH                  (0x18000C74)

  #define DDRDATA6CH0_CR_DDRCRVREFCONTROL_OutputCode_OFF               (24)
  #define DDRDATA6CH0_CR_DDRCRVREFCONTROL_OutputCode_WID               ( 8)
  #define DDRDATA6CH0_CR_DDRCRVREFCONTROL_OutputCode_MSK               (0xFF000000)
  #define DDRDATA6CH0_CR_DDRCRVREFCONTROL_OutputCode_MIN               (0)
  #define DDRDATA6CH0_CR_DDRCRVREFCONTROL_OutputCode_MAX               (255) // 0x000000FF
  #define DDRDATA6CH0_CR_DDRCRVREFCONTROL_OutputCode_DEF               (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVREFCONTROL_OutputCode_HSH               (0x08180C74)

#define DDRDATA6CH0_CR_DDRCRVSSHICONTROL_REG                           (0x00000C78)

  #define DDRDATA6CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_OFF                ( 0)
  #define DDRDATA6CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_WID                (25)
  #define DDRDATA6CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MSK                (0x01FFFFFF)
  #define DDRDATA6CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MIN                (0)
  #define DDRDATA6CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MAX                (33554431) // 0x01FFFFFF
  #define DDRDATA6CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_DEF                (0x014D8234)
  #define DDRDATA6CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_HSH                (0x19000C78)

  #define DDRDATA6CH0_CR_DDRCRVSSHICONTROL_OutputCode_OFF              (25)
  #define DDRDATA6CH0_CR_DDRCRVSSHICONTROL_OutputCode_WID              ( 7)
  #define DDRDATA6CH0_CR_DDRCRVSSHICONTROL_OutputCode_MSK              (0xFE000000)
  #define DDRDATA6CH0_CR_DDRCRVSSHICONTROL_OutputCode_MIN              (0)
  #define DDRDATA6CH0_CR_DDRCRVSSHICONTROL_OutputCode_MAX              (127) // 0x0000007F
  #define DDRDATA6CH0_CR_DDRCRVSSHICONTROL_OutputCode_DEF              (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVSSHICONTROL_OutputCode_HSH              (0x07190C78)

#define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_REG                        (0x00000C7C)

  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_OFF          ( 0)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_WID          ( 6)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MSK          (0x0000003F)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MIN          (-32)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MAX          (31) // 0x0000001F
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_DEF          (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_HSH          (0x86000C7C)

  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_OFF          ( 6)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_WID          ( 6)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MSK          (0x00000FC0)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MIN          (-32)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_DEF          (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_HSH          (0x86060C7C)

  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_OFF           (12)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_WID           ( 6)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MSK           (0x0003F000)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MIN           (-32)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MAX           (31) // 0x0000001F
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_DEF           (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_HSH           (0x860C0C7C)

  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_OFF          (18)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_WID          ( 6)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MSK          (0x00FC0000)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MIN          (-32)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_DEF          (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_HSH          (0x86120C7C)

  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_OFF           (24)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_WID           ( 7)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MSK           (0x7F000000)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MIN           (-64)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MAX           (63) // 0x0000003F
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_DEF           (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_HSH           (0x87180C7C)

  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_OFF                (31)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_WID                ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MSK                (0x80000000)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MIN                (0)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MAX                (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_DEF                (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_HSH                (0x011F0C7C)

#define DDRDATA6CH0_CR_DDRCRDATACONTROL0_REG                           (0x00000C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_OFF          ( 0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_WID          ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MSK          (0x00000001)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MIN          (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_DEF          (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_HSH          (0x01000C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_OFF          ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_WID          ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MSK          (0x00000002)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MIN          (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_DEF          (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_HSH          (0x01010C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_OFF          ( 2)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_WID          ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MSK          (0x00000004)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MIN          (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_DEF          (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_HSH          (0x01020C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_OFF    ( 3)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_WID    ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MSK    (0x00000008)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MIN    (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MAX    (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_DEF    (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_HSH    (0x01030C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxOn_OFF                    ( 4)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxOn_WID                    ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxOn_MSK                    (0x00000010)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxOn_MIN                    (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxOn_MAX                    (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxOn_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxOn_HSH                    (0x01040C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RfOn_OFF                    ( 5)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RfOn_WID                    ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RfOn_MSK                    (0x00000020)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RfOn_MIN                    (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RfOn_MAX                    (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RfOn_DEF                    (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RfOn_HSH                    (0x01050C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxPiOn_OFF                  ( 6)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxPiOn_WID                  ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxPiOn_MSK                  (0x00000040)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxPiOn_MIN                  (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxPiOn_DEF                  (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxPiOn_HSH                  (0x01060C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxPiOn_OFF                  ( 7)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxPiOn_WID                  ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxPiOn_MSK                  (0x00000080)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxPiOn_MIN                  (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxPiOn_DEF                  (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxPiOn_HSH                  (0x01070C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_OFF        ( 8)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_WID        ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MSK        (0x00000100)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MIN        (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_DEF        (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_HSH        (0x01080C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_OFF        ( 9)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_WID        ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MSK        (0x00000200)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MIN        (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_DEF        (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_HSH        (0x01090C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxDisable_OFF               (10)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxDisable_WID               ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxDisable_MSK               (0x00000400)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxDisable_MIN               (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxDisable_MAX               (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxDisable_DEF               (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxDisable_HSH               (0x010A0C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxDisable_OFF               (11)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxDisable_WID               ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxDisable_MSK               (0x00000800)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxDisable_MIN               (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxDisable_MAX               (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxDisable_DEF               (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxDisable_HSH               (0x010B0C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxLong_OFF                  (12)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxLong_WID                  ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxLong_MSK                  (0x00001000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxLong_MIN                  (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxLong_MAX                  (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxLong_DEF                  (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_TxLong_HSH                  (0x010C0C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_OFF               (13)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_WID               ( 2)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MSK               (0x00006000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MIN               (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MAX               (3) // 0x00000003
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_DEF               (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_HSH               (0x020D0C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxReadPointer_OFF           (15)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxReadPointer_WID           ( 3)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MSK           (0x00038000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MIN           (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MAX           (7) // 0x00000007
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxReadPointer_DEF           (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_RxReadPointer_HSH           (0x030F0C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_OFF              (18)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_WID              ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MSK              (0x00040000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MIN              (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MAX              (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_DEF              (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_HSH              (0x01120C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_OFF            (19)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_WID            ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MSK            (0x00080000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MIN            (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MAX            (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_DEF            (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_HSH            (0x01130C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ReadRFRd_OFF                (20)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ReadRFRd_WID                ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MSK                (0x00100000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MIN                (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MAX                (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ReadRFRd_DEF                (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ReadRFRd_HSH                (0x01140C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ReadRFWr_OFF                (21)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ReadRFWr_WID                ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MSK                (0x00200000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MIN                (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MAX                (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ReadRFWr_DEF                (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ReadRFWr_HSH                (0x01150C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ReadRFRank_OFF              (22)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ReadRFRank_WID              ( 2)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MSK              (0x00C00000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MIN              (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MAX              (3) // 0x00000003
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ReadRFRank_DEF              (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ReadRFRank_HSH              (0x02160C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_OFF              (24)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_WID              ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MSK              (0x01000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MIN              (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MAX              (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_DEF              (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_HSH              (0x01180C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_OdtSampOff_OFF              (25)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_OdtSampOff_WID              ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MSK              (0x02000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MIN              (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MAX              (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_OdtSampOff_DEF              (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_OdtSampOff_HSH              (0x01190C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_OFF        (26)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_WID        ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MSK        (0x04000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MIN        (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MAX        (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_DEF        (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_HSH        (0x011A0C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_OFF         (27)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_WID         ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MSK         (0x08000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MIN         (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MAX         (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_DEF         (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_HSH         (0x011B0C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_OFF              (28)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_WID              ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MSK              (0x10000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MIN              (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MAX              (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_DEF              (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_HSH              (0x011C0C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_OFF          (29)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_WID          ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MSK          (0x20000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MIN          (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MAX          (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_DEF          (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_HSH          (0x011D0C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_OFF         (30)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_WID         ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MSK         (0x40000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MIN         (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MAX         (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_DEF         (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_HSH         (0x011E0C80)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_OFF            (31)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_WID            ( 1)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MSK            (0x80000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MIN            (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MAX            (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_DEF            (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_HSH            (0x011F0C80)

#define DDRDATA6CH0_CR_DDRCRVREFADJUST1_REG                            (0x00000C84)

  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_OFF                ( 0)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_WID                ( 7)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MSK                (0x0000007F)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MIN                (-64)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MAX                (63) // 0x0000003F
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_DEF                (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_HSH                (0x87000C84)

  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_OFF               ( 7)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_WID               ( 7)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MSK               (0x00003F80)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MIN               (-64)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_DEF               (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_HSH               (0x87070C84)

  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_OFF               (14)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_WID               ( 7)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MSK               (0x001FC000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MIN               (-64)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_DEF               (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_HSH               (0x870E0C84)

  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_OFF             (21)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_WID             ( 1)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MSK             (0x00200000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MIN             (0)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MAX             (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_DEF             (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_HSH             (0x01150C84)

  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_OFF            (22)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_WID            ( 1)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MSK            (0x00400000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MIN            (0)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MAX            (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_DEF            (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_HSH            (0x01160C84)

  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_OFF            (23)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_WID            ( 1)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MSK            (0x00800000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MIN            (0)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MAX            (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_DEF            (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_HSH            (0x01170C84)

  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_OFF             (24)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_WID             ( 2)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MSK             (0x03000000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MIN             (0)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MAX             (3) // 0x00000003
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_DEF             (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_HSH             (0x02180C84)

  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_OFF            (26)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_WID            ( 1)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MSK            (0x04000000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MIN            (0)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MAX            (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_DEF            (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_HSH            (0x011A0C84)

  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_Rsvd_OFF                     (27)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_Rsvd_WID                     ( 2)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_Rsvd_MSK                     (0x18000000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_Rsvd_MIN                     (0)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_Rsvd_MAX                     (3) // 0x00000003
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_Rsvd_DEF                     (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_Rsvd_HSH                     (0x021B0C84)

  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_caSlowBW_OFF                 (29)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_caSlowBW_WID                 ( 1)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_caSlowBW_MSK                 (0x20000000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_caSlowBW_MIN                 (0)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_caSlowBW_MAX                 (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_caSlowBW_DEF                 (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_caSlowBW_HSH                 (0x011D0C84)

  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_OFF                (30)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_WID                ( 1)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MSK                (0x40000000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MIN                (0)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_DEF                (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_HSH                (0x011E0C84)

  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_OFF                (31)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_WID                ( 1)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MSK                (0x80000000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MIN                (0)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_DEF                (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_HSH                (0x011F0C84)

#define DDRDATA6CH0_CR_DDRCRDATACONTROL3_REG                           (0x00000C88)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_OFF        ( 0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_WID        ( 3)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MSK        (0x00000007)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MIN        (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MAX        (7) // 0x00000007
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_DEF        (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_HSH        (0x03000C88)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_OFF        ( 3)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_WID        ( 3)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MSK        (0x00000038)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MIN        (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MAX        (7) // 0x00000007
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_DEF        (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_HSH        (0x03030C88)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_OFF        ( 6)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_WID        ( 3)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MSK        (0x000001C0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MIN        (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MAX        (7) // 0x00000007
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_DEF        (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_HSH        (0x03060C88)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_OFF        ( 9)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_WID        ( 3)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MSK        (0x00000E00)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MIN        (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MAX        (7) // 0x00000007
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_DEF        (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_HSH        (0x03090C88)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_OFF        (12)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_WID        ( 3)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MSK        (0x00007000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MIN        (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MAX        (7) // 0x00000007
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_DEF        (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_HSH        (0x030C0C88)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_OFF        (15)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_WID        ( 3)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MSK        (0x00038000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MIN        (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MAX        (7) // 0x00000007
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_DEF        (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_HSH        (0x030F0C88)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_OFF        (18)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_WID        ( 3)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MSK        (0x001C0000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MIN        (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MAX        (7) // 0x00000007
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_DEF        (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_HSH        (0x03120C88)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_OFF        (21)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_WID        ( 3)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MSK        (0x00E00000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MIN        (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MAX        (7) // 0x00000007
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_DEF        (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_HSH        (0x03150C88)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_OFF                (24)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_WID                ( 3)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MSK                (0x07000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MIN                (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MAX                (7) // 0x00000007
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_DEF                (0x00000003)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_HSH                (0x03180C88)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_OFF             (27)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_WID             ( 3)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MSK             (0x38000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MIN             (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MAX             (7) // 0x00000007
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_DEF             (0x00000003)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_HSH             (0x031B0C88)

  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_OFF                (30)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_WID                ( 2)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MSK                (0xC0000000)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MIN                (0)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MAX                (3) // 0x00000003
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_DEF                (0x00000001)
  #define DDRDATA6CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_HSH                (0x021E0C88)

#define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_REG                          (0x00000C8C)

  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Target_OFF                 ( 0)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Target_WID                 ( 4)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Target_MSK                 (0x0000000F)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Target_MIN                 (0)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Target_MAX                 (15) // 0x0000000F
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Target_DEF                 (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Target_HSH                 (0x04000C8C)

  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Panic_OFF                  ( 4)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Panic_WID                  ( 5)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Panic_MSK                  (0x000001F0)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Panic_MIN                  (0)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Panic_MAX                  (31) // 0x0000001F
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Panic_DEF                  (0x00000010)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Panic_HSH                  (0x05040C8C)

  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_OFF            ( 9)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_WID            ( 2)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MSK            (0x00000600)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MIN            (0)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MAX            (3) // 0x00000003
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_DEF            (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_HSH            (0x02090C8C)

  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_OFF         (11)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_WID         ( 1)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MSK         (0x00000800)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MIN         (0)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_DEF         (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_HSH         (0x010B0C8C)

  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_OFF             (12)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_WID             ( 1)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MSK             (0x00001000)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MIN             (0)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MAX             (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_DEF             (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_HSH             (0x010C0C8C)

  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_OFF            (13)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_WID            ( 3)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MSK            (0x0000E000)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MIN            (0)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MAX            (7) // 0x00000007
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_DEF            (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_HSH            (0x030D0C8C)

  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_OFF      (16)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_WID      ( 1)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MSK      (0x00010000)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MIN      (0)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MAX      (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_DEF      (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_HSH      (0x01100C8C)

  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Spares_OFF                 (17)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Spares_WID                 ( 8)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Spares_MSK                 (0x01FE0000)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Spares_MIN                 (0)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Spares_MAX                 (255) // 0x000000FF
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Spares_DEF                 (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Spares_HSH                 (0x08110C8C)

  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_OFF             (25)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_WID             ( 1)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MSK             (0x02000000)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MIN             (0)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MAX             (1) // 0x00000001
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_DEF             (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_HSH             (0x01190C8C)

  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_OFF         (26)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_WID         ( 6)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MSK         (0xFC000000)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MIN         (0)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MAX         (63) // 0x0000003F
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_DEF         (0x00000000)
  #define DDRDATA6CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_HSH         (0x061A0C8C)

#define DDRDATA6CH1_CR_RXTRAINRANK0_REG                                (0x00000D00)

  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxRcvEnPi_MIN                    (0)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxRcvEnPi_HSH                    (0x09000D00)

  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxDqsPPi_WID                     ( 6)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxDqsPPi_MIN                     (0)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxDqsPPi_HSH                     (0x06090D00)

  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxEq_OFF                         (15)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxEq_WID                         ( 5)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxEq_MSK                         (0x000F8000)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxEq_MIN                         (0)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxEq_DEF                         (0x00000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxEq_HSH                         (0x050F0D00)

  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxDqsNPi_OFF                     (20)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxDqsNPi_WID                     ( 6)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxDqsNPi_MIN                     (0)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxDqsNPi_HSH                     (0x06140D00)

  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxVref_OFF                       (26)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxVref_WID                       ( 6)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxVref_MSK                       (0xFC000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxVref_MIN                       (-32)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxVref_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK0_RxVref_HSH                       (0x861A0D00)

#define DDRDATA6CH1_CR_RXTRAINRANK1_REG                                (0x00000D04)

  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxRcvEnPi_MIN                    (0)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxRcvEnPi_HSH                    (0x09000D04)

  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxDqsPPi_WID                     ( 6)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxDqsPPi_MIN                     (0)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxDqsPPi_HSH                     (0x06090D04)

  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxEq_OFF                         (15)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxEq_WID                         ( 5)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxEq_MSK                         (0x000F8000)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxEq_MIN                         (0)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxEq_DEF                         (0x00000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxEq_HSH                         (0x050F0D04)

  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxDqsNPi_OFF                     (20)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxDqsNPi_WID                     ( 6)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxDqsNPi_MIN                     (0)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxDqsNPi_HSH                     (0x06140D04)

  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxVref_OFF                       (26)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxVref_WID                       ( 6)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxVref_MSK                       (0xFC000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxVref_MIN                       (-32)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxVref_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK1_RxVref_HSH                       (0x861A0D04)

#define DDRDATA6CH1_CR_RXTRAINRANK2_REG                                (0x00000D08)

  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxRcvEnPi_MIN                    (0)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxRcvEnPi_HSH                    (0x09000D08)

  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxDqsPPi_WID                     ( 6)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxDqsPPi_MIN                     (0)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxDqsPPi_HSH                     (0x06090D08)

  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxEq_OFF                         (15)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxEq_WID                         ( 5)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxEq_MSK                         (0x000F8000)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxEq_MIN                         (0)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxEq_DEF                         (0x00000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxEq_HSH                         (0x050F0D08)

  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxDqsNPi_OFF                     (20)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxDqsNPi_WID                     ( 6)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxDqsNPi_MIN                     (0)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxDqsNPi_HSH                     (0x06140D08)

  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxVref_OFF                       (26)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxVref_WID                       ( 6)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxVref_MSK                       (0xFC000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxVref_MIN                       (-32)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxVref_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK2_RxVref_HSH                       (0x861A0D08)

#define DDRDATA6CH1_CR_RXTRAINRANK3_REG                                (0x00000D0C)

  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxRcvEnPi_MIN                    (0)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxRcvEnPi_HSH                    (0x09000D0C)

  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxDqsPPi_WID                     ( 6)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxDqsPPi_MIN                     (0)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxDqsPPi_HSH                     (0x06090D0C)

  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxEq_OFF                         (15)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxEq_WID                         ( 5)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxEq_MSK                         (0x000F8000)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxEq_MIN                         (0)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxEq_DEF                         (0x00000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxEq_HSH                         (0x050F0D0C)

  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxDqsNPi_OFF                     (20)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxDqsNPi_WID                     ( 6)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxDqsNPi_MIN                     (0)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxDqsNPi_HSH                     (0x06140D0C)

  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxVref_OFF                       (26)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxVref_WID                       ( 6)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxVref_MSK                       (0xFC000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxVref_MIN                       (-32)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxVref_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXTRAINRANK3_RxVref_HSH                       (0x861A0D0C)

#define DDRDATA6CH1_CR_RXPERBITRANK0_REG                               (0x00000D10)

  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane0_HSH                       (0x04000D10)

  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane1_HSH                       (0x04040D10)

  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane2_HSH                       (0x04080D10)

  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane3_HSH                       (0x040C0D10)

  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane4_HSH                       (0x04100D10)

  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane5_HSH                       (0x04140D10)

  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane6_HSH                       (0x04180D10)

  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK0_Lane7_HSH                       (0x041C0D10)

#define DDRDATA6CH1_CR_RXPERBITRANK1_REG                               (0x00000D14)

  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane0_HSH                       (0x04000D14)

  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane1_HSH                       (0x04040D14)

  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane2_HSH                       (0x04080D14)

  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane3_HSH                       (0x040C0D14)

  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane4_HSH                       (0x04100D14)

  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane5_HSH                       (0x04140D14)

  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane6_HSH                       (0x04180D14)

  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK1_Lane7_HSH                       (0x041C0D14)

#define DDRDATA6CH1_CR_RXPERBITRANK2_REG                               (0x00000D18)

  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane0_HSH                       (0x04000D18)

  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane1_HSH                       (0x04040D18)

  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane2_HSH                       (0x04080D18)

  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane3_HSH                       (0x040C0D18)

  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane4_HSH                       (0x04100D18)

  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane5_HSH                       (0x04140D18)

  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane6_HSH                       (0x04180D18)

  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK2_Lane7_HSH                       (0x041C0D18)

#define DDRDATA6CH1_CR_RXPERBITRANK3_REG                               (0x00000D1C)

  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane0_HSH                       (0x04000D1C)

  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane1_HSH                       (0x04040D1C)

  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane2_HSH                       (0x04080D1C)

  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane3_HSH                       (0x040C0D1C)

  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane4_HSH                       (0x04100D1C)

  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane5_HSH                       (0x04140D1C)

  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane6_HSH                       (0x04180D1C)

  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_RXPERBITRANK3_Lane7_HSH                       (0x041C0D1C)

#define DDRDATA6CH1_CR_TXTRAINRANK0_REG                                (0x00000D20)

  #define DDRDATA6CH1_CR_TXTRAINRANK0_TxDqDelay_OFF                    ( 0)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_TxDqDelay_WID                    ( 9)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_TxDqDelay_MIN                    (0)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA6CH1_CR_TXTRAINRANK0_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_TxDqDelay_HSH                    (0x09000D20)

  #define DDRDATA6CH1_CR_TXTRAINRANK0_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_TxDqsDelay_WID                   ( 9)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_TxDqsDelay_MIN                   (0)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA6CH1_CR_TXTRAINRANK0_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_TxDqsDelay_HSH                   (0x09090D20)

  #define DDRDATA6CH1_CR_TXTRAINRANK0_Spare0_OFF                       (18)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_Spare0_WID                       ( 2)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_Spare0_MSK                       (0x000C0000)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_Spare0_MIN                       (0)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA6CH1_CR_TXTRAINRANK0_Spare0_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_Spare0_HSH                       (0x02120D20)

  #define DDRDATA6CH1_CR_TXTRAINRANK0_TxEqualization_OFF               (20)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_TxEqualization_WID               ( 6)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_TxEqualization_MIN               (0)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA6CH1_CR_TXTRAINRANK0_TxEqualization_DEF               (0x00000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_TxEqualization_HSH               (0x06140D20)

  #define DDRDATA6CH1_CR_TXTRAINRANK0_Spare1_OFF                       (26)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_Spare1_WID                       ( 6)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_Spare1_MSK                       (0xFC000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_Spare1_MIN                       (0)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA6CH1_CR_TXTRAINRANK0_Spare1_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK0_Spare1_HSH                       (0x061A0D20)

#define DDRDATA6CH1_CR_TXTRAINRANK1_REG                                (0x00000D24)

  #define DDRDATA6CH1_CR_TXTRAINRANK1_TxDqDelay_OFF                    ( 0)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_TxDqDelay_WID                    ( 9)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_TxDqDelay_MIN                    (0)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA6CH1_CR_TXTRAINRANK1_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_TxDqDelay_HSH                    (0x09000D24)

  #define DDRDATA6CH1_CR_TXTRAINRANK1_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_TxDqsDelay_WID                   ( 9)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_TxDqsDelay_MIN                   (0)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA6CH1_CR_TXTRAINRANK1_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_TxDqsDelay_HSH                   (0x09090D24)

  #define DDRDATA6CH1_CR_TXTRAINRANK1_Spare0_OFF                       (18)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_Spare0_WID                       ( 2)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_Spare0_MSK                       (0x000C0000)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_Spare0_MIN                       (0)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA6CH1_CR_TXTRAINRANK1_Spare0_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_Spare0_HSH                       (0x02120D24)

  #define DDRDATA6CH1_CR_TXTRAINRANK1_TxEqualization_OFF               (20)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_TxEqualization_WID               ( 6)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_TxEqualization_MIN               (0)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA6CH1_CR_TXTRAINRANK1_TxEqualization_DEF               (0x00000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_TxEqualization_HSH               (0x06140D24)

  #define DDRDATA6CH1_CR_TXTRAINRANK1_Spare1_OFF                       (26)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_Spare1_WID                       ( 6)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_Spare1_MSK                       (0xFC000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_Spare1_MIN                       (0)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA6CH1_CR_TXTRAINRANK1_Spare1_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK1_Spare1_HSH                       (0x061A0D24)

#define DDRDATA6CH1_CR_TXTRAINRANK2_REG                                (0x00000D28)

  #define DDRDATA6CH1_CR_TXTRAINRANK2_TxDqDelay_OFF                    ( 0)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_TxDqDelay_WID                    ( 9)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_TxDqDelay_MIN                    (0)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA6CH1_CR_TXTRAINRANK2_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_TxDqDelay_HSH                    (0x09000D28)

  #define DDRDATA6CH1_CR_TXTRAINRANK2_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_TxDqsDelay_WID                   ( 9)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_TxDqsDelay_MIN                   (0)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA6CH1_CR_TXTRAINRANK2_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_TxDqsDelay_HSH                   (0x09090D28)

  #define DDRDATA6CH1_CR_TXTRAINRANK2_Spare0_OFF                       (18)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_Spare0_WID                       ( 2)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_Spare0_MSK                       (0x000C0000)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_Spare0_MIN                       (0)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA6CH1_CR_TXTRAINRANK2_Spare0_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_Spare0_HSH                       (0x02120D28)

  #define DDRDATA6CH1_CR_TXTRAINRANK2_TxEqualization_OFF               (20)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_TxEqualization_WID               ( 6)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_TxEqualization_MIN               (0)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA6CH1_CR_TXTRAINRANK2_TxEqualization_DEF               (0x00000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_TxEqualization_HSH               (0x06140D28)

  #define DDRDATA6CH1_CR_TXTRAINRANK2_Spare1_OFF                       (26)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_Spare1_WID                       ( 6)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_Spare1_MSK                       (0xFC000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_Spare1_MIN                       (0)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA6CH1_CR_TXTRAINRANK2_Spare1_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK2_Spare1_HSH                       (0x061A0D28)

#define DDRDATA6CH1_CR_TXTRAINRANK3_REG                                (0x00000D2C)

  #define DDRDATA6CH1_CR_TXTRAINRANK3_TxDqDelay_OFF                    ( 0)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_TxDqDelay_WID                    ( 9)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_TxDqDelay_MIN                    (0)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA6CH1_CR_TXTRAINRANK3_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_TxDqDelay_HSH                    (0x09000D2C)

  #define DDRDATA6CH1_CR_TXTRAINRANK3_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_TxDqsDelay_WID                   ( 9)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_TxDqsDelay_MIN                   (0)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA6CH1_CR_TXTRAINRANK3_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_TxDqsDelay_HSH                   (0x09090D2C)

  #define DDRDATA6CH1_CR_TXTRAINRANK3_Spare0_OFF                       (18)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_Spare0_WID                       ( 2)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_Spare0_MSK                       (0x000C0000)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_Spare0_MIN                       (0)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA6CH1_CR_TXTRAINRANK3_Spare0_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_Spare0_HSH                       (0x02120D2C)

  #define DDRDATA6CH1_CR_TXTRAINRANK3_TxEqualization_OFF               (20)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_TxEqualization_WID               ( 6)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_TxEqualization_MIN               (0)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA6CH1_CR_TXTRAINRANK3_TxEqualization_DEF               (0x00000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_TxEqualization_HSH               (0x06140D2C)

  #define DDRDATA6CH1_CR_TXTRAINRANK3_Spare1_OFF                       (26)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_Spare1_WID                       ( 6)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_Spare1_MSK                       (0xFC000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_Spare1_MIN                       (0)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA6CH1_CR_TXTRAINRANK3_Spare1_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXTRAINRANK3_Spare1_HSH                       (0x061A0D2C)

#define DDRDATA6CH1_CR_TXPERBITRANK0_REG                               (0x00000D30)

  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane0_HSH                       (0x04000D30)

  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane1_HSH                       (0x04040D30)

  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane2_HSH                       (0x04080D30)

  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane3_HSH                       (0x040C0D30)

  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane4_HSH                       (0x04100D30)

  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane5_HSH                       (0x04140D30)

  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane6_HSH                       (0x04180D30)

  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK0_Lane7_HSH                       (0x041C0D30)

#define DDRDATA6CH1_CR_TXPERBITRANK1_REG                               (0x00000D34)

  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane0_HSH                       (0x04000D34)

  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane1_HSH                       (0x04040D34)

  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane2_HSH                       (0x04080D34)

  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane3_HSH                       (0x040C0D34)

  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane4_HSH                       (0x04100D34)

  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane5_HSH                       (0x04140D34)

  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane6_HSH                       (0x04180D34)

  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK1_Lane7_HSH                       (0x041C0D34)

#define DDRDATA6CH1_CR_TXPERBITRANK2_REG                               (0x00000D38)

  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane0_HSH                       (0x04000D38)

  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane1_HSH                       (0x04040D38)

  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane2_HSH                       (0x04080D38)

  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane3_HSH                       (0x040C0D38)

  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane4_HSH                       (0x04100D38)

  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane5_HSH                       (0x04140D38)

  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane6_HSH                       (0x04180D38)

  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK2_Lane7_HSH                       (0x041C0D38)

#define DDRDATA6CH1_CR_TXPERBITRANK3_REG                               (0x00000D3C)

  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane0_HSH                       (0x04000D3C)

  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane1_HSH                       (0x04040D3C)

  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane2_HSH                       (0x04080D3C)

  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane3_HSH                       (0x040C0D3C)

  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane4_HSH                       (0x04100D3C)

  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane5_HSH                       (0x04140D3C)

  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane6_HSH                       (0x04180D3C)

  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA6CH1_CR_TXPERBITRANK3_Lane7_HSH                       (0x041C0D3C)

#define DDRDATA6CH1_CR_RCOMPDATA0_REG                                  (0x00000D40)

  #define DDRDATA6CH1_CR_RCOMPDATA0_RcompDrvUp_OFF                     ( 0)
  #define DDRDATA6CH1_CR_RCOMPDATA0_RcompDrvUp_WID                     ( 6)
  #define DDRDATA6CH1_CR_RCOMPDATA0_RcompDrvUp_MSK                     (0x0000003F)
  #define DDRDATA6CH1_CR_RCOMPDATA0_RcompDrvUp_MIN                     (0)
  #define DDRDATA6CH1_CR_RCOMPDATA0_RcompDrvUp_MAX                     (63) // 0x0000003F
  #define DDRDATA6CH1_CR_RCOMPDATA0_RcompDrvUp_DEF                     (0x00000000)
  #define DDRDATA6CH1_CR_RCOMPDATA0_RcompDrvUp_HSH                     (0x06000D40)

  #define DDRDATA6CH1_CR_RCOMPDATA0_Rsvd_OFF                           ( 6)
  #define DDRDATA6CH1_CR_RCOMPDATA0_Rsvd_WID                           ( 3)
  #define DDRDATA6CH1_CR_RCOMPDATA0_Rsvd_MSK                           (0x000001C0)
  #define DDRDATA6CH1_CR_RCOMPDATA0_Rsvd_MIN                           (0)
  #define DDRDATA6CH1_CR_RCOMPDATA0_Rsvd_MAX                           (7) // 0x00000007
  #define DDRDATA6CH1_CR_RCOMPDATA0_Rsvd_DEF                           (0x00000000)
  #define DDRDATA6CH1_CR_RCOMPDATA0_Rsvd_HSH                           (0x03060D40)

  #define DDRDATA6CH1_CR_RCOMPDATA0_RcompDrvDown_OFF                   ( 9)
  #define DDRDATA6CH1_CR_RCOMPDATA0_RcompDrvDown_WID                   ( 6)
  #define DDRDATA6CH1_CR_RCOMPDATA0_RcompDrvDown_MSK                   (0x00007E00)
  #define DDRDATA6CH1_CR_RCOMPDATA0_RcompDrvDown_MIN                   (0)
  #define DDRDATA6CH1_CR_RCOMPDATA0_RcompDrvDown_MAX                   (63) // 0x0000003F
  #define DDRDATA6CH1_CR_RCOMPDATA0_RcompDrvDown_DEF                   (0x00000000)
  #define DDRDATA6CH1_CR_RCOMPDATA0_RcompDrvDown_HSH                   (0x06090D40)

  #define DDRDATA6CH1_CR_RCOMPDATA0_VTComp_OFF                         (15)
  #define DDRDATA6CH1_CR_RCOMPDATA0_VTComp_WID                         ( 5)
  #define DDRDATA6CH1_CR_RCOMPDATA0_VTComp_MSK                         (0x000F8000)
  #define DDRDATA6CH1_CR_RCOMPDATA0_VTComp_MIN                         (0)
  #define DDRDATA6CH1_CR_RCOMPDATA0_VTComp_MAX                         (31) // 0x0000001F
  #define DDRDATA6CH1_CR_RCOMPDATA0_VTComp_DEF                         (0x00000000)
  #define DDRDATA6CH1_CR_RCOMPDATA0_VTComp_HSH                         (0x050F0D40)

  #define DDRDATA6CH1_CR_RCOMPDATA0_SlewRateComp_OFF                   (20)
  #define DDRDATA6CH1_CR_RCOMPDATA0_SlewRateComp_WID                   ( 5)
  #define DDRDATA6CH1_CR_RCOMPDATA0_SlewRateComp_MSK                   (0x01F00000)
  #define DDRDATA6CH1_CR_RCOMPDATA0_SlewRateComp_MIN                   (0)
  #define DDRDATA6CH1_CR_RCOMPDATA0_SlewRateComp_MAX                   (31) // 0x0000001F
  #define DDRDATA6CH1_CR_RCOMPDATA0_SlewRateComp_DEF                   (0x00000000)
  #define DDRDATA6CH1_CR_RCOMPDATA0_SlewRateComp_HSH                   (0x05140D40)

  #define DDRDATA6CH1_CR_RCOMPDATA0_Spare0_OFF                         (25)
  #define DDRDATA6CH1_CR_RCOMPDATA0_Spare0_WID                         ( 1)
  #define DDRDATA6CH1_CR_RCOMPDATA0_Spare0_MSK                         (0x02000000)
  #define DDRDATA6CH1_CR_RCOMPDATA0_Spare0_MIN                         (0)
  #define DDRDATA6CH1_CR_RCOMPDATA0_Spare0_MAX                         (1) // 0x00000001
  #define DDRDATA6CH1_CR_RCOMPDATA0_Spare0_DEF                         (0x00000000)
  #define DDRDATA6CH1_CR_RCOMPDATA0_Spare0_HSH                         (0x01190D40)

  #define DDRDATA6CH1_CR_RCOMPDATA0_TcoComp_OFF                        (26)
  #define DDRDATA6CH1_CR_RCOMPDATA0_TcoComp_WID                        ( 6)
  #define DDRDATA6CH1_CR_RCOMPDATA0_TcoComp_MSK                        (0xFC000000)
  #define DDRDATA6CH1_CR_RCOMPDATA0_TcoComp_MIN                        (0)
  #define DDRDATA6CH1_CR_RCOMPDATA0_TcoComp_MAX                        (63) // 0x0000003F
  #define DDRDATA6CH1_CR_RCOMPDATA0_TcoComp_DEF                        (0x00000000)
  #define DDRDATA6CH1_CR_RCOMPDATA0_TcoComp_HSH                        (0x061A0D40)

#define DDRDATA6CH1_CR_RCOMPDATA1_REG                                  (0x00000D44)

  #define DDRDATA6CH1_CR_RCOMPDATA1_RcompOdtUp_OFF                     ( 0)
  #define DDRDATA6CH1_CR_RCOMPDATA1_RcompOdtUp_WID                     ( 6)
  #define DDRDATA6CH1_CR_RCOMPDATA1_RcompOdtUp_MSK                     (0x0000003F)
  #define DDRDATA6CH1_CR_RCOMPDATA1_RcompOdtUp_MIN                     (0)
  #define DDRDATA6CH1_CR_RCOMPDATA1_RcompOdtUp_MAX                     (63) // 0x0000003F
  #define DDRDATA6CH1_CR_RCOMPDATA1_RcompOdtUp_DEF                     (0x00000000)
  #define DDRDATA6CH1_CR_RCOMPDATA1_RcompOdtUp_HSH                     (0x06000D44)

  #define DDRDATA6CH1_CR_RCOMPDATA1_PanicDrvDn_OFF                     ( 6)
  #define DDRDATA6CH1_CR_RCOMPDATA1_PanicDrvDn_WID                     (10)
  #define DDRDATA6CH1_CR_RCOMPDATA1_PanicDrvDn_MSK                     (0x0000FFC0)
  #define DDRDATA6CH1_CR_RCOMPDATA1_PanicDrvDn_MIN                     (0)
  #define DDRDATA6CH1_CR_RCOMPDATA1_PanicDrvDn_MAX                     (1023) // 0x000003FF
  #define DDRDATA6CH1_CR_RCOMPDATA1_PanicDrvDn_DEF                     (0x00000000)
  #define DDRDATA6CH1_CR_RCOMPDATA1_PanicDrvDn_HSH                     (0x0A060D44)

  #define DDRDATA6CH1_CR_RCOMPDATA1_PanicDrvUp_OFF                     (16)
  #define DDRDATA6CH1_CR_RCOMPDATA1_PanicDrvUp_WID                     (10)
  #define DDRDATA6CH1_CR_RCOMPDATA1_PanicDrvUp_MSK                     (0x03FF0000)
  #define DDRDATA6CH1_CR_RCOMPDATA1_PanicDrvUp_MIN                     (0)
  #define DDRDATA6CH1_CR_RCOMPDATA1_PanicDrvUp_MAX                     (1023) // 0x000003FF
  #define DDRDATA6CH1_CR_RCOMPDATA1_PanicDrvUp_DEF                     (0x00000000)
  #define DDRDATA6CH1_CR_RCOMPDATA1_PanicDrvUp_HSH                     (0x0A100D44)

  #define DDRDATA6CH1_CR_RCOMPDATA1_RcompOdtDown_OFF                   (26)
  #define DDRDATA6CH1_CR_RCOMPDATA1_RcompOdtDown_WID                   ( 6)
  #define DDRDATA6CH1_CR_RCOMPDATA1_RcompOdtDown_MSK                   (0xFC000000)
  #define DDRDATA6CH1_CR_RCOMPDATA1_RcompOdtDown_MIN                   (0)
  #define DDRDATA6CH1_CR_RCOMPDATA1_RcompOdtDown_MAX                   (63) // 0x0000003F
  #define DDRDATA6CH1_CR_RCOMPDATA1_RcompOdtDown_DEF                   (0x00000000)
  #define DDRDATA6CH1_CR_RCOMPDATA1_RcompOdtDown_HSH                   (0x061A0D44)

#define DDRDATA6CH1_CR_TXXTALK_REG                                     (0x00000D48)

  #define DDRDATA6CH1_CR_TXXTALK_Lane0_OFF                             ( 0)
  #define DDRDATA6CH1_CR_TXXTALK_Lane0_WID                             ( 4)
  #define DDRDATA6CH1_CR_TXXTALK_Lane0_MSK                             (0x0000000F)
  #define DDRDATA6CH1_CR_TXXTALK_Lane0_MIN                             (-8)
  #define DDRDATA6CH1_CR_TXXTALK_Lane0_MAX                             (7) // 0x00000007
  #define DDRDATA6CH1_CR_TXXTALK_Lane0_DEF                             (0x00000000)
  #define DDRDATA6CH1_CR_TXXTALK_Lane0_HSH                             (0x84000D48)

  #define DDRDATA6CH1_CR_TXXTALK_Lane1_OFF                             ( 4)
  #define DDRDATA6CH1_CR_TXXTALK_Lane1_WID                             ( 4)
  #define DDRDATA6CH1_CR_TXXTALK_Lane1_MSK                             (0x000000F0)
  #define DDRDATA6CH1_CR_TXXTALK_Lane1_MIN                             (-8)
  #define DDRDATA6CH1_CR_TXXTALK_Lane1_MAX                             (7) // 0x00000007
  #define DDRDATA6CH1_CR_TXXTALK_Lane1_DEF                             (0x00000000)
  #define DDRDATA6CH1_CR_TXXTALK_Lane1_HSH                             (0x84040D48)

  #define DDRDATA6CH1_CR_TXXTALK_Lane2_OFF                             ( 8)
  #define DDRDATA6CH1_CR_TXXTALK_Lane2_WID                             ( 4)
  #define DDRDATA6CH1_CR_TXXTALK_Lane2_MSK                             (0x00000F00)
  #define DDRDATA6CH1_CR_TXXTALK_Lane2_MIN                             (-8)
  #define DDRDATA6CH1_CR_TXXTALK_Lane2_MAX                             (7) // 0x00000007
  #define DDRDATA6CH1_CR_TXXTALK_Lane2_DEF                             (0x00000000)
  #define DDRDATA6CH1_CR_TXXTALK_Lane2_HSH                             (0x84080D48)

  #define DDRDATA6CH1_CR_TXXTALK_Lane3_OFF                             (12)
  #define DDRDATA6CH1_CR_TXXTALK_Lane3_WID                             ( 4)
  #define DDRDATA6CH1_CR_TXXTALK_Lane3_MSK                             (0x0000F000)
  #define DDRDATA6CH1_CR_TXXTALK_Lane3_MIN                             (-8)
  #define DDRDATA6CH1_CR_TXXTALK_Lane3_MAX                             (7) // 0x00000007
  #define DDRDATA6CH1_CR_TXXTALK_Lane3_DEF                             (0x00000000)
  #define DDRDATA6CH1_CR_TXXTALK_Lane3_HSH                             (0x840C0D48)

  #define DDRDATA6CH1_CR_TXXTALK_Lane4_OFF                             (16)
  #define DDRDATA6CH1_CR_TXXTALK_Lane4_WID                             ( 4)
  #define DDRDATA6CH1_CR_TXXTALK_Lane4_MSK                             (0x000F0000)
  #define DDRDATA6CH1_CR_TXXTALK_Lane4_MIN                             (-8)
  #define DDRDATA6CH1_CR_TXXTALK_Lane4_MAX                             (7) // 0x00000007
  #define DDRDATA6CH1_CR_TXXTALK_Lane4_DEF                             (0x00000000)
  #define DDRDATA6CH1_CR_TXXTALK_Lane4_HSH                             (0x84100D48)

  #define DDRDATA6CH1_CR_TXXTALK_Lane5_OFF                             (20)
  #define DDRDATA6CH1_CR_TXXTALK_Lane5_WID                             ( 4)
  #define DDRDATA6CH1_CR_TXXTALK_Lane5_MSK                             (0x00F00000)
  #define DDRDATA6CH1_CR_TXXTALK_Lane5_MIN                             (-8)
  #define DDRDATA6CH1_CR_TXXTALK_Lane5_MAX                             (7) // 0x00000007
  #define DDRDATA6CH1_CR_TXXTALK_Lane5_DEF                             (0x00000000)
  #define DDRDATA6CH1_CR_TXXTALK_Lane5_HSH                             (0x84140D48)

  #define DDRDATA6CH1_CR_TXXTALK_Lane6_OFF                             (24)
  #define DDRDATA6CH1_CR_TXXTALK_Lane6_WID                             ( 4)
  #define DDRDATA6CH1_CR_TXXTALK_Lane6_MSK                             (0x0F000000)
  #define DDRDATA6CH1_CR_TXXTALK_Lane6_MIN                             (-8)
  #define DDRDATA6CH1_CR_TXXTALK_Lane6_MAX                             (7) // 0x00000007
  #define DDRDATA6CH1_CR_TXXTALK_Lane6_DEF                             (0x00000000)
  #define DDRDATA6CH1_CR_TXXTALK_Lane6_HSH                             (0x84180D48)

  #define DDRDATA6CH1_CR_TXXTALK_Lane7_OFF                             (28)
  #define DDRDATA6CH1_CR_TXXTALK_Lane7_WID                             ( 4)
  #define DDRDATA6CH1_CR_TXXTALK_Lane7_MSK                             (0xF0000000)
  #define DDRDATA6CH1_CR_TXXTALK_Lane7_MIN                             (-8)
  #define DDRDATA6CH1_CR_TXXTALK_Lane7_MAX                             (7) // 0x00000007
  #define DDRDATA6CH1_CR_TXXTALK_Lane7_DEF                             (0x00000000)
  #define DDRDATA6CH1_CR_TXXTALK_Lane7_HSH                             (0x841C0D48)

#define DDRDATA6CH1_CR_RCOMPDATA2_REG                                  (0x00000D4C)

  #define DDRDATA6CH1_CR_RCOMPDATA2_VttPanicUp_OFF                     ( 0)
  #define DDRDATA6CH1_CR_RCOMPDATA2_VttPanicUp_WID                     ( 8)
  #define DDRDATA6CH1_CR_RCOMPDATA2_VttPanicUp_MSK                     (0x000000FF)
  #define DDRDATA6CH1_CR_RCOMPDATA2_VttPanicUp_MIN                     (0)
  #define DDRDATA6CH1_CR_RCOMPDATA2_VttPanicUp_MAX                     (255) // 0x000000FF
  #define DDRDATA6CH1_CR_RCOMPDATA2_VttPanicUp_DEF                     (0x00000000)
  #define DDRDATA6CH1_CR_RCOMPDATA2_VttPanicUp_HSH                     (0x08000D4C)

  #define DDRDATA6CH1_CR_RCOMPDATA2_VttPanicDn_OFF                     ( 8)
  #define DDRDATA6CH1_CR_RCOMPDATA2_VttPanicDn_WID                     ( 8)
  #define DDRDATA6CH1_CR_RCOMPDATA2_VttPanicDn_MSK                     (0x0000FF00)
  #define DDRDATA6CH1_CR_RCOMPDATA2_VttPanicDn_MIN                     (0)
  #define DDRDATA6CH1_CR_RCOMPDATA2_VttPanicDn_MAX                     (255) // 0x000000FF
  #define DDRDATA6CH1_CR_RCOMPDATA2_VttPanicDn_DEF                     (0x00000000)
  #define DDRDATA6CH1_CR_RCOMPDATA2_VttPanicDn_HSH                     (0x08080D4C)

  #define DDRDATA6CH1_CR_RCOMPDATA2_Spare_OFF                          (16)
  #define DDRDATA6CH1_CR_RCOMPDATA2_Spare_WID                          (16)
  #define DDRDATA6CH1_CR_RCOMPDATA2_Spare_MSK                          (0xFFFF0000)
  #define DDRDATA6CH1_CR_RCOMPDATA2_Spare_MIN                          (0)
  #define DDRDATA6CH1_CR_RCOMPDATA2_Spare_MAX                          (65535) // 0x0000FFFF
  #define DDRDATA6CH1_CR_RCOMPDATA2_Spare_DEF                          (0x00000000)
  #define DDRDATA6CH1_CR_RCOMPDATA2_Spare_HSH                          (0x10100D4C)

#define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_REG                            (0x00000D50)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane0_OFF                    ( 0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane0_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane0_MSK                    (0x0000000F)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane0_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane0_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane0_HSH                    (0x04000D50)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane1_OFF                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane1_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane1_MSK                    (0x000000F0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane1_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane1_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane1_HSH                    (0x04040D50)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane2_OFF                    ( 8)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane2_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane2_MSK                    (0x00000F00)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane2_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane2_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane2_HSH                    (0x04080D50)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane3_OFF                    (12)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane3_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane3_MSK                    (0x0000F000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane3_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane3_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane3_HSH                    (0x040C0D50)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane4_OFF                    (16)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane4_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane4_MSK                    (0x000F0000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane4_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane4_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane4_HSH                    (0x04100D50)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane5_OFF                    (20)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane5_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane5_MSK                    (0x00F00000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane5_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane5_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane5_HSH                    (0x04140D50)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane6_OFF                    (24)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane6_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane6_MSK                    (0x0F000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane6_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane6_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane6_HSH                    (0x04180D50)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane7_OFF                    (28)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane7_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane7_MSK                    (0xF0000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane7_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane7_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK0_Lane7_HSH                    (0x041C0D50)

#define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_REG                            (0x00000D54)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane0_OFF                    ( 0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane0_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane0_MSK                    (0x0000000F)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane0_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane0_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane0_HSH                    (0x04000D54)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane1_OFF                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane1_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane1_MSK                    (0x000000F0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane1_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane1_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane1_HSH                    (0x04040D54)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane2_OFF                    ( 8)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane2_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane2_MSK                    (0x00000F00)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane2_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane2_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane2_HSH                    (0x04080D54)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane3_OFF                    (12)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane3_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane3_MSK                    (0x0000F000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane3_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane3_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane3_HSH                    (0x040C0D54)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane4_OFF                    (16)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane4_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane4_MSK                    (0x000F0000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane4_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane4_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane4_HSH                    (0x04100D54)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane5_OFF                    (20)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane5_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane5_MSK                    (0x00F00000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane5_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane5_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane5_HSH                    (0x04140D54)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane6_OFF                    (24)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane6_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane6_MSK                    (0x0F000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane6_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane6_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane6_HSH                    (0x04180D54)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane7_OFF                    (28)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane7_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane7_MSK                    (0xF0000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane7_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane7_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK1_Lane7_HSH                    (0x041C0D54)

#define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_REG                            (0x00000D58)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane0_OFF                    ( 0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane0_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane0_MSK                    (0x0000000F)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane0_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane0_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane0_HSH                    (0x04000D58)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane1_OFF                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane1_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane1_MSK                    (0x000000F0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane1_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane1_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane1_HSH                    (0x04040D58)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane2_OFF                    ( 8)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane2_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane2_MSK                    (0x00000F00)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane2_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane2_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane2_HSH                    (0x04080D58)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane3_OFF                    (12)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane3_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane3_MSK                    (0x0000F000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane3_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane3_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane3_HSH                    (0x040C0D58)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane4_OFF                    (16)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane4_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane4_MSK                    (0x000F0000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane4_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane4_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane4_HSH                    (0x04100D58)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane5_OFF                    (20)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane5_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane5_MSK                    (0x00F00000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane5_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane5_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane5_HSH                    (0x04140D58)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane6_OFF                    (24)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane6_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane6_MSK                    (0x0F000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane6_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane6_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane6_HSH                    (0x04180D58)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane7_OFF                    (28)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane7_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane7_MSK                    (0xF0000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane7_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane7_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK2_Lane7_HSH                    (0x041C0D58)

#define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_REG                            (0x00000D5C)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane0_OFF                    ( 0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane0_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane0_MSK                    (0x0000000F)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane0_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane0_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane0_HSH                    (0x04000D5C)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane1_OFF                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane1_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane1_MSK                    (0x000000F0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane1_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane1_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane1_HSH                    (0x04040D5C)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane2_OFF                    ( 8)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane2_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane2_MSK                    (0x00000F00)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane2_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane2_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane2_HSH                    (0x04080D5C)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane3_OFF                    (12)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane3_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane3_MSK                    (0x0000F000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane3_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane3_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane3_HSH                    (0x040C0D5C)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane4_OFF                    (16)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane4_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane4_MSK                    (0x000F0000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane4_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane4_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane4_HSH                    (0x04100D5C)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane5_OFF                    (20)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane5_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane5_MSK                    (0x00F00000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane5_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane5_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane5_HSH                    (0x04140D5C)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane6_OFF                    (24)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane6_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane6_MSK                    (0x0F000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane6_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane6_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane6_HSH                    (0x04180D5C)

  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane7_OFF                    (28)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane7_WID                    ( 4)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane7_MSK                    (0xF0000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane7_MIN                    (0)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane7_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_RXOFFSETVDQRANK3_Lane7_HSH                    (0x041C0D5C)

#define DDRDATA6CH1_CR_DATATRAINFEEDBACK_REG                           (0x00000D60)

  #define DDRDATA6CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_OFF       ( 0)
  #define DDRDATA6CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_WID       ( 9)
  #define DDRDATA6CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MSK       (0x000001FF)
  #define DDRDATA6CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MIN       (0)
  #define DDRDATA6CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MAX       (511) // 0x000001FF
  #define DDRDATA6CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_DEF       (0x00000000)
  #define DDRDATA6CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_HSH       (0x09000D60)

  #define DDRDATA6CH1_CR_DATATRAINFEEDBACK_Spare_OFF                   ( 9)
  #define DDRDATA6CH1_CR_DATATRAINFEEDBACK_Spare_WID                   (23)
  #define DDRDATA6CH1_CR_DATATRAINFEEDBACK_Spare_MSK                   (0xFFFFFE00)
  #define DDRDATA6CH1_CR_DATATRAINFEEDBACK_Spare_MIN                   (0)
  #define DDRDATA6CH1_CR_DATATRAINFEEDBACK_Spare_MAX                   (8388607) // 0x007FFFFF
  #define DDRDATA6CH1_CR_DATATRAINFEEDBACK_Spare_DEF                   (0x00000000)
  #define DDRDATA6CH1_CR_DATATRAINFEEDBACK_Spare_HSH                   (0x17090D60)

#define DDRDATA6CH1_CR_DLLPITESTANDADC_REG                             (0x00000D64)

  #define DDRDATA6CH1_CR_DLLPITESTANDADC_RunTest_OFF                   ( 0)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_RunTest_WID                   ( 1)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_RunTest_MSK                   (0x00000001)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_RunTest_MIN                   (0)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_RunTest_MAX                   (1) // 0x00000001
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_RunTest_DEF                   (0x00000000)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_RunTest_HSH                   (0x01000D64)

  #define DDRDATA6CH1_CR_DLLPITESTANDADC_Load_OFF                      ( 1)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_Load_WID                      ( 1)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_Load_MSK                      (0x00000002)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_Load_MIN                      (0)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_Load_MAX                      (1) // 0x00000001
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_Load_DEF                      (0x00000000)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_Load_HSH                      (0x01010D64)

  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ModeHVM_OFF                   ( 2)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ModeHVM_WID                   ( 1)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ModeHVM_MSK                   (0x00000004)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ModeHVM_MIN                   (0)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ModeHVM_MAX                   (1) // 0x00000001
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ModeHVM_DEF                   (0x00000000)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ModeHVM_HSH                   (0x01020D64)

  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ModeDV_OFF                    ( 3)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ModeDV_WID                    ( 1)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ModeDV_MSK                    (0x00000008)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ModeDV_MIN                    (0)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ModeDV_MAX                    (1) // 0x00000001
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ModeDV_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ModeDV_HSH                    (0x01030D64)

  #define DDRDATA6CH1_CR_DLLPITESTANDADC_CalCfdl_OFF                   ( 4)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_CalCfdl_WID                   ( 1)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_CalCfdl_MSK                   (0x00000010)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_CalCfdl_MIN                   (0)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_CalCfdl_MAX                   (1) // 0x00000001
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_CalCfdl_DEF                   (0x00000000)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_CalCfdl_HSH                   (0x01040D64)

  #define DDRDATA6CH1_CR_DLLPITESTANDADC_LoadCount_OFF                 ( 5)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_LoadCount_WID                 (10)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_LoadCount_MSK                 (0x00007FE0)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_LoadCount_MIN                 (0)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_LoadCount_MAX                 (1023) // 0x000003FF
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_LoadCount_DEF                 (0x00000000)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_LoadCount_HSH                 (0x0A050D64)

  #define DDRDATA6CH1_CR_DLLPITESTANDADC_CountStatus_OFF               (15)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_CountStatus_WID               (10)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_CountStatus_MSK               (0x01FF8000)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_CountStatus_MIN               (0)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_CountStatus_MAX               (1023) // 0x000003FF
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_CountStatus_DEF               (0x00000000)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_CountStatus_HSH               (0x0A0F0D64)

  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ModeADC_OFF                   (25)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ModeADC_WID                   ( 1)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ModeADC_MSK                   (0x02000000)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ModeADC_MIN                   (0)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ModeADC_MAX                   (1) // 0x00000001
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ModeADC_DEF                   (0x00000000)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ModeADC_HSH                   (0x01190D64)

  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCClkDiv_OFF                 (26)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCClkDiv_WID                 ( 2)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCClkDiv_MSK                 (0x0C000000)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCClkDiv_MIN                 (0)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCClkDiv_MAX                 (3) // 0x00000003
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCClkDiv_DEF                 (0x00000000)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCClkDiv_HSH                 (0x021A0D64)

  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_OFF             (28)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_WID             ( 1)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MSK             (0x10000000)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MIN             (0)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MAX             (1) // 0x00000001
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_DEF             (0x00000000)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_HSH             (0x011C0D64)

  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCChopEn_OFF                 (29)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCChopEn_WID                 ( 1)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCChopEn_MSK                 (0x20000000)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCChopEn_MIN                 (0)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCChopEn_MAX                 (1) // 0x00000001
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCChopEn_DEF                 (0x00000000)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCChopEn_HSH                 (0x011D0D64)

  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCDone_OFF                   (30)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCDone_WID                   ( 1)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCDone_MSK                   (0x40000000)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCDone_MIN                   (0)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCDone_MAX                   (1) // 0x00000001
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCDone_DEF                   (0x00000000)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_ADCDone_HSH                   (0x011E0D64)

  #define DDRDATA6CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_OFF          (31)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_WID          ( 1)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MSK          (0x80000000)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MIN          (0)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MAX          (1) // 0x00000001
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_DEF          (0x00000000)
  #define DDRDATA6CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_HSH          (0x011F0D64)

#define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_REG                         (0x00000D68)

  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_OFF     ( 0)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_WID     ( 6)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MSK     (0x0000003F)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MIN     (-32)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MAX     (31) // 0x0000001F
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_DEF     (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_HSH     (0x86000D68)

  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_OFF   ( 6)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_WID   ( 6)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MSK   (0x00000FC0)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MIN   (-32)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MAX   (31) // 0x0000001F
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_DEF   (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_HSH   (0x86060D68)

  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_OFF     (12)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_WID     ( 5)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MSK     (0x0001F000)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MIN     (-16)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MAX     (15) // 0x0000000F
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_DEF     (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_HSH     (0x850C0D68)

  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_OFF   (17)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_WID   ( 5)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MSK   (0x003E0000)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MIN   (-16)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MAX   (15) // 0x0000000F
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_DEF   (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_HSH   (0x85110D68)

  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_OFF       (22)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_WID       ( 5)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MSK       (0x07C00000)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MIN       (-16)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MAX       (15) // 0x0000000F
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_DEF       (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_HSH       (0x85160D68)

  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_OFF  (27)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_WID  ( 5)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MSK  (0xF8000000)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MIN  (-16)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MAX  (15) // 0x0000000F
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_DEF  (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_HSH  (0x851B0D68)

#define DDRDATA6CH1_CR_DDRCRDATACONTROL1_REG                           (0x00000D6C)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_RefPi_OFF                   ( 0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_RefPi_WID                   ( 4)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_RefPi_MSK                   (0x0000000F)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_RefPi_MIN                   (-8)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_RefPi_MAX                   (7) // 0x00000007
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_RefPi_DEF                   (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_RefPi_HSH                   (0x84000D6C)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_DllMask_OFF                 ( 4)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_DllMask_WID                 ( 2)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_DllMask_MSK                 (0x00000030)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_DllMask_MIN                 (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_DllMask_MAX                 (3) // 0x00000003
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_DllMask_DEF                 (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_DllMask_HSH                 (0x02040D6C)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_DllWeakLock_OFF             ( 6)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_DllWeakLock_WID             ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MSK             (0x00000040)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MIN             (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MAX             (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_DllWeakLock_DEF             (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_DllWeakLock_HSH             (0x01060D6C)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_OFF      ( 7)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_WID      ( 3)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MSK      (0x00000380)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MIN      (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MAX      (7) // 0x00000007
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_DEF      (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_HSH      (0x03070D6C)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_OFF               (10)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_WID               ( 4)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MSK               (0x00003C00)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MIN               (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MAX               (15) // 0x0000000F
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_DEF               (0x00000008)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_HSH               (0x040A0D6C)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_OdtDelay_OFF                (14)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_OdtDelay_WID                ( 4)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_OdtDelay_MSK                (0x0003C000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_OdtDelay_MIN                (-8)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_OdtDelay_MAX                (7) // 0x00000007
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_OdtDelay_DEF                (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_OdtDelay_HSH                (0x840E0D6C)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_OdtDuration_OFF             (18)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_OdtDuration_WID             ( 3)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_OdtDuration_MSK             (0x001C0000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_OdtDuration_MIN             (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_OdtDuration_MAX             (7) // 0x00000007
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_OdtDuration_DEF             (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_OdtDuration_HSH             (0x03120D6C)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_OFF           (21)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_WID           ( 4)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MSK           (0x01E00000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MIN           (-8)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MAX           (7) // 0x00000007
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_DEF           (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_HSH           (0x84150D6C)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_OFF        (25)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_WID        ( 3)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MSK        (0x0E000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MIN        (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MAX        (7) // 0x00000007
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_DEF        (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_HSH        (0x03190D6C)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_OFF          (28)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_WID          ( 3)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MSK          (0x70000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MIN          (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MAX          (7) // 0x00000007
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_DEF          (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_HSH          (0x031C0D6C)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_OFF          (31)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_WID          ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MSK          (0x80000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MIN          (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MAX          (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_DEF          (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_HSH          (0x011F0D6C)

#define DDRDATA6CH1_CR_DDRCRDATACONTROL2_REG                           (0x00000D70)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_OFF            ( 0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_WID            ( 5)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MSK            (0x0000001F)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MIN            (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MAX            (31) // 0x0000001F
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_DEF            (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_HSH            (0x05000D70)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_OFF             ( 5)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_WID             ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MSK             (0x00000020)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MIN             (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MAX             (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_DEF             (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_HSH             (0x01050D70)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_ForceRxOn_OFF               ( 6)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_ForceRxOn_WID               ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MSK               (0x00000040)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MIN               (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MAX               (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_ForceRxOn_DEF               (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_ForceRxOn_HSH               (0x01060D70)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_LeakerComp_OFF              ( 7)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_LeakerComp_WID              ( 2)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_LeakerComp_MSK              (0x00000180)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_LeakerComp_MIN              (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_LeakerComp_MAX              (3) // 0x00000003
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_LeakerComp_DEF              (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_LeakerComp_HSH              (0x02070D70)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_OFF          ( 9)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_WID          ( 4)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MSK          (0x00001E00)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MIN          (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MAX          (15) // 0x0000000F
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_DEF          (0x00000008)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_HSH          (0x04090D70)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_OFF             (13)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_WID             ( 5)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MSK             (0x0003E000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MIN             (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MAX             (31) // 0x0000001F
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_DEF             (0x00000011)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_HSH             (0x050D0D70)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_OFF             (18)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_WID             ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MSK             (0x00040000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MIN             (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MAX             (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_DEF             (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_HSH             (0x01120D70)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_OFF         (19)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_WID         ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MSK         (0x00080000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MIN         (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_DEF         (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_HSH         (0x01130D70)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_OFF                (20)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_WID                ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MSK                (0x00100000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MIN                (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MAX                (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_DEF                (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_HSH                (0x01140D70)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_OFF               (21)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_WID               ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MSK               (0x00200000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MIN               (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MAX               (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_DEF               (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_HSH               (0x01150D70)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnVttOdt_OFF                (22)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnVttOdt_WID                ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MSK                (0x00400000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MIN                (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MAX                (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnVttOdt_DEF                (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnVttOdt_HSH                (0x01160D70)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_OFF            (23)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_WID            ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MSK            (0x00800000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MIN            (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MAX            (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_DEF            (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_HSH            (0x01170D70)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_TxEqDis_OFF                 (24)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_TxEqDis_WID                 ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_TxEqDis_MSK                 (0x01000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_TxEqDis_MIN                 (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_TxEqDis_MAX                 (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_TxEqDis_DEF                 (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_TxEqDis_HSH                 (0x01180D70)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_OFF           (25)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_WID           ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MSK           (0x02000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MIN           (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MAX           (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_DEF           (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_HSH           (0x01190D70)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_Cben_OFF                    (26)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_Cben_WID                    ( 3)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_Cben_MSK                    (0x1C000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_Cben_MIN                    (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_Cben_MAX                    (7) // 0x00000007
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_Cben_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_Cben_HSH                    (0x031A0D70)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_OFF         (29)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_WID         ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MSK         (0x20000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MIN         (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_HSH         (0x011D0D70)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_OFF         (30)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_WID         ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MSK         (0x40000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MIN         (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_HSH         (0x011E0D70)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_OFF         (31)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_WID         ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MSK         (0x80000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MIN         (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MAX         (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_DEF         (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_HSH         (0x011F0D70)

#define DDRDATA6CH1_CR_DDRCRVREFCONTROL_REG                            (0x00000D74)

  #define DDRDATA6CH1_CR_DDRCRVREFCONTROL_VrefCtl_OFF                  ( 0)
  #define DDRDATA6CH1_CR_DDRCRVREFCONTROL_VrefCtl_WID                  (24)
  #define DDRDATA6CH1_CR_DDRCRVREFCONTROL_VrefCtl_MSK                  (0x00FFFFFF)
  #define DDRDATA6CH1_CR_DDRCRVREFCONTROL_VrefCtl_MIN                  (0)
  #define DDRDATA6CH1_CR_DDRCRVREFCONTROL_VrefCtl_MAX                  (16777215) // 0x00FFFFFF
  #define DDRDATA6CH1_CR_DDRCRVREFCONTROL_VrefCtl_DEF                  (0x000E453A)
  #define DDRDATA6CH1_CR_DDRCRVREFCONTROL_VrefCtl_HSH                  (0x18000D74)

  #define DDRDATA6CH1_CR_DDRCRVREFCONTROL_OutputCode_OFF               (24)
  #define DDRDATA6CH1_CR_DDRCRVREFCONTROL_OutputCode_WID               ( 8)
  #define DDRDATA6CH1_CR_DDRCRVREFCONTROL_OutputCode_MSK               (0xFF000000)
  #define DDRDATA6CH1_CR_DDRCRVREFCONTROL_OutputCode_MIN               (0)
  #define DDRDATA6CH1_CR_DDRCRVREFCONTROL_OutputCode_MAX               (255) // 0x000000FF
  #define DDRDATA6CH1_CR_DDRCRVREFCONTROL_OutputCode_DEF               (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVREFCONTROL_OutputCode_HSH               (0x08180D74)

#define DDRDATA6CH1_CR_DDRCRVSSHICONTROL_REG                           (0x00000D78)

  #define DDRDATA6CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_OFF                ( 0)
  #define DDRDATA6CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_WID                (25)
  #define DDRDATA6CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MSK                (0x01FFFFFF)
  #define DDRDATA6CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MIN                (0)
  #define DDRDATA6CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MAX                (33554431) // 0x01FFFFFF
  #define DDRDATA6CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_DEF                (0x014D8234)
  #define DDRDATA6CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_HSH                (0x19000D78)

  #define DDRDATA6CH1_CR_DDRCRVSSHICONTROL_OutputCode_OFF              (25)
  #define DDRDATA6CH1_CR_DDRCRVSSHICONTROL_OutputCode_WID              ( 7)
  #define DDRDATA6CH1_CR_DDRCRVSSHICONTROL_OutputCode_MSK              (0xFE000000)
  #define DDRDATA6CH1_CR_DDRCRVSSHICONTROL_OutputCode_MIN              (0)
  #define DDRDATA6CH1_CR_DDRCRVSSHICONTROL_OutputCode_MAX              (127) // 0x0000007F
  #define DDRDATA6CH1_CR_DDRCRVSSHICONTROL_OutputCode_DEF              (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVSSHICONTROL_OutputCode_HSH              (0x07190D78)

#define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_REG                        (0x00000D7C)

  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_OFF          ( 0)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_WID          ( 6)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MSK          (0x0000003F)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MIN          (-32)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MAX          (31) // 0x0000001F
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_DEF          (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_HSH          (0x86000D7C)

  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_OFF          ( 6)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_WID          ( 6)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MSK          (0x00000FC0)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MIN          (-32)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_DEF          (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_HSH          (0x86060D7C)

  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_OFF           (12)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_WID           ( 6)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MSK           (0x0003F000)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MIN           (-32)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MAX           (31) // 0x0000001F
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_DEF           (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_HSH           (0x860C0D7C)

  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_OFF          (18)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_WID          ( 6)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MSK          (0x00FC0000)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MIN          (-32)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_DEF          (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_HSH          (0x86120D7C)

  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_OFF           (24)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_WID           ( 7)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MSK           (0x7F000000)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MIN           (-64)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MAX           (63) // 0x0000003F
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_DEF           (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_HSH           (0x87180D7C)

  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_OFF                (31)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_WID                ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MSK                (0x80000000)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MIN                (0)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MAX                (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_DEF                (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_HSH                (0x011F0D7C)

#define DDRDATA6CH1_CR_DDRCRDATACONTROL0_REG                           (0x00000D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_OFF          ( 0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_WID          ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MSK          (0x00000001)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MIN          (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_DEF          (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_HSH          (0x01000D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_OFF          ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_WID          ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MSK          (0x00000002)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MIN          (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_DEF          (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_HSH          (0x01010D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_OFF          ( 2)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_WID          ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MSK          (0x00000004)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MIN          (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_DEF          (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_HSH          (0x01020D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_OFF    ( 3)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_WID    ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MSK    (0x00000008)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MIN    (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MAX    (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_DEF    (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_HSH    (0x01030D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxOn_OFF                    ( 4)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxOn_WID                    ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxOn_MSK                    (0x00000010)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxOn_MIN                    (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxOn_MAX                    (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxOn_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxOn_HSH                    (0x01040D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RfOn_OFF                    ( 5)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RfOn_WID                    ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RfOn_MSK                    (0x00000020)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RfOn_MIN                    (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RfOn_MAX                    (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RfOn_DEF                    (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RfOn_HSH                    (0x01050D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxPiOn_OFF                  ( 6)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxPiOn_WID                  ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxPiOn_MSK                  (0x00000040)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxPiOn_MIN                  (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxPiOn_DEF                  (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxPiOn_HSH                  (0x01060D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxPiOn_OFF                  ( 7)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxPiOn_WID                  ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxPiOn_MSK                  (0x00000080)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxPiOn_MIN                  (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxPiOn_DEF                  (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxPiOn_HSH                  (0x01070D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_OFF        ( 8)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_WID        ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MSK        (0x00000100)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MIN        (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_DEF        (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_HSH        (0x01080D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_OFF        ( 9)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_WID        ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MSK        (0x00000200)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MIN        (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_DEF        (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_HSH        (0x01090D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxDisable_OFF               (10)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxDisable_WID               ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxDisable_MSK               (0x00000400)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxDisable_MIN               (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxDisable_MAX               (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxDisable_DEF               (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxDisable_HSH               (0x010A0D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxDisable_OFF               (11)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxDisable_WID               ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxDisable_MSK               (0x00000800)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxDisable_MIN               (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxDisable_MAX               (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxDisable_DEF               (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxDisable_HSH               (0x010B0D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxLong_OFF                  (12)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxLong_WID                  ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxLong_MSK                  (0x00001000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxLong_MIN                  (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxLong_MAX                  (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxLong_DEF                  (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_TxLong_HSH                  (0x010C0D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_OFF               (13)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_WID               ( 2)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MSK               (0x00006000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MIN               (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MAX               (3) // 0x00000003
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_DEF               (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_HSH               (0x020D0D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxReadPointer_OFF           (15)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxReadPointer_WID           ( 3)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MSK           (0x00038000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MIN           (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MAX           (7) // 0x00000007
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxReadPointer_DEF           (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_RxReadPointer_HSH           (0x030F0D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_OFF              (18)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_WID              ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MSK              (0x00040000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MIN              (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MAX              (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_DEF              (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_HSH              (0x01120D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_OFF            (19)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_WID            ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MSK            (0x00080000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MIN            (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MAX            (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_DEF            (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_HSH            (0x01130D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ReadRFRd_OFF                (20)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ReadRFRd_WID                ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MSK                (0x00100000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MIN                (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MAX                (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ReadRFRd_DEF                (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ReadRFRd_HSH                (0x01140D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ReadRFWr_OFF                (21)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ReadRFWr_WID                ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MSK                (0x00200000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MIN                (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MAX                (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ReadRFWr_DEF                (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ReadRFWr_HSH                (0x01150D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ReadRFRank_OFF              (22)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ReadRFRank_WID              ( 2)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MSK              (0x00C00000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MIN              (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MAX              (3) // 0x00000003
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ReadRFRank_DEF              (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ReadRFRank_HSH              (0x02160D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_OFF              (24)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_WID              ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MSK              (0x01000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MIN              (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MAX              (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_DEF              (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_HSH              (0x01180D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_OdtSampOff_OFF              (25)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_OdtSampOff_WID              ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MSK              (0x02000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MIN              (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MAX              (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_OdtSampOff_DEF              (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_OdtSampOff_HSH              (0x01190D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_OFF        (26)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_WID        ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MSK        (0x04000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MIN        (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MAX        (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_DEF        (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_HSH        (0x011A0D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_OFF         (27)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_WID         ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MSK         (0x08000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MIN         (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MAX         (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_DEF         (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_HSH         (0x011B0D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_OFF              (28)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_WID              ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MSK              (0x10000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MIN              (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MAX              (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_DEF              (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_HSH              (0x011C0D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_OFF          (29)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_WID          ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MSK          (0x20000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MIN          (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MAX          (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_DEF          (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_HSH          (0x011D0D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_OFF         (30)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_WID         ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MSK         (0x40000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MIN         (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MAX         (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_DEF         (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_HSH         (0x011E0D80)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_OFF            (31)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_WID            ( 1)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MSK            (0x80000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MIN            (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MAX            (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_DEF            (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_HSH            (0x011F0D80)

#define DDRDATA6CH1_CR_DDRCRVREFADJUST1_REG                            (0x00000D84)

  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_OFF                ( 0)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_WID                ( 7)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MSK                (0x0000007F)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MIN                (-64)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MAX                (63) // 0x0000003F
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_DEF                (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_HSH                (0x87000D84)

  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_OFF               ( 7)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_WID               ( 7)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MSK               (0x00003F80)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MIN               (-64)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_DEF               (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_HSH               (0x87070D84)

  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_OFF               (14)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_WID               ( 7)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MSK               (0x001FC000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MIN               (-64)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_DEF               (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_HSH               (0x870E0D84)

  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_OFF             (21)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_WID             ( 1)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MSK             (0x00200000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MIN             (0)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MAX             (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_DEF             (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_HSH             (0x01150D84)

  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_OFF            (22)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_WID            ( 1)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MSK            (0x00400000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MIN            (0)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MAX            (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_DEF            (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_HSH            (0x01160D84)

  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_OFF            (23)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_WID            ( 1)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MSK            (0x00800000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MIN            (0)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MAX            (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_DEF            (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_HSH            (0x01170D84)

  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_OFF             (24)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_WID             ( 2)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MSK             (0x03000000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MIN             (0)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MAX             (3) // 0x00000003
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_DEF             (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_HSH             (0x02180D84)

  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_OFF            (26)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_WID            ( 1)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MSK            (0x04000000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MIN            (0)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MAX            (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_DEF            (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_HSH            (0x011A0D84)

  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_Rsvd_OFF                     (27)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_Rsvd_WID                     ( 2)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_Rsvd_MSK                     (0x18000000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_Rsvd_MIN                     (0)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_Rsvd_MAX                     (3) // 0x00000003
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_Rsvd_DEF                     (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_Rsvd_HSH                     (0x021B0D84)

  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_caSlowBW_OFF                 (29)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_caSlowBW_WID                 ( 1)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_caSlowBW_MSK                 (0x20000000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_caSlowBW_MIN                 (0)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_caSlowBW_MAX                 (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_caSlowBW_DEF                 (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_caSlowBW_HSH                 (0x011D0D84)

  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_OFF                (30)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_WID                ( 1)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MSK                (0x40000000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MIN                (0)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_DEF                (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_HSH                (0x011E0D84)

  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_OFF                (31)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_WID                ( 1)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MSK                (0x80000000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MIN                (0)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_DEF                (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_HSH                (0x011F0D84)

#define DDRDATA6CH1_CR_DDRCRDATACONTROL3_REG                           (0x00000D88)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_OFF        ( 0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_WID        ( 3)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MSK        (0x00000007)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MIN        (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MAX        (7) // 0x00000007
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_DEF        (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_HSH        (0x03000D88)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_OFF        ( 3)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_WID        ( 3)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MSK        (0x00000038)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MIN        (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MAX        (7) // 0x00000007
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_DEF        (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_HSH        (0x03030D88)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_OFF        ( 6)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_WID        ( 3)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MSK        (0x000001C0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MIN        (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MAX        (7) // 0x00000007
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_DEF        (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_HSH        (0x03060D88)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_OFF        ( 9)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_WID        ( 3)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MSK        (0x00000E00)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MIN        (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MAX        (7) // 0x00000007
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_DEF        (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_HSH        (0x03090D88)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_OFF        (12)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_WID        ( 3)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MSK        (0x00007000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MIN        (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MAX        (7) // 0x00000007
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_DEF        (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_HSH        (0x030C0D88)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_OFF        (15)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_WID        ( 3)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MSK        (0x00038000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MIN        (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MAX        (7) // 0x00000007
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_DEF        (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_HSH        (0x030F0D88)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_OFF        (18)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_WID        ( 3)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MSK        (0x001C0000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MIN        (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MAX        (7) // 0x00000007
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_DEF        (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_HSH        (0x03120D88)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_OFF        (21)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_WID        ( 3)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MSK        (0x00E00000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MIN        (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MAX        (7) // 0x00000007
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_DEF        (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_HSH        (0x03150D88)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_OFF                (24)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_WID                ( 3)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MSK                (0x07000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MIN                (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MAX                (7) // 0x00000007
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_DEF                (0x00000003)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_HSH                (0x03180D88)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_OFF             (27)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_WID             ( 3)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MSK             (0x38000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MIN             (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MAX             (7) // 0x00000007
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_DEF             (0x00000003)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_HSH             (0x031B0D88)

  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_OFF                (30)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_WID                ( 2)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MSK                (0xC0000000)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MIN                (0)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MAX                (3) // 0x00000003
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_DEF                (0x00000001)
  #define DDRDATA6CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_HSH                (0x021E0D88)

#define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_REG                          (0x00000D8C)

  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Target_OFF                 ( 0)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Target_WID                 ( 4)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Target_MSK                 (0x0000000F)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Target_MIN                 (0)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Target_MAX                 (15) // 0x0000000F
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Target_DEF                 (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Target_HSH                 (0x04000D8C)

  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Panic_OFF                  ( 4)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Panic_WID                  ( 5)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Panic_MSK                  (0x000001F0)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Panic_MIN                  (0)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Panic_MAX                  (31) // 0x0000001F
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Panic_DEF                  (0x00000010)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Panic_HSH                  (0x05040D8C)

  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_OFF            ( 9)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_WID            ( 2)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MSK            (0x00000600)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MIN            (0)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MAX            (3) // 0x00000003
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_DEF            (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_HSH            (0x02090D8C)

  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_OFF         (11)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_WID         ( 1)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MSK         (0x00000800)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MIN         (0)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_DEF         (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_HSH         (0x010B0D8C)

  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_OFF             (12)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_WID             ( 1)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MSK             (0x00001000)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MIN             (0)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MAX             (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_DEF             (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_HSH             (0x010C0D8C)

  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_OFF            (13)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_WID            ( 3)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MSK            (0x0000E000)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MIN            (0)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MAX            (7) // 0x00000007
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_DEF            (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_HSH            (0x030D0D8C)

  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_OFF      (16)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_WID      ( 1)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MSK      (0x00010000)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MIN      (0)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MAX      (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_DEF      (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_HSH      (0x01100D8C)

  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Spares_OFF                 (17)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Spares_WID                 ( 8)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Spares_MSK                 (0x01FE0000)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Spares_MIN                 (0)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Spares_MAX                 (255) // 0x000000FF
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Spares_DEF                 (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Spares_HSH                 (0x08110D8C)

  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_OFF             (25)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_WID             ( 1)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MSK             (0x02000000)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MIN             (0)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MAX             (1) // 0x00000001
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_DEF             (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_HSH             (0x01190D8C)

  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_OFF         (26)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_WID         ( 6)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MSK         (0xFC000000)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MIN         (0)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MAX         (63) // 0x0000003F
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_DEF         (0x00000000)
  #define DDRDATA6CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_HSH         (0x061A0D8C)

#define DDRDATA7CH0_CR_RXTRAINRANK0_REG                                (0x00000E00)

  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxRcvEnPi_MIN                    (0)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxRcvEnPi_HSH                    (0x09000E00)

  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxDqsPPi_WID                     ( 6)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxDqsPPi_MIN                     (0)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxDqsPPi_HSH                     (0x06090E00)

  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxEq_OFF                         (15)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxEq_WID                         ( 5)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxEq_MSK                         (0x000F8000)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxEq_MIN                         (0)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxEq_DEF                         (0x00000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxEq_HSH                         (0x050F0E00)

  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxDqsNPi_OFF                     (20)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxDqsNPi_WID                     ( 6)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxDqsNPi_MIN                     (0)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxDqsNPi_HSH                     (0x06140E00)

  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxVref_OFF                       (26)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxVref_WID                       ( 6)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxVref_MSK                       (0xFC000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxVref_MIN                       (-32)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxVref_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK0_RxVref_HSH                       (0x861A0E00)

#define DDRDATA7CH0_CR_RXTRAINRANK1_REG                                (0x00000E04)

  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxRcvEnPi_MIN                    (0)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxRcvEnPi_HSH                    (0x09000E04)

  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxDqsPPi_WID                     ( 6)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxDqsPPi_MIN                     (0)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxDqsPPi_HSH                     (0x06090E04)

  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxEq_OFF                         (15)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxEq_WID                         ( 5)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxEq_MSK                         (0x000F8000)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxEq_MIN                         (0)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxEq_DEF                         (0x00000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxEq_HSH                         (0x050F0E04)

  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxDqsNPi_OFF                     (20)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxDqsNPi_WID                     ( 6)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxDqsNPi_MIN                     (0)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxDqsNPi_HSH                     (0x06140E04)

  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxVref_OFF                       (26)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxVref_WID                       ( 6)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxVref_MSK                       (0xFC000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxVref_MIN                       (-32)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxVref_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK1_RxVref_HSH                       (0x861A0E04)

#define DDRDATA7CH0_CR_RXTRAINRANK2_REG                                (0x00000E08)

  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxRcvEnPi_MIN                    (0)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxRcvEnPi_HSH                    (0x09000E08)

  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxDqsPPi_WID                     ( 6)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxDqsPPi_MIN                     (0)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxDqsPPi_HSH                     (0x06090E08)

  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxEq_OFF                         (15)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxEq_WID                         ( 5)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxEq_MSK                         (0x000F8000)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxEq_MIN                         (0)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxEq_DEF                         (0x00000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxEq_HSH                         (0x050F0E08)

  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxDqsNPi_OFF                     (20)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxDqsNPi_WID                     ( 6)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxDqsNPi_MIN                     (0)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxDqsNPi_HSH                     (0x06140E08)

  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxVref_OFF                       (26)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxVref_WID                       ( 6)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxVref_MSK                       (0xFC000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxVref_MIN                       (-32)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxVref_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK2_RxVref_HSH                       (0x861A0E08)

#define DDRDATA7CH0_CR_RXTRAINRANK3_REG                                (0x00000E0C)

  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxRcvEnPi_MIN                    (0)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxRcvEnPi_HSH                    (0x09000E0C)

  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxDqsPPi_WID                     ( 6)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxDqsPPi_MIN                     (0)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxDqsPPi_HSH                     (0x06090E0C)

  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxEq_OFF                         (15)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxEq_WID                         ( 5)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxEq_MSK                         (0x000F8000)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxEq_MIN                         (0)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxEq_DEF                         (0x00000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxEq_HSH                         (0x050F0E0C)

  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxDqsNPi_OFF                     (20)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxDqsNPi_WID                     ( 6)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxDqsNPi_MIN                     (0)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxDqsNPi_HSH                     (0x06140E0C)

  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxVref_OFF                       (26)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxVref_WID                       ( 6)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxVref_MSK                       (0xFC000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxVref_MIN                       (-32)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxVref_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXTRAINRANK3_RxVref_HSH                       (0x861A0E0C)

#define DDRDATA7CH0_CR_RXPERBITRANK0_REG                               (0x00000E10)

  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane0_HSH                       (0x04000E10)

  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane1_HSH                       (0x04040E10)

  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane2_HSH                       (0x04080E10)

  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane3_HSH                       (0x040C0E10)

  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane4_HSH                       (0x04100E10)

  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane5_HSH                       (0x04140E10)

  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane6_HSH                       (0x04180E10)

  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK0_Lane7_HSH                       (0x041C0E10)

#define DDRDATA7CH0_CR_RXPERBITRANK1_REG                               (0x00000E14)

  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane0_HSH                       (0x04000E14)

  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane1_HSH                       (0x04040E14)

  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane2_HSH                       (0x04080E14)

  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane3_HSH                       (0x040C0E14)

  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane4_HSH                       (0x04100E14)

  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane5_HSH                       (0x04140E14)

  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane6_HSH                       (0x04180E14)

  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK1_Lane7_HSH                       (0x041C0E14)

#define DDRDATA7CH0_CR_RXPERBITRANK2_REG                               (0x00000E18)

  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane0_HSH                       (0x04000E18)

  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane1_HSH                       (0x04040E18)

  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane2_HSH                       (0x04080E18)

  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane3_HSH                       (0x040C0E18)

  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane4_HSH                       (0x04100E18)

  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane5_HSH                       (0x04140E18)

  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane6_HSH                       (0x04180E18)

  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK2_Lane7_HSH                       (0x041C0E18)

#define DDRDATA7CH0_CR_RXPERBITRANK3_REG                               (0x00000E1C)

  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane0_HSH                       (0x04000E1C)

  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane1_HSH                       (0x04040E1C)

  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane2_HSH                       (0x04080E1C)

  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane3_HSH                       (0x040C0E1C)

  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane4_HSH                       (0x04100E1C)

  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane5_HSH                       (0x04140E1C)

  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane6_HSH                       (0x04180E1C)

  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_RXPERBITRANK3_Lane7_HSH                       (0x041C0E1C)

#define DDRDATA7CH0_CR_TXTRAINRANK0_REG                                (0x00000E20)

  #define DDRDATA7CH0_CR_TXTRAINRANK0_TxDqDelay_OFF                    ( 0)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_TxDqDelay_WID                    ( 9)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_TxDqDelay_MIN                    (0)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA7CH0_CR_TXTRAINRANK0_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_TxDqDelay_HSH                    (0x09000E20)

  #define DDRDATA7CH0_CR_TXTRAINRANK0_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_TxDqsDelay_WID                   ( 9)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_TxDqsDelay_MIN                   (0)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA7CH0_CR_TXTRAINRANK0_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_TxDqsDelay_HSH                   (0x09090E20)

  #define DDRDATA7CH0_CR_TXTRAINRANK0_Spare0_OFF                       (18)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_Spare0_WID                       ( 2)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_Spare0_MSK                       (0x000C0000)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_Spare0_MIN                       (0)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA7CH0_CR_TXTRAINRANK0_Spare0_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_Spare0_HSH                       (0x02120E20)

  #define DDRDATA7CH0_CR_TXTRAINRANK0_TxEqualization_OFF               (20)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_TxEqualization_WID               ( 6)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_TxEqualization_MIN               (0)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA7CH0_CR_TXTRAINRANK0_TxEqualization_DEF               (0x00000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_TxEqualization_HSH               (0x06140E20)

  #define DDRDATA7CH0_CR_TXTRAINRANK0_Spare1_OFF                       (26)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_Spare1_WID                       ( 6)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_Spare1_MSK                       (0xFC000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_Spare1_MIN                       (0)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA7CH0_CR_TXTRAINRANK0_Spare1_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK0_Spare1_HSH                       (0x061A0E20)

#define DDRDATA7CH0_CR_TXTRAINRANK1_REG                                (0x00000E24)

  #define DDRDATA7CH0_CR_TXTRAINRANK1_TxDqDelay_OFF                    ( 0)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_TxDqDelay_WID                    ( 9)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_TxDqDelay_MIN                    (0)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA7CH0_CR_TXTRAINRANK1_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_TxDqDelay_HSH                    (0x09000E24)

  #define DDRDATA7CH0_CR_TXTRAINRANK1_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_TxDqsDelay_WID                   ( 9)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_TxDqsDelay_MIN                   (0)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA7CH0_CR_TXTRAINRANK1_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_TxDqsDelay_HSH                   (0x09090E24)

  #define DDRDATA7CH0_CR_TXTRAINRANK1_Spare0_OFF                       (18)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_Spare0_WID                       ( 2)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_Spare0_MSK                       (0x000C0000)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_Spare0_MIN                       (0)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA7CH0_CR_TXTRAINRANK1_Spare0_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_Spare0_HSH                       (0x02120E24)

  #define DDRDATA7CH0_CR_TXTRAINRANK1_TxEqualization_OFF               (20)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_TxEqualization_WID               ( 6)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_TxEqualization_MIN               (0)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA7CH0_CR_TXTRAINRANK1_TxEqualization_DEF               (0x00000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_TxEqualization_HSH               (0x06140E24)

  #define DDRDATA7CH0_CR_TXTRAINRANK1_Spare1_OFF                       (26)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_Spare1_WID                       ( 6)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_Spare1_MSK                       (0xFC000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_Spare1_MIN                       (0)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA7CH0_CR_TXTRAINRANK1_Spare1_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK1_Spare1_HSH                       (0x061A0E24)

#define DDRDATA7CH0_CR_TXTRAINRANK2_REG                                (0x00000E28)

  #define DDRDATA7CH0_CR_TXTRAINRANK2_TxDqDelay_OFF                    ( 0)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_TxDqDelay_WID                    ( 9)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_TxDqDelay_MIN                    (0)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA7CH0_CR_TXTRAINRANK2_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_TxDqDelay_HSH                    (0x09000E28)

  #define DDRDATA7CH0_CR_TXTRAINRANK2_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_TxDqsDelay_WID                   ( 9)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_TxDqsDelay_MIN                   (0)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA7CH0_CR_TXTRAINRANK2_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_TxDqsDelay_HSH                   (0x09090E28)

  #define DDRDATA7CH0_CR_TXTRAINRANK2_Spare0_OFF                       (18)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_Spare0_WID                       ( 2)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_Spare0_MSK                       (0x000C0000)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_Spare0_MIN                       (0)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA7CH0_CR_TXTRAINRANK2_Spare0_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_Spare0_HSH                       (0x02120E28)

  #define DDRDATA7CH0_CR_TXTRAINRANK2_TxEqualization_OFF               (20)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_TxEqualization_WID               ( 6)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_TxEqualization_MIN               (0)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA7CH0_CR_TXTRAINRANK2_TxEqualization_DEF               (0x00000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_TxEqualization_HSH               (0x06140E28)

  #define DDRDATA7CH0_CR_TXTRAINRANK2_Spare1_OFF                       (26)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_Spare1_WID                       ( 6)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_Spare1_MSK                       (0xFC000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_Spare1_MIN                       (0)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA7CH0_CR_TXTRAINRANK2_Spare1_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK2_Spare1_HSH                       (0x061A0E28)

#define DDRDATA7CH0_CR_TXTRAINRANK3_REG                                (0x00000E2C)

  #define DDRDATA7CH0_CR_TXTRAINRANK3_TxDqDelay_OFF                    ( 0)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_TxDqDelay_WID                    ( 9)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_TxDqDelay_MIN                    (0)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA7CH0_CR_TXTRAINRANK3_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_TxDqDelay_HSH                    (0x09000E2C)

  #define DDRDATA7CH0_CR_TXTRAINRANK3_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_TxDqsDelay_WID                   ( 9)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_TxDqsDelay_MIN                   (0)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA7CH0_CR_TXTRAINRANK3_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_TxDqsDelay_HSH                   (0x09090E2C)

  #define DDRDATA7CH0_CR_TXTRAINRANK3_Spare0_OFF                       (18)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_Spare0_WID                       ( 2)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_Spare0_MSK                       (0x000C0000)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_Spare0_MIN                       (0)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA7CH0_CR_TXTRAINRANK3_Spare0_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_Spare0_HSH                       (0x02120E2C)

  #define DDRDATA7CH0_CR_TXTRAINRANK3_TxEqualization_OFF               (20)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_TxEqualization_WID               ( 6)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_TxEqualization_MIN               (0)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA7CH0_CR_TXTRAINRANK3_TxEqualization_DEF               (0x00000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_TxEqualization_HSH               (0x06140E2C)

  #define DDRDATA7CH0_CR_TXTRAINRANK3_Spare1_OFF                       (26)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_Spare1_WID                       ( 6)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_Spare1_MSK                       (0xFC000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_Spare1_MIN                       (0)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA7CH0_CR_TXTRAINRANK3_Spare1_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXTRAINRANK3_Spare1_HSH                       (0x061A0E2C)

#define DDRDATA7CH0_CR_TXPERBITRANK0_REG                               (0x00000E30)

  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane0_HSH                       (0x04000E30)

  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane1_HSH                       (0x04040E30)

  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane2_HSH                       (0x04080E30)

  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane3_HSH                       (0x040C0E30)

  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane4_HSH                       (0x04100E30)

  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane5_HSH                       (0x04140E30)

  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane6_HSH                       (0x04180E30)

  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK0_Lane7_HSH                       (0x041C0E30)

#define DDRDATA7CH0_CR_TXPERBITRANK1_REG                               (0x00000E34)

  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane0_HSH                       (0x04000E34)

  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane1_HSH                       (0x04040E34)

  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane2_HSH                       (0x04080E34)

  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane3_HSH                       (0x040C0E34)

  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane4_HSH                       (0x04100E34)

  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane5_HSH                       (0x04140E34)

  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane6_HSH                       (0x04180E34)

  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK1_Lane7_HSH                       (0x041C0E34)

#define DDRDATA7CH0_CR_TXPERBITRANK2_REG                               (0x00000E38)

  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane0_HSH                       (0x04000E38)

  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane1_HSH                       (0x04040E38)

  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane2_HSH                       (0x04080E38)

  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane3_HSH                       (0x040C0E38)

  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane4_HSH                       (0x04100E38)

  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane5_HSH                       (0x04140E38)

  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane6_HSH                       (0x04180E38)

  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK2_Lane7_HSH                       (0x041C0E38)

#define DDRDATA7CH0_CR_TXPERBITRANK3_REG                               (0x00000E3C)

  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane0_HSH                       (0x04000E3C)

  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane1_HSH                       (0x04040E3C)

  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane2_HSH                       (0x04080E3C)

  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane3_HSH                       (0x040C0E3C)

  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane4_HSH                       (0x04100E3C)

  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane5_HSH                       (0x04140E3C)

  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane6_HSH                       (0x04180E3C)

  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA7CH0_CR_TXPERBITRANK3_Lane7_HSH                       (0x041C0E3C)

#define DDRDATA7CH0_CR_RCOMPDATA0_REG                                  (0x00000E40)

  #define DDRDATA7CH0_CR_RCOMPDATA0_RcompDrvUp_OFF                     ( 0)
  #define DDRDATA7CH0_CR_RCOMPDATA0_RcompDrvUp_WID                     ( 6)
  #define DDRDATA7CH0_CR_RCOMPDATA0_RcompDrvUp_MSK                     (0x0000003F)
  #define DDRDATA7CH0_CR_RCOMPDATA0_RcompDrvUp_MIN                     (0)
  #define DDRDATA7CH0_CR_RCOMPDATA0_RcompDrvUp_MAX                     (63) // 0x0000003F
  #define DDRDATA7CH0_CR_RCOMPDATA0_RcompDrvUp_DEF                     (0x00000000)
  #define DDRDATA7CH0_CR_RCOMPDATA0_RcompDrvUp_HSH                     (0x06000E40)

  #define DDRDATA7CH0_CR_RCOMPDATA0_Rsvd_OFF                           ( 6)
  #define DDRDATA7CH0_CR_RCOMPDATA0_Rsvd_WID                           ( 3)
  #define DDRDATA7CH0_CR_RCOMPDATA0_Rsvd_MSK                           (0x000001C0)
  #define DDRDATA7CH0_CR_RCOMPDATA0_Rsvd_MIN                           (0)
  #define DDRDATA7CH0_CR_RCOMPDATA0_Rsvd_MAX                           (7) // 0x00000007
  #define DDRDATA7CH0_CR_RCOMPDATA0_Rsvd_DEF                           (0x00000000)
  #define DDRDATA7CH0_CR_RCOMPDATA0_Rsvd_HSH                           (0x03060E40)

  #define DDRDATA7CH0_CR_RCOMPDATA0_RcompDrvDown_OFF                   ( 9)
  #define DDRDATA7CH0_CR_RCOMPDATA0_RcompDrvDown_WID                   ( 6)
  #define DDRDATA7CH0_CR_RCOMPDATA0_RcompDrvDown_MSK                   (0x00007E00)
  #define DDRDATA7CH0_CR_RCOMPDATA0_RcompDrvDown_MIN                   (0)
  #define DDRDATA7CH0_CR_RCOMPDATA0_RcompDrvDown_MAX                   (63) // 0x0000003F
  #define DDRDATA7CH0_CR_RCOMPDATA0_RcompDrvDown_DEF                   (0x00000000)
  #define DDRDATA7CH0_CR_RCOMPDATA0_RcompDrvDown_HSH                   (0x06090E40)

  #define DDRDATA7CH0_CR_RCOMPDATA0_VTComp_OFF                         (15)
  #define DDRDATA7CH0_CR_RCOMPDATA0_VTComp_WID                         ( 5)
  #define DDRDATA7CH0_CR_RCOMPDATA0_VTComp_MSK                         (0x000F8000)
  #define DDRDATA7CH0_CR_RCOMPDATA0_VTComp_MIN                         (0)
  #define DDRDATA7CH0_CR_RCOMPDATA0_VTComp_MAX                         (31) // 0x0000001F
  #define DDRDATA7CH0_CR_RCOMPDATA0_VTComp_DEF                         (0x00000000)
  #define DDRDATA7CH0_CR_RCOMPDATA0_VTComp_HSH                         (0x050F0E40)

  #define DDRDATA7CH0_CR_RCOMPDATA0_SlewRateComp_OFF                   (20)
  #define DDRDATA7CH0_CR_RCOMPDATA0_SlewRateComp_WID                   ( 5)
  #define DDRDATA7CH0_CR_RCOMPDATA0_SlewRateComp_MSK                   (0x01F00000)
  #define DDRDATA7CH0_CR_RCOMPDATA0_SlewRateComp_MIN                   (0)
  #define DDRDATA7CH0_CR_RCOMPDATA0_SlewRateComp_MAX                   (31) // 0x0000001F
  #define DDRDATA7CH0_CR_RCOMPDATA0_SlewRateComp_DEF                   (0x00000000)
  #define DDRDATA7CH0_CR_RCOMPDATA0_SlewRateComp_HSH                   (0x05140E40)

  #define DDRDATA7CH0_CR_RCOMPDATA0_Spare0_OFF                         (25)
  #define DDRDATA7CH0_CR_RCOMPDATA0_Spare0_WID                         ( 1)
  #define DDRDATA7CH0_CR_RCOMPDATA0_Spare0_MSK                         (0x02000000)
  #define DDRDATA7CH0_CR_RCOMPDATA0_Spare0_MIN                         (0)
  #define DDRDATA7CH0_CR_RCOMPDATA0_Spare0_MAX                         (1) // 0x00000001
  #define DDRDATA7CH0_CR_RCOMPDATA0_Spare0_DEF                         (0x00000000)
  #define DDRDATA7CH0_CR_RCOMPDATA0_Spare0_HSH                         (0x01190E40)

  #define DDRDATA7CH0_CR_RCOMPDATA0_TcoComp_OFF                        (26)
  #define DDRDATA7CH0_CR_RCOMPDATA0_TcoComp_WID                        ( 6)
  #define DDRDATA7CH0_CR_RCOMPDATA0_TcoComp_MSK                        (0xFC000000)
  #define DDRDATA7CH0_CR_RCOMPDATA0_TcoComp_MIN                        (0)
  #define DDRDATA7CH0_CR_RCOMPDATA0_TcoComp_MAX                        (63) // 0x0000003F
  #define DDRDATA7CH0_CR_RCOMPDATA0_TcoComp_DEF                        (0x00000000)
  #define DDRDATA7CH0_CR_RCOMPDATA0_TcoComp_HSH                        (0x061A0E40)

#define DDRDATA7CH0_CR_RCOMPDATA1_REG                                  (0x00000E44)

  #define DDRDATA7CH0_CR_RCOMPDATA1_RcompOdtUp_OFF                     ( 0)
  #define DDRDATA7CH0_CR_RCOMPDATA1_RcompOdtUp_WID                     ( 6)
  #define DDRDATA7CH0_CR_RCOMPDATA1_RcompOdtUp_MSK                     (0x0000003F)
  #define DDRDATA7CH0_CR_RCOMPDATA1_RcompOdtUp_MIN                     (0)
  #define DDRDATA7CH0_CR_RCOMPDATA1_RcompOdtUp_MAX                     (63) // 0x0000003F
  #define DDRDATA7CH0_CR_RCOMPDATA1_RcompOdtUp_DEF                     (0x00000000)
  #define DDRDATA7CH0_CR_RCOMPDATA1_RcompOdtUp_HSH                     (0x06000E44)

  #define DDRDATA7CH0_CR_RCOMPDATA1_PanicDrvDn_OFF                     ( 6)
  #define DDRDATA7CH0_CR_RCOMPDATA1_PanicDrvDn_WID                     (10)
  #define DDRDATA7CH0_CR_RCOMPDATA1_PanicDrvDn_MSK                     (0x0000FFC0)
  #define DDRDATA7CH0_CR_RCOMPDATA1_PanicDrvDn_MIN                     (0)
  #define DDRDATA7CH0_CR_RCOMPDATA1_PanicDrvDn_MAX                     (1023) // 0x000003FF
  #define DDRDATA7CH0_CR_RCOMPDATA1_PanicDrvDn_DEF                     (0x00000000)
  #define DDRDATA7CH0_CR_RCOMPDATA1_PanicDrvDn_HSH                     (0x0A060E44)

  #define DDRDATA7CH0_CR_RCOMPDATA1_PanicDrvUp_OFF                     (16)
  #define DDRDATA7CH0_CR_RCOMPDATA1_PanicDrvUp_WID                     (10)
  #define DDRDATA7CH0_CR_RCOMPDATA1_PanicDrvUp_MSK                     (0x03FF0000)
  #define DDRDATA7CH0_CR_RCOMPDATA1_PanicDrvUp_MIN                     (0)
  #define DDRDATA7CH0_CR_RCOMPDATA1_PanicDrvUp_MAX                     (1023) // 0x000003FF
  #define DDRDATA7CH0_CR_RCOMPDATA1_PanicDrvUp_DEF                     (0x00000000)
  #define DDRDATA7CH0_CR_RCOMPDATA1_PanicDrvUp_HSH                     (0x0A100E44)

  #define DDRDATA7CH0_CR_RCOMPDATA1_RcompOdtDown_OFF                   (26)
  #define DDRDATA7CH0_CR_RCOMPDATA1_RcompOdtDown_WID                   ( 6)
  #define DDRDATA7CH0_CR_RCOMPDATA1_RcompOdtDown_MSK                   (0xFC000000)
  #define DDRDATA7CH0_CR_RCOMPDATA1_RcompOdtDown_MIN                   (0)
  #define DDRDATA7CH0_CR_RCOMPDATA1_RcompOdtDown_MAX                   (63) // 0x0000003F
  #define DDRDATA7CH0_CR_RCOMPDATA1_RcompOdtDown_DEF                   (0x00000000)
  #define DDRDATA7CH0_CR_RCOMPDATA1_RcompOdtDown_HSH                   (0x061A0E44)

#define DDRDATA7CH0_CR_TXXTALK_REG                                     (0x00000E48)

  #define DDRDATA7CH0_CR_TXXTALK_Lane0_OFF                             ( 0)
  #define DDRDATA7CH0_CR_TXXTALK_Lane0_WID                             ( 4)
  #define DDRDATA7CH0_CR_TXXTALK_Lane0_MSK                             (0x0000000F)
  #define DDRDATA7CH0_CR_TXXTALK_Lane0_MIN                             (-8)
  #define DDRDATA7CH0_CR_TXXTALK_Lane0_MAX                             (7) // 0x00000007
  #define DDRDATA7CH0_CR_TXXTALK_Lane0_DEF                             (0x00000000)
  #define DDRDATA7CH0_CR_TXXTALK_Lane0_HSH                             (0x84000E48)

  #define DDRDATA7CH0_CR_TXXTALK_Lane1_OFF                             ( 4)
  #define DDRDATA7CH0_CR_TXXTALK_Lane1_WID                             ( 4)
  #define DDRDATA7CH0_CR_TXXTALK_Lane1_MSK                             (0x000000F0)
  #define DDRDATA7CH0_CR_TXXTALK_Lane1_MIN                             (-8)
  #define DDRDATA7CH0_CR_TXXTALK_Lane1_MAX                             (7) // 0x00000007
  #define DDRDATA7CH0_CR_TXXTALK_Lane1_DEF                             (0x00000000)
  #define DDRDATA7CH0_CR_TXXTALK_Lane1_HSH                             (0x84040E48)

  #define DDRDATA7CH0_CR_TXXTALK_Lane2_OFF                             ( 8)
  #define DDRDATA7CH0_CR_TXXTALK_Lane2_WID                             ( 4)
  #define DDRDATA7CH0_CR_TXXTALK_Lane2_MSK                             (0x00000F00)
  #define DDRDATA7CH0_CR_TXXTALK_Lane2_MIN                             (-8)
  #define DDRDATA7CH0_CR_TXXTALK_Lane2_MAX                             (7) // 0x00000007
  #define DDRDATA7CH0_CR_TXXTALK_Lane2_DEF                             (0x00000000)
  #define DDRDATA7CH0_CR_TXXTALK_Lane2_HSH                             (0x84080E48)

  #define DDRDATA7CH0_CR_TXXTALK_Lane3_OFF                             (12)
  #define DDRDATA7CH0_CR_TXXTALK_Lane3_WID                             ( 4)
  #define DDRDATA7CH0_CR_TXXTALK_Lane3_MSK                             (0x0000F000)
  #define DDRDATA7CH0_CR_TXXTALK_Lane3_MIN                             (-8)
  #define DDRDATA7CH0_CR_TXXTALK_Lane3_MAX                             (7) // 0x00000007
  #define DDRDATA7CH0_CR_TXXTALK_Lane3_DEF                             (0x00000000)
  #define DDRDATA7CH0_CR_TXXTALK_Lane3_HSH                             (0x840C0E48)

  #define DDRDATA7CH0_CR_TXXTALK_Lane4_OFF                             (16)
  #define DDRDATA7CH0_CR_TXXTALK_Lane4_WID                             ( 4)
  #define DDRDATA7CH0_CR_TXXTALK_Lane4_MSK                             (0x000F0000)
  #define DDRDATA7CH0_CR_TXXTALK_Lane4_MIN                             (-8)
  #define DDRDATA7CH0_CR_TXXTALK_Lane4_MAX                             (7) // 0x00000007
  #define DDRDATA7CH0_CR_TXXTALK_Lane4_DEF                             (0x00000000)
  #define DDRDATA7CH0_CR_TXXTALK_Lane4_HSH                             (0x84100E48)

  #define DDRDATA7CH0_CR_TXXTALK_Lane5_OFF                             (20)
  #define DDRDATA7CH0_CR_TXXTALK_Lane5_WID                             ( 4)
  #define DDRDATA7CH0_CR_TXXTALK_Lane5_MSK                             (0x00F00000)
  #define DDRDATA7CH0_CR_TXXTALK_Lane5_MIN                             (-8)
  #define DDRDATA7CH0_CR_TXXTALK_Lane5_MAX                             (7) // 0x00000007
  #define DDRDATA7CH0_CR_TXXTALK_Lane5_DEF                             (0x00000000)
  #define DDRDATA7CH0_CR_TXXTALK_Lane5_HSH                             (0x84140E48)

  #define DDRDATA7CH0_CR_TXXTALK_Lane6_OFF                             (24)
  #define DDRDATA7CH0_CR_TXXTALK_Lane6_WID                             ( 4)
  #define DDRDATA7CH0_CR_TXXTALK_Lane6_MSK                             (0x0F000000)
  #define DDRDATA7CH0_CR_TXXTALK_Lane6_MIN                             (-8)
  #define DDRDATA7CH0_CR_TXXTALK_Lane6_MAX                             (7) // 0x00000007
  #define DDRDATA7CH0_CR_TXXTALK_Lane6_DEF                             (0x00000000)
  #define DDRDATA7CH0_CR_TXXTALK_Lane6_HSH                             (0x84180E48)

  #define DDRDATA7CH0_CR_TXXTALK_Lane7_OFF                             (28)
  #define DDRDATA7CH0_CR_TXXTALK_Lane7_WID                             ( 4)
  #define DDRDATA7CH0_CR_TXXTALK_Lane7_MSK                             (0xF0000000)
  #define DDRDATA7CH0_CR_TXXTALK_Lane7_MIN                             (-8)
  #define DDRDATA7CH0_CR_TXXTALK_Lane7_MAX                             (7) // 0x00000007
  #define DDRDATA7CH0_CR_TXXTALK_Lane7_DEF                             (0x00000000)
  #define DDRDATA7CH0_CR_TXXTALK_Lane7_HSH                             (0x841C0E48)

#define DDRDATA7CH0_CR_RCOMPDATA2_REG                                  (0x00000E4C)

  #define DDRDATA7CH0_CR_RCOMPDATA2_VttPanicUp_OFF                     ( 0)
  #define DDRDATA7CH0_CR_RCOMPDATA2_VttPanicUp_WID                     ( 8)
  #define DDRDATA7CH0_CR_RCOMPDATA2_VttPanicUp_MSK                     (0x000000FF)
  #define DDRDATA7CH0_CR_RCOMPDATA2_VttPanicUp_MIN                     (0)
  #define DDRDATA7CH0_CR_RCOMPDATA2_VttPanicUp_MAX                     (255) // 0x000000FF
  #define DDRDATA7CH0_CR_RCOMPDATA2_VttPanicUp_DEF                     (0x00000000)
  #define DDRDATA7CH0_CR_RCOMPDATA2_VttPanicUp_HSH                     (0x08000E4C)

  #define DDRDATA7CH0_CR_RCOMPDATA2_VttPanicDn_OFF                     ( 8)
  #define DDRDATA7CH0_CR_RCOMPDATA2_VttPanicDn_WID                     ( 8)
  #define DDRDATA7CH0_CR_RCOMPDATA2_VttPanicDn_MSK                     (0x0000FF00)
  #define DDRDATA7CH0_CR_RCOMPDATA2_VttPanicDn_MIN                     (0)
  #define DDRDATA7CH0_CR_RCOMPDATA2_VttPanicDn_MAX                     (255) // 0x000000FF
  #define DDRDATA7CH0_CR_RCOMPDATA2_VttPanicDn_DEF                     (0x00000000)
  #define DDRDATA7CH0_CR_RCOMPDATA2_VttPanicDn_HSH                     (0x08080E4C)

  #define DDRDATA7CH0_CR_RCOMPDATA2_Spare_OFF                          (16)
  #define DDRDATA7CH0_CR_RCOMPDATA2_Spare_WID                          (16)
  #define DDRDATA7CH0_CR_RCOMPDATA2_Spare_MSK                          (0xFFFF0000)
  #define DDRDATA7CH0_CR_RCOMPDATA2_Spare_MIN                          (0)
  #define DDRDATA7CH0_CR_RCOMPDATA2_Spare_MAX                          (65535) // 0x0000FFFF
  #define DDRDATA7CH0_CR_RCOMPDATA2_Spare_DEF                          (0x00000000)
  #define DDRDATA7CH0_CR_RCOMPDATA2_Spare_HSH                          (0x10100E4C)

#define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_REG                            (0x00000E50)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane0_OFF                    ( 0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane0_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane0_MSK                    (0x0000000F)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane0_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane0_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane0_HSH                    (0x04000E50)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane1_OFF                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane1_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane1_MSK                    (0x000000F0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane1_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane1_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane1_HSH                    (0x04040E50)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane2_OFF                    ( 8)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane2_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane2_MSK                    (0x00000F00)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane2_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane2_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane2_HSH                    (0x04080E50)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane3_OFF                    (12)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane3_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane3_MSK                    (0x0000F000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane3_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane3_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane3_HSH                    (0x040C0E50)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane4_OFF                    (16)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane4_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane4_MSK                    (0x000F0000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane4_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane4_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane4_HSH                    (0x04100E50)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane5_OFF                    (20)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane5_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane5_MSK                    (0x00F00000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane5_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane5_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane5_HSH                    (0x04140E50)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane6_OFF                    (24)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane6_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane6_MSK                    (0x0F000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane6_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane6_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane6_HSH                    (0x04180E50)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane7_OFF                    (28)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane7_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane7_MSK                    (0xF0000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane7_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane7_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK0_Lane7_HSH                    (0x041C0E50)

#define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_REG                            (0x00000E54)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane0_OFF                    ( 0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane0_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane0_MSK                    (0x0000000F)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane0_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane0_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane0_HSH                    (0x04000E54)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane1_OFF                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane1_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane1_MSK                    (0x000000F0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane1_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane1_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane1_HSH                    (0x04040E54)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane2_OFF                    ( 8)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane2_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane2_MSK                    (0x00000F00)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane2_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane2_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane2_HSH                    (0x04080E54)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane3_OFF                    (12)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane3_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane3_MSK                    (0x0000F000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane3_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane3_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane3_HSH                    (0x040C0E54)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane4_OFF                    (16)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane4_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane4_MSK                    (0x000F0000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane4_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane4_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane4_HSH                    (0x04100E54)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane5_OFF                    (20)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane5_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane5_MSK                    (0x00F00000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane5_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane5_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane5_HSH                    (0x04140E54)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane6_OFF                    (24)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane6_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane6_MSK                    (0x0F000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane6_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane6_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane6_HSH                    (0x04180E54)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane7_OFF                    (28)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane7_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane7_MSK                    (0xF0000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane7_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane7_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK1_Lane7_HSH                    (0x041C0E54)

#define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_REG                            (0x00000E58)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane0_OFF                    ( 0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane0_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane0_MSK                    (0x0000000F)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane0_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane0_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane0_HSH                    (0x04000E58)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane1_OFF                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane1_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane1_MSK                    (0x000000F0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane1_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane1_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane1_HSH                    (0x04040E58)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane2_OFF                    ( 8)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane2_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane2_MSK                    (0x00000F00)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane2_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane2_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane2_HSH                    (0x04080E58)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane3_OFF                    (12)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane3_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane3_MSK                    (0x0000F000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane3_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane3_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane3_HSH                    (0x040C0E58)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane4_OFF                    (16)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane4_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane4_MSK                    (0x000F0000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane4_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane4_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane4_HSH                    (0x04100E58)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane5_OFF                    (20)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane5_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane5_MSK                    (0x00F00000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane5_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane5_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane5_HSH                    (0x04140E58)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane6_OFF                    (24)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane6_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane6_MSK                    (0x0F000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane6_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane6_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane6_HSH                    (0x04180E58)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane7_OFF                    (28)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane7_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane7_MSK                    (0xF0000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane7_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane7_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK2_Lane7_HSH                    (0x041C0E58)

#define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_REG                            (0x00000E5C)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane0_OFF                    ( 0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane0_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane0_MSK                    (0x0000000F)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane0_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane0_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane0_HSH                    (0x04000E5C)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane1_OFF                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane1_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane1_MSK                    (0x000000F0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane1_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane1_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane1_HSH                    (0x04040E5C)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane2_OFF                    ( 8)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane2_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane2_MSK                    (0x00000F00)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane2_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane2_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane2_HSH                    (0x04080E5C)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane3_OFF                    (12)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane3_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane3_MSK                    (0x0000F000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane3_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane3_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane3_HSH                    (0x040C0E5C)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane4_OFF                    (16)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane4_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane4_MSK                    (0x000F0000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane4_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane4_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane4_HSH                    (0x04100E5C)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane5_OFF                    (20)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane5_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane5_MSK                    (0x00F00000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane5_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane5_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane5_HSH                    (0x04140E5C)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane6_OFF                    (24)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane6_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane6_MSK                    (0x0F000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane6_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane6_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane6_HSH                    (0x04180E5C)

  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane7_OFF                    (28)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane7_WID                    ( 4)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane7_MSK                    (0xF0000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane7_MIN                    (0)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane7_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_RXOFFSETVDQRANK3_Lane7_HSH                    (0x041C0E5C)

#define DDRDATA7CH0_CR_DATATRAINFEEDBACK_REG                           (0x00000E60)

  #define DDRDATA7CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_OFF       ( 0)
  #define DDRDATA7CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_WID       ( 9)
  #define DDRDATA7CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MSK       (0x000001FF)
  #define DDRDATA7CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MIN       (0)
  #define DDRDATA7CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MAX       (511) // 0x000001FF
  #define DDRDATA7CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_DEF       (0x00000000)
  #define DDRDATA7CH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_HSH       (0x09000E60)

  #define DDRDATA7CH0_CR_DATATRAINFEEDBACK_Spare_OFF                   ( 9)
  #define DDRDATA7CH0_CR_DATATRAINFEEDBACK_Spare_WID                   (23)
  #define DDRDATA7CH0_CR_DATATRAINFEEDBACK_Spare_MSK                   (0xFFFFFE00)
  #define DDRDATA7CH0_CR_DATATRAINFEEDBACK_Spare_MIN                   (0)
  #define DDRDATA7CH0_CR_DATATRAINFEEDBACK_Spare_MAX                   (8388607) // 0x007FFFFF
  #define DDRDATA7CH0_CR_DATATRAINFEEDBACK_Spare_DEF                   (0x00000000)
  #define DDRDATA7CH0_CR_DATATRAINFEEDBACK_Spare_HSH                   (0x17090E60)

#define DDRDATA7CH0_CR_DLLPITESTANDADC_REG                             (0x00000E64)

  #define DDRDATA7CH0_CR_DLLPITESTANDADC_RunTest_OFF                   ( 0)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_RunTest_WID                   ( 1)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_RunTest_MSK                   (0x00000001)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_RunTest_MIN                   (0)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_RunTest_MAX                   (1) // 0x00000001
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_RunTest_DEF                   (0x00000000)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_RunTest_HSH                   (0x01000E64)

  #define DDRDATA7CH0_CR_DLLPITESTANDADC_Load_OFF                      ( 1)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_Load_WID                      ( 1)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_Load_MSK                      (0x00000002)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_Load_MIN                      (0)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_Load_MAX                      (1) // 0x00000001
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_Load_DEF                      (0x00000000)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_Load_HSH                      (0x01010E64)

  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ModeHVM_OFF                   ( 2)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ModeHVM_WID                   ( 1)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ModeHVM_MSK                   (0x00000004)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ModeHVM_MIN                   (0)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ModeHVM_MAX                   (1) // 0x00000001
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ModeHVM_DEF                   (0x00000000)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ModeHVM_HSH                   (0x01020E64)

  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ModeDV_OFF                    ( 3)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ModeDV_WID                    ( 1)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ModeDV_MSK                    (0x00000008)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ModeDV_MIN                    (0)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ModeDV_MAX                    (1) // 0x00000001
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ModeDV_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ModeDV_HSH                    (0x01030E64)

  #define DDRDATA7CH0_CR_DLLPITESTANDADC_CalCfdl_OFF                   ( 4)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_CalCfdl_WID                   ( 1)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_CalCfdl_MSK                   (0x00000010)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_CalCfdl_MIN                   (0)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_CalCfdl_MAX                   (1) // 0x00000001
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_CalCfdl_DEF                   (0x00000000)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_CalCfdl_HSH                   (0x01040E64)

  #define DDRDATA7CH0_CR_DLLPITESTANDADC_LoadCount_OFF                 ( 5)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_LoadCount_WID                 (10)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_LoadCount_MSK                 (0x00007FE0)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_LoadCount_MIN                 (0)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_LoadCount_MAX                 (1023) // 0x000003FF
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_LoadCount_DEF                 (0x00000000)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_LoadCount_HSH                 (0x0A050E64)

  #define DDRDATA7CH0_CR_DLLPITESTANDADC_CountStatus_OFF               (15)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_CountStatus_WID               (10)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_CountStatus_MSK               (0x01FF8000)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_CountStatus_MIN               (0)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_CountStatus_MAX               (1023) // 0x000003FF
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_CountStatus_DEF               (0x00000000)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_CountStatus_HSH               (0x0A0F0E64)

  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ModeADC_OFF                   (25)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ModeADC_WID                   ( 1)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ModeADC_MSK                   (0x02000000)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ModeADC_MIN                   (0)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ModeADC_MAX                   (1) // 0x00000001
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ModeADC_DEF                   (0x00000000)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ModeADC_HSH                   (0x01190E64)

  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCClkDiv_OFF                 (26)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCClkDiv_WID                 ( 2)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCClkDiv_MSK                 (0x0C000000)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCClkDiv_MIN                 (0)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCClkDiv_MAX                 (3) // 0x00000003
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCClkDiv_DEF                 (0x00000000)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCClkDiv_HSH                 (0x021A0E64)

  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_OFF             (28)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_WID             ( 1)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MSK             (0x10000000)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MIN             (0)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_MAX             (1) // 0x00000001
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_DEF             (0x00000000)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCDdrChanSel_HSH             (0x011C0E64)

  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCChopEn_OFF                 (29)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCChopEn_WID                 ( 1)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCChopEn_MSK                 (0x20000000)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCChopEn_MIN                 (0)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCChopEn_MAX                 (1) // 0x00000001
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCChopEn_DEF                 (0x00000000)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCChopEn_HSH                 (0x011D0E64)

  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCDone_OFF                   (30)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCDone_WID                   ( 1)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCDone_MSK                   (0x40000000)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCDone_MIN                   (0)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCDone_MAX                   (1) // 0x00000001
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCDone_DEF                   (0x00000000)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_ADCDone_HSH                   (0x011E0E64)

  #define DDRDATA7CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_OFF          (31)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_WID          ( 1)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MSK          (0x80000000)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MIN          (0)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MAX          (1) // 0x00000001
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_DEF          (0x00000000)
  #define DDRDATA7CH0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_HSH          (0x011F0E64)

#define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_REG                         (0x00000E68)

  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_OFF     ( 0)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_WID     ( 6)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MSK     (0x0000003F)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MIN     (-32)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MAX     (31) // 0x0000001F
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_DEF     (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_HSH     (0x86000E68)

  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_OFF   ( 6)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_WID   ( 6)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MSK   (0x00000FC0)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MIN   (-32)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MAX   (31) // 0x0000001F
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_DEF   (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_HSH   (0x86060E68)

  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_OFF     (12)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_WID     ( 5)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MSK     (0x0001F000)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MIN     (-16)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MAX     (15) // 0x0000000F
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_DEF     (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_HSH     (0x850C0E68)

  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_OFF   (17)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_WID   ( 5)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MSK   (0x003E0000)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MIN   (-16)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MAX   (15) // 0x0000000F
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_DEF   (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_HSH   (0x85110E68)

  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_OFF       (22)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_WID       ( 5)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MSK       (0x07C00000)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MIN       (-16)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MAX       (15) // 0x0000000F
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_DEF       (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_HSH       (0x85160E68)

  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_OFF  (27)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_WID  ( 5)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MSK  (0xF8000000)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MIN  (-16)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MAX  (15) // 0x0000000F
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_DEF  (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_HSH  (0x851B0E68)

#define DDRDATA7CH0_CR_DDRCRDATACONTROL1_REG                           (0x00000E6C)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_RefPi_OFF                   ( 0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_RefPi_WID                   ( 4)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_RefPi_MSK                   (0x0000000F)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_RefPi_MIN                   (-8)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_RefPi_MAX                   (7) // 0x00000007
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_RefPi_DEF                   (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_RefPi_HSH                   (0x84000E6C)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_DllMask_OFF                 ( 4)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_DllMask_WID                 ( 2)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_DllMask_MSK                 (0x00000030)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_DllMask_MIN                 (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_DllMask_MAX                 (3) // 0x00000003
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_DllMask_DEF                 (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_DllMask_HSH                 (0x02040E6C)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_DllWeakLock_OFF             ( 6)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_DllWeakLock_WID             ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MSK             (0x00000040)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MIN             (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_DllWeakLock_MAX             (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_DllWeakLock_DEF             (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_DllWeakLock_HSH             (0x01060E6C)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_OFF      ( 7)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_WID      ( 3)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MSK      (0x00000380)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MIN      (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MAX      (7) // 0x00000007
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_DEF      (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_HSH      (0x03070E6C)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_OFF               (10)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_WID               ( 4)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MSK               (0x00003C00)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MIN               (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MAX               (15) // 0x0000000F
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_DEF               (0x00000008)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_RxBiasCtl_HSH               (0x040A0E6C)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_OdtDelay_OFF                (14)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_OdtDelay_WID                ( 4)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_OdtDelay_MSK                (0x0003C000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_OdtDelay_MIN                (-8)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_OdtDelay_MAX                (7) // 0x00000007
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_OdtDelay_DEF                (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_OdtDelay_HSH                (0x840E0E6C)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_OdtDuration_OFF             (18)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_OdtDuration_WID             ( 3)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_OdtDuration_MSK             (0x001C0000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_OdtDuration_MIN             (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_OdtDuration_MAX             (7) // 0x00000007
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_OdtDuration_DEF             (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_OdtDuration_HSH             (0x03120E6C)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_OFF           (21)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_WID           ( 4)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MSK           (0x01E00000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MIN           (-8)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MAX           (7) // 0x00000007
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_DEF           (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_HSH           (0x84150E6C)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_OFF        (25)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_WID        ( 3)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MSK        (0x0E000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MIN        (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MAX        (7) // 0x00000007
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_DEF        (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_HSH        (0x03190E6C)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_OFF          (28)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_WID          ( 3)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MSK          (0x70000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MIN          (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_MAX          (7) // 0x00000007
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_DEF          (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_StrongWkLeaker_HSH          (0x031C0E6C)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_OFF          (31)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_WID          ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MSK          (0x80000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MIN          (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MAX          (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_DEF          (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_HSH          (0x011F0E6C)

#define DDRDATA7CH0_CR_DDRCRDATACONTROL2_REG                           (0x00000E70)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_OFF            ( 0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_WID            ( 5)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MSK            (0x0000001F)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MIN            (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MAX            (31) // 0x0000001F
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_DEF            (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_HSH            (0x05000E70)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_OFF             ( 5)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_WID             ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MSK             (0x00000020)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MIN             (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MAX             (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_DEF             (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_ForceBiasOn_HSH             (0x01050E70)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_ForceRxOn_OFF               ( 6)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_ForceRxOn_WID               ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MSK               (0x00000040)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MIN               (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_ForceRxOn_MAX               (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_ForceRxOn_DEF               (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_ForceRxOn_HSH               (0x01060E70)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_LeakerComp_OFF              ( 7)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_LeakerComp_WID              ( 2)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_LeakerComp_MSK              (0x00000180)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_LeakerComp_MIN              (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_LeakerComp_MAX              (3) // 0x00000003
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_LeakerComp_DEF              (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_LeakerComp_HSH              (0x02070E70)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_OFF          ( 9)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_WID          ( 4)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MSK          (0x00001E00)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MIN          (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MAX          (15) // 0x0000000F
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_DEF          (0x00000008)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_HSH          (0x04090E70)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_OFF             (13)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_WID             ( 5)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MSK             (0x0003E000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MIN             (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MAX             (31) // 0x0000001F
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_DEF             (0x00000011)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxClkStgNum_HSH             (0x050D0E70)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_OFF             (18)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_WID             ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MSK             (0x00040000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MIN             (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MAX             (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_DEF             (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_WlLongDelEn_HSH             (0x01120E70)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_OFF         (19)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_WID         ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MSK         (0x00080000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MIN         (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_DEF         (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_HSH         (0x01130E70)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_OFF                (20)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_WID                ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MSK                (0x00100000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MIN                (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MAX                (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_DEF                (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_Ddr4Mode_HSH                (0x01140E70)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_OFF               (21)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_WID               ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MSK               (0x00200000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MIN               (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MAX               (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_DEF               (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnVddqOdt_HSH               (0x01150E70)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnVttOdt_OFF                (22)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnVttOdt_WID                ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MSK                (0x00400000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MIN                (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnVttOdt_MAX                (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnVttOdt_DEF                (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnVttOdt_HSH                (0x01160E70)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_OFF            (23)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_WID            ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MSK            (0x00800000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MIN            (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MAX            (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_DEF            (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_HSH            (0x01170E70)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_TxEqDis_OFF                 (24)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_TxEqDis_WID                 ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_TxEqDis_MSK                 (0x01000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_TxEqDis_MIN                 (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_TxEqDis_MAX                 (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_TxEqDis_DEF                 (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_TxEqDis_HSH                 (0x01180E70)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_OFF           (25)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_WID           ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MSK           (0x02000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MIN           (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MAX           (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_DEF           (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_HSH           (0x01190E70)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_Cben_OFF                    (26)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_Cben_WID                    ( 3)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_Cben_MSK                    (0x1C000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_Cben_MIN                    (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_Cben_MAX                    (7) // 0x00000007
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_Cben_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_Cben_HSH                    (0x031A0E70)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_OFF         (29)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_WID         ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MSK         (0x20000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MIN         (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_HSH         (0x011D0E70)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_OFF         (30)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_WID         ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MSK         (0x40000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MIN         (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_HSH         (0x011E0E70)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_OFF         (31)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_WID         ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MSK         (0x80000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MIN         (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MAX         (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_DEF         (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_HSH         (0x011F0E70)

#define DDRDATA7CH0_CR_DDRCRVREFCONTROL_REG                            (0x00000E74)

  #define DDRDATA7CH0_CR_DDRCRVREFCONTROL_VrefCtl_OFF                  ( 0)
  #define DDRDATA7CH0_CR_DDRCRVREFCONTROL_VrefCtl_WID                  (24)
  #define DDRDATA7CH0_CR_DDRCRVREFCONTROL_VrefCtl_MSK                  (0x00FFFFFF)
  #define DDRDATA7CH0_CR_DDRCRVREFCONTROL_VrefCtl_MIN                  (0)
  #define DDRDATA7CH0_CR_DDRCRVREFCONTROL_VrefCtl_MAX                  (16777215) // 0x00FFFFFF
  #define DDRDATA7CH0_CR_DDRCRVREFCONTROL_VrefCtl_DEF                  (0x000E453A)
  #define DDRDATA7CH0_CR_DDRCRVREFCONTROL_VrefCtl_HSH                  (0x18000E74)

  #define DDRDATA7CH0_CR_DDRCRVREFCONTROL_OutputCode_OFF               (24)
  #define DDRDATA7CH0_CR_DDRCRVREFCONTROL_OutputCode_WID               ( 8)
  #define DDRDATA7CH0_CR_DDRCRVREFCONTROL_OutputCode_MSK               (0xFF000000)
  #define DDRDATA7CH0_CR_DDRCRVREFCONTROL_OutputCode_MIN               (0)
  #define DDRDATA7CH0_CR_DDRCRVREFCONTROL_OutputCode_MAX               (255) // 0x000000FF
  #define DDRDATA7CH0_CR_DDRCRVREFCONTROL_OutputCode_DEF               (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVREFCONTROL_OutputCode_HSH               (0x08180E74)

#define DDRDATA7CH0_CR_DDRCRVSSHICONTROL_REG                           (0x00000E78)

  #define DDRDATA7CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_OFF                ( 0)
  #define DDRDATA7CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_WID                (25)
  #define DDRDATA7CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MSK                (0x01FFFFFF)
  #define DDRDATA7CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MIN                (0)
  #define DDRDATA7CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_MAX                (33554431) // 0x01FFFFFF
  #define DDRDATA7CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_DEF                (0x014D8234)
  #define DDRDATA7CH0_CR_DDRCRVSSHICONTROL_VssHiCtl_HSH                (0x19000E78)

  #define DDRDATA7CH0_CR_DDRCRVSSHICONTROL_OutputCode_OFF              (25)
  #define DDRDATA7CH0_CR_DDRCRVSSHICONTROL_OutputCode_WID              ( 7)
  #define DDRDATA7CH0_CR_DDRCRVSSHICONTROL_OutputCode_MSK              (0xFE000000)
  #define DDRDATA7CH0_CR_DDRCRVSSHICONTROL_OutputCode_MIN              (0)
  #define DDRDATA7CH0_CR_DDRCRVSSHICONTROL_OutputCode_MAX              (127) // 0x0000007F
  #define DDRDATA7CH0_CR_DDRCRVSSHICONTROL_OutputCode_DEF              (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVSSHICONTROL_OutputCode_HSH              (0x07190E78)

#define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_REG                        (0x00000E7C)

  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_OFF          ( 0)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_WID          ( 6)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MSK          (0x0000003F)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MIN          (-32)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MAX          (31) // 0x0000001F
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_DEF          (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_HSH          (0x86000E7C)

  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_OFF          ( 6)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_WID          ( 6)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MSK          (0x00000FC0)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MIN          (-32)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_DEF          (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_HSH          (0x86060E7C)

  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_OFF           (12)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_WID           ( 6)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MSK           (0x0003F000)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MIN           (-32)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MAX           (31) // 0x0000001F
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_DEF           (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_HSH           (0x860C0E7C)

  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_OFF          (18)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_WID          ( 6)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MSK          (0x00FC0000)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MIN          (-32)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_DEF          (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_HSH          (0x86120E7C)

  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_OFF           (24)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_WID           ( 7)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MSK           (0x7F000000)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MIN           (-64)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MAX           (63) // 0x0000003F
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_DEF           (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_HSH           (0x87180E7C)

  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_OFF                (31)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_WID                ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MSK                (0x80000000)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MIN                (0)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_MAX                (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_DEF                (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATAOFFSETTRAIN_Spare_HSH                (0x011F0E7C)

#define DDRDATA7CH0_CR_DDRCRDATACONTROL0_REG                           (0x00000E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_OFF          ( 0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_WID          ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MSK          (0x00000001)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MIN          (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_DEF          (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxTrainingMode_HSH          (0x01000E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_OFF          ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_WID          ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MSK          (0x00000002)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MIN          (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_DEF          (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_WLTrainingMode_HSH          (0x01010E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_OFF          ( 2)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_WID          ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MSK          (0x00000004)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MIN          (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_DEF          (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RLTrainingMode_HSH          (0x01020E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_OFF    ( 3)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_WID    ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MSK    (0x00000008)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MIN    (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MAX    (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_DEF    (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_HSH    (0x01030E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxOn_OFF                    ( 4)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxOn_WID                    ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxOn_MSK                    (0x00000010)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxOn_MIN                    (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxOn_MAX                    (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxOn_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxOn_HSH                    (0x01040E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RfOn_OFF                    ( 5)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RfOn_WID                    ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RfOn_MSK                    (0x00000020)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RfOn_MIN                    (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RfOn_MAX                    (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RfOn_DEF                    (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RfOn_HSH                    (0x01050E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxPiOn_OFF                  ( 6)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxPiOn_WID                  ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxPiOn_MSK                  (0x00000040)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxPiOn_MIN                  (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxPiOn_DEF                  (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxPiOn_HSH                  (0x01060E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxPiOn_OFF                  ( 7)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxPiOn_WID                  ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxPiOn_MSK                  (0x00000080)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxPiOn_MIN                  (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxPiOn_DEF                  (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxPiOn_HSH                  (0x01070E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_OFF        ( 8)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_WID        ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MSK        (0x00000100)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MIN        (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_DEF        (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_InternalClocksOn_HSH        (0x01080E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_OFF        ( 9)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_WID        ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MSK        (0x00000200)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MIN        (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_DEF        (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_HSH        (0x01090E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxDisable_OFF               (10)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxDisable_WID               ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxDisable_MSK               (0x00000400)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxDisable_MIN               (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxDisable_MAX               (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxDisable_DEF               (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxDisable_HSH               (0x010A0E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxDisable_OFF               (11)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxDisable_WID               ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxDisable_MSK               (0x00000800)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxDisable_MIN               (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxDisable_MAX               (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxDisable_DEF               (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxDisable_HSH               (0x010B0E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxLong_OFF                  (12)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxLong_WID                  ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxLong_MSK                  (0x00001000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxLong_MIN                  (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxLong_MAX                  (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxLong_DEF                  (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_TxLong_HSH                  (0x010C0E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_OFF               (13)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_WID               ( 2)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MSK               (0x00006000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MIN               (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MAX               (3) // 0x00000003
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_DEF               (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxDqsCtle_HSH               (0x020D0E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxReadPointer_OFF           (15)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxReadPointer_WID           ( 3)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MSK           (0x00038000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MIN           (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxReadPointer_MAX           (7) // 0x00000007
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxReadPointer_DEF           (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_RxReadPointer_HSH           (0x030F0E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_OFF              (18)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_WID              ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MSK              (0x00040000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MIN              (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MAX              (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_DEF              (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_LongOdtR2W_HSH              (0x01120E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_OFF            (19)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_WID            ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MSK            (0x00080000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MIN            (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_MAX            (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_DEF            (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_DataVccddqHi_HSH            (0x01130E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ReadRFRd_OFF                (20)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ReadRFRd_WID                ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MSK                (0x00100000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MIN                (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ReadRFRd_MAX                (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ReadRFRd_DEF                (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ReadRFRd_HSH                (0x01140E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ReadRFWr_OFF                (21)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ReadRFWr_WID                ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MSK                (0x00200000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MIN                (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ReadRFWr_MAX                (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ReadRFWr_DEF                (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ReadRFWr_HSH                (0x01150E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ReadRFRank_OFF              (22)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ReadRFRank_WID              ( 2)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MSK              (0x00C00000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MIN              (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ReadRFRank_MAX              (3) // 0x00000003
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ReadRFRank_DEF              (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ReadRFRank_HSH              (0x02160E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_OFF              (24)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_WID              ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MSK              (0x01000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MIN              (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MAX              (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_DEF              (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_ForceOdtOn_HSH              (0x01180E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_OdtSampOff_OFF              (25)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_OdtSampOff_WID              ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MSK              (0x02000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MIN              (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_OdtSampOff_MAX              (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_OdtSampOff_DEF              (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_OdtSampOff_HSH              (0x01190E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_OFF        (26)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_WID        ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MSK        (0x04000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MIN        (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MAX        (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_DEF        (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_HSH        (0x011A0E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_OFF         (27)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_WID         ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MSK         (0x08000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MIN         (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MAX         (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_DEF         (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_HSH         (0x011B0E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_OFF              (28)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_WID              ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MSK              (0x10000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MIN              (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MAX              (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_DEF              (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_HSH              (0x011C0E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_OFF          (29)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_WID          ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MSK          (0x20000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MIN          (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_MAX          (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_DEF          (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_EnReadPreamble_HSH          (0x011D0E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_OFF         (30)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_WID         ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MSK         (0x40000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MIN         (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MAX         (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_DEF         (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_HSH         (0x011E0E80)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_OFF            (31)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_WID            ( 1)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MSK            (0x80000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MIN            (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MAX            (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_DEF            (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_HSH            (0x011F0E80)

#define DDRDATA7CH0_CR_DDRCRVREFADJUST1_REG                            (0x00000E84)

  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_OFF                ( 0)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_WID                ( 7)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MSK                (0x0000007F)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MIN                (-64)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_MAX                (63) // 0x0000003F
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_DEF                (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_CAVrefCtl_HSH                (0x87000E84)

  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_OFF               ( 7)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_WID               ( 7)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MSK               (0x00003F80)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MIN               (-64)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_DEF               (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_Ch1VrefCtl_HSH               (0x87070E84)

  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_OFF               (14)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_WID               ( 7)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MSK               (0x001FC000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MIN               (-64)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_DEF               (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_Ch0VrefCtl_HSH               (0x870E0E84)

  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_OFF             (21)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_WID             ( 1)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MSK             (0x00200000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MIN             (0)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MAX             (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_DEF             (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCA_HSH             (0x01150E84)

  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_OFF            (22)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_WID            ( 1)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MSK            (0x00400000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MIN            (0)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MAX            (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_DEF            (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_HSH            (0x01160E84)

  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_OFF            (23)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_WID            ( 1)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MSK            (0x00800000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MIN            (0)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MAX            (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_DEF            (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_HSH            (0x01170E84)

  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_OFF             (24)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_WID             ( 2)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MSK             (0x03000000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MIN             (0)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MAX             (3) // 0x00000003
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_DEF             (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_HiZTimerCtrl_HSH             (0x02180E84)

  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_OFF            (26)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_WID            ( 1)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MSK            (0x04000000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MIN            (0)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MAX            (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_DEF            (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_HSH            (0x011A0E84)

  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_Rsvd_OFF                     (27)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_Rsvd_WID                     ( 2)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_Rsvd_MSK                     (0x18000000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_Rsvd_MIN                     (0)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_Rsvd_MAX                     (3) // 0x00000003
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_Rsvd_DEF                     (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_Rsvd_HSH                     (0x021B0E84)

  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_caSlowBW_OFF                 (29)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_caSlowBW_WID                 ( 1)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_caSlowBW_MSK                 (0x20000000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_caSlowBW_MIN                 (0)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_caSlowBW_MAX                 (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_caSlowBW_DEF                 (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_caSlowBW_HSH                 (0x011D0E84)

  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_OFF                (30)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_WID                ( 1)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MSK                (0x40000000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MIN                (0)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_DEF                (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_ch0SlowBW_HSH                (0x011E0E84)

  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_OFF                (31)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_WID                ( 1)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MSK                (0x80000000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MIN                (0)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_DEF                (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVREFADJUST1_ch1SlowBW_HSH                (0x011F0E84)

#define DDRDATA7CH0_CR_DDRCRDATACONTROL3_REG                           (0x00000E88)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_OFF        ( 0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_WID        ( 3)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MSK        (0x00000007)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MIN        (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_MAX        (7) // 0x00000007
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_DEF        (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit0_HSH        (0x03000E88)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_OFF        ( 3)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_WID        ( 3)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MSK        (0x00000038)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MIN        (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_MAX        (7) // 0x00000007
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_DEF        (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit1_HSH        (0x03030E88)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_OFF        ( 6)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_WID        ( 3)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MSK        (0x000001C0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MIN        (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_MAX        (7) // 0x00000007
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_DEF        (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit2_HSH        (0x03060E88)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_OFF        ( 9)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_WID        ( 3)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MSK        (0x00000E00)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MIN        (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_MAX        (7) // 0x00000007
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_DEF        (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit3_HSH        (0x03090E88)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_OFF        (12)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_WID        ( 3)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MSK        (0x00007000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MIN        (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_MAX        (7) // 0x00000007
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_DEF        (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit4_HSH        (0x030C0E88)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_OFF        (15)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_WID        ( 3)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MSK        (0x00038000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MIN        (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_MAX        (7) // 0x00000007
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_DEF        (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit5_HSH        (0x030F0E88)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_OFF        (18)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_WID        ( 3)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MSK        (0x001C0000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MIN        (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_MAX        (7) // 0x00000007
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_DEF        (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit6_HSH        (0x03120E88)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_OFF        (21)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_WID        ( 3)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MSK        (0x00E00000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MIN        (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_MAX        (7) // 0x00000007
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_DEF        (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_AttackerDataBit7_HSH        (0x03150E88)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_OFF                (24)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_WID                ( 3)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MSK                (0x07000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MIN                (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_MAX                (7) // 0x00000007
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_DEF                (0x00000003)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_CBEnAmp2_HSH                (0x03180E88)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_OFF             (27)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_WID             ( 3)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MSK             (0x38000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MIN             (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MAX             (7) // 0x00000007
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_DEF             (0x00000003)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_HSH             (0x031B0E88)

  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_OFF                (30)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_WID                ( 2)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MSK                (0xC0000000)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MIN                (0)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MAX                (3) // 0x00000003
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_DEF                (0x00000001)
  #define DDRDATA7CH0_CR_DDRCRDATACONTROL3_CBEnAmp1_HSH                (0x021E0E88)

#define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_REG                          (0x00000E8C)

  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Target_OFF                 ( 0)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Target_WID                 ( 4)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Target_MSK                 (0x0000000F)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Target_MIN                 (0)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Target_MAX                 (15) // 0x0000000F
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Target_DEF                 (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Target_HSH                 (0x04000E8C)

  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Panic_OFF                  ( 4)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Panic_WID                  ( 5)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Panic_MSK                  (0x000001F0)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Panic_MIN                  (0)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Panic_MAX                  (31) // 0x0000001F
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Panic_DEF                  (0x00000010)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Panic_HSH                  (0x05040E8C)

  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_OFF            ( 9)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_WID            ( 2)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MSK            (0x00000600)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MIN            (0)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MAX            (3) // 0x00000003
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_DEF            (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_DisPanicDrv_HSH            (0x02090E8C)

  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_OFF         (11)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_WID         ( 1)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MSK         (0x00000800)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MIN         (0)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_DEF         (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_HSH         (0x010B0E8C)

  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_OFF             (12)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_WID             ( 1)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MSK             (0x00001000)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MIN             (0)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MAX             (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_DEF             (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_HSH             (0x010C0E8C)

  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_OFF            (13)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_WID            ( 3)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MSK            (0x0000E000)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MIN            (0)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MAX            (7) // 0x00000007
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_DEF            (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_ViewOfstsel_HSH            (0x030D0E8C)

  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_OFF      (16)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_WID      ( 1)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MSK      (0x00010000)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MIN      (0)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MAX      (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_DEF      (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_HSH      (0x01100E8C)

  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Spares_OFF                 (17)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Spares_WID                 ( 8)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Spares_MSK                 (0x01FE0000)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Spares_MIN                 (0)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Spares_MAX                 (255) // 0x000000FF
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Spares_DEF                 (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Spares_HSH                 (0x08110E8C)

  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_OFF             (25)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_WID             ( 1)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MSK             (0x02000000)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MIN             (0)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_MAX             (1) // 0x00000001
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_DEF             (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_Disable2Vt_HSH             (0x01190E8C)

  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_OFF         (26)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_WID         ( 6)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MSK         (0xFC000000)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MIN         (0)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MAX         (63) // 0x0000003F
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_DEF         (0x00000000)
  #define DDRDATA7CH0_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_HSH         (0x061A0E8C)

#define DDRDATA7CH1_CR_RXTRAINRANK0_REG                                (0x00000F00)

  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxRcvEnPi_MIN                    (0)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxRcvEnPi_HSH                    (0x09000F00)

  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxDqsPPi_WID                     ( 6)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxDqsPPi_MIN                     (0)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxDqsPPi_HSH                     (0x06090F00)

  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxEq_OFF                         (15)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxEq_WID                         ( 5)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxEq_MSK                         (0x000F8000)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxEq_MIN                         (0)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxEq_DEF                         (0x00000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxEq_HSH                         (0x050F0F00)

  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxDqsNPi_OFF                     (20)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxDqsNPi_WID                     ( 6)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxDqsNPi_MIN                     (0)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxDqsNPi_HSH                     (0x06140F00)

  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxVref_OFF                       (26)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxVref_WID                       ( 6)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxVref_MSK                       (0xFC000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxVref_MIN                       (-32)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxVref_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK0_RxVref_HSH                       (0x861A0F00)

#define DDRDATA7CH1_CR_RXTRAINRANK1_REG                                (0x00000F04)

  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxRcvEnPi_MIN                    (0)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxRcvEnPi_HSH                    (0x09000F04)

  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxDqsPPi_WID                     ( 6)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxDqsPPi_MIN                     (0)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxDqsPPi_HSH                     (0x06090F04)

  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxEq_OFF                         (15)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxEq_WID                         ( 5)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxEq_MSK                         (0x000F8000)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxEq_MIN                         (0)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxEq_DEF                         (0x00000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxEq_HSH                         (0x050F0F04)

  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxDqsNPi_OFF                     (20)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxDqsNPi_WID                     ( 6)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxDqsNPi_MIN                     (0)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxDqsNPi_HSH                     (0x06140F04)

  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxVref_OFF                       (26)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxVref_WID                       ( 6)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxVref_MSK                       (0xFC000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxVref_MIN                       (-32)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxVref_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK1_RxVref_HSH                       (0x861A0F04)

#define DDRDATA7CH1_CR_RXTRAINRANK2_REG                                (0x00000F08)

  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxRcvEnPi_MIN                    (0)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxRcvEnPi_HSH                    (0x09000F08)

  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxDqsPPi_WID                     ( 6)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxDqsPPi_MIN                     (0)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxDqsPPi_HSH                     (0x06090F08)

  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxEq_OFF                         (15)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxEq_WID                         ( 5)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxEq_MSK                         (0x000F8000)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxEq_MIN                         (0)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxEq_DEF                         (0x00000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxEq_HSH                         (0x050F0F08)

  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxDqsNPi_OFF                     (20)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxDqsNPi_WID                     ( 6)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxDqsNPi_MIN                     (0)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxDqsNPi_HSH                     (0x06140F08)

  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxVref_OFF                       (26)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxVref_WID                       ( 6)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxVref_MSK                       (0xFC000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxVref_MIN                       (-32)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxVref_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK2_RxVref_HSH                       (0x861A0F08)

#define DDRDATA7CH1_CR_RXTRAINRANK3_REG                                (0x00000F0C)

  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxRcvEnPi_OFF                    ( 0)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxRcvEnPi_WID                    ( 9)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxRcvEnPi_MSK                    (0x000001FF)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxRcvEnPi_MIN                    (0)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxRcvEnPi_MAX                    (511) // 0x000001FF
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxRcvEnPi_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxRcvEnPi_HSH                    (0x09000F0C)

  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxDqsPPi_OFF                     ( 9)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxDqsPPi_WID                     ( 6)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxDqsPPi_MSK                     (0x00007E00)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxDqsPPi_MIN                     (0)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxDqsPPi_MAX                     (63) // 0x0000003F
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxDqsPPi_DEF                     (0x00000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxDqsPPi_HSH                     (0x06090F0C)

  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxEq_OFF                         (15)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxEq_WID                         ( 5)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxEq_MSK                         (0x000F8000)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxEq_MIN                         (0)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxEq_MAX                         (31) // 0x0000001F
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxEq_DEF                         (0x00000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxEq_HSH                         (0x050F0F0C)

  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxDqsNPi_OFF                     (20)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxDqsNPi_WID                     ( 6)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxDqsNPi_MSK                     (0x03F00000)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxDqsNPi_MIN                     (0)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxDqsNPi_MAX                     (63) // 0x0000003F
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxDqsNPi_DEF                     (0x00000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxDqsNPi_HSH                     (0x06140F0C)

  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxVref_OFF                       (26)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxVref_WID                       ( 6)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxVref_MSK                       (0xFC000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxVref_MIN                       (-32)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxVref_MAX                       (31) // 0x0000001F
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxVref_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXTRAINRANK3_RxVref_HSH                       (0x861A0F0C)

#define DDRDATA7CH1_CR_RXPERBITRANK0_REG                               (0x00000F10)

  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane0_HSH                       (0x04000F10)

  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane1_HSH                       (0x04040F10)

  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane2_HSH                       (0x04080F10)

  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane3_HSH                       (0x040C0F10)

  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane4_HSH                       (0x04100F10)

  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane5_HSH                       (0x04140F10)

  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane6_HSH                       (0x04180F10)

  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK0_Lane7_HSH                       (0x041C0F10)

#define DDRDATA7CH1_CR_RXPERBITRANK1_REG                               (0x00000F14)

  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane0_HSH                       (0x04000F14)

  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane1_HSH                       (0x04040F14)

  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane2_HSH                       (0x04080F14)

  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane3_HSH                       (0x040C0F14)

  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane4_HSH                       (0x04100F14)

  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane5_HSH                       (0x04140F14)

  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane6_HSH                       (0x04180F14)

  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK1_Lane7_HSH                       (0x041C0F14)

#define DDRDATA7CH1_CR_RXPERBITRANK2_REG                               (0x00000F18)

  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane0_HSH                       (0x04000F18)

  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane1_HSH                       (0x04040F18)

  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane2_HSH                       (0x04080F18)

  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane3_HSH                       (0x040C0F18)

  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane4_HSH                       (0x04100F18)

  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane5_HSH                       (0x04140F18)

  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane6_HSH                       (0x04180F18)

  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK2_Lane7_HSH                       (0x041C0F18)

#define DDRDATA7CH1_CR_RXPERBITRANK3_REG                               (0x00000F1C)

  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane0_HSH                       (0x04000F1C)

  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane1_HSH                       (0x04040F1C)

  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane2_HSH                       (0x04080F1C)

  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane3_HSH                       (0x040C0F1C)

  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane4_HSH                       (0x04100F1C)

  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane5_HSH                       (0x04140F1C)

  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane6_HSH                       (0x04180F1C)

  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_RXPERBITRANK3_Lane7_HSH                       (0x041C0F1C)

#define DDRDATA7CH1_CR_TXTRAINRANK0_REG                                (0x00000F20)

  #define DDRDATA7CH1_CR_TXTRAINRANK0_TxDqDelay_OFF                    ( 0)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_TxDqDelay_WID                    ( 9)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_TxDqDelay_MIN                    (0)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA7CH1_CR_TXTRAINRANK0_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_TxDqDelay_HSH                    (0x09000F20)

  #define DDRDATA7CH1_CR_TXTRAINRANK0_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_TxDqsDelay_WID                   ( 9)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_TxDqsDelay_MIN                   (0)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA7CH1_CR_TXTRAINRANK0_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_TxDqsDelay_HSH                   (0x09090F20)

  #define DDRDATA7CH1_CR_TXTRAINRANK0_Spare0_OFF                       (18)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_Spare0_WID                       ( 2)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_Spare0_MSK                       (0x000C0000)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_Spare0_MIN                       (0)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA7CH1_CR_TXTRAINRANK0_Spare0_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_Spare0_HSH                       (0x02120F20)

  #define DDRDATA7CH1_CR_TXTRAINRANK0_TxEqualization_OFF               (20)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_TxEqualization_WID               ( 6)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_TxEqualization_MIN               (0)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA7CH1_CR_TXTRAINRANK0_TxEqualization_DEF               (0x00000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_TxEqualization_HSH               (0x06140F20)

  #define DDRDATA7CH1_CR_TXTRAINRANK0_Spare1_OFF                       (26)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_Spare1_WID                       ( 6)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_Spare1_MSK                       (0xFC000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_Spare1_MIN                       (0)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA7CH1_CR_TXTRAINRANK0_Spare1_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK0_Spare1_HSH                       (0x061A0F20)

#define DDRDATA7CH1_CR_TXTRAINRANK1_REG                                (0x00000F24)

  #define DDRDATA7CH1_CR_TXTRAINRANK1_TxDqDelay_OFF                    ( 0)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_TxDqDelay_WID                    ( 9)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_TxDqDelay_MIN                    (0)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA7CH1_CR_TXTRAINRANK1_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_TxDqDelay_HSH                    (0x09000F24)

  #define DDRDATA7CH1_CR_TXTRAINRANK1_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_TxDqsDelay_WID                   ( 9)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_TxDqsDelay_MIN                   (0)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA7CH1_CR_TXTRAINRANK1_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_TxDqsDelay_HSH                   (0x09090F24)

  #define DDRDATA7CH1_CR_TXTRAINRANK1_Spare0_OFF                       (18)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_Spare0_WID                       ( 2)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_Spare0_MSK                       (0x000C0000)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_Spare0_MIN                       (0)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA7CH1_CR_TXTRAINRANK1_Spare0_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_Spare0_HSH                       (0x02120F24)

  #define DDRDATA7CH1_CR_TXTRAINRANK1_TxEqualization_OFF               (20)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_TxEqualization_WID               ( 6)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_TxEqualization_MIN               (0)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA7CH1_CR_TXTRAINRANK1_TxEqualization_DEF               (0x00000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_TxEqualization_HSH               (0x06140F24)

  #define DDRDATA7CH1_CR_TXTRAINRANK1_Spare1_OFF                       (26)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_Spare1_WID                       ( 6)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_Spare1_MSK                       (0xFC000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_Spare1_MIN                       (0)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA7CH1_CR_TXTRAINRANK1_Spare1_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK1_Spare1_HSH                       (0x061A0F24)

#define DDRDATA7CH1_CR_TXTRAINRANK2_REG                                (0x00000F28)

  #define DDRDATA7CH1_CR_TXTRAINRANK2_TxDqDelay_OFF                    ( 0)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_TxDqDelay_WID                    ( 9)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_TxDqDelay_MIN                    (0)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA7CH1_CR_TXTRAINRANK2_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_TxDqDelay_HSH                    (0x09000F28)

  #define DDRDATA7CH1_CR_TXTRAINRANK2_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_TxDqsDelay_WID                   ( 9)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_TxDqsDelay_MIN                   (0)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA7CH1_CR_TXTRAINRANK2_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_TxDqsDelay_HSH                   (0x09090F28)

  #define DDRDATA7CH1_CR_TXTRAINRANK2_Spare0_OFF                       (18)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_Spare0_WID                       ( 2)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_Spare0_MSK                       (0x000C0000)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_Spare0_MIN                       (0)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA7CH1_CR_TXTRAINRANK2_Spare0_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_Spare0_HSH                       (0x02120F28)

  #define DDRDATA7CH1_CR_TXTRAINRANK2_TxEqualization_OFF               (20)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_TxEqualization_WID               ( 6)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_TxEqualization_MIN               (0)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA7CH1_CR_TXTRAINRANK2_TxEqualization_DEF               (0x00000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_TxEqualization_HSH               (0x06140F28)

  #define DDRDATA7CH1_CR_TXTRAINRANK2_Spare1_OFF                       (26)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_Spare1_WID                       ( 6)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_Spare1_MSK                       (0xFC000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_Spare1_MIN                       (0)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA7CH1_CR_TXTRAINRANK2_Spare1_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK2_Spare1_HSH                       (0x061A0F28)

#define DDRDATA7CH1_CR_TXTRAINRANK3_REG                                (0x00000F2C)

  #define DDRDATA7CH1_CR_TXTRAINRANK3_TxDqDelay_OFF                    ( 0)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_TxDqDelay_WID                    ( 9)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_TxDqDelay_MSK                    (0x000001FF)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_TxDqDelay_MIN                    (0)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_TxDqDelay_MAX                    (511) // 0x000001FF
  #define DDRDATA7CH1_CR_TXTRAINRANK3_TxDqDelay_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_TxDqDelay_HSH                    (0x09000F2C)

  #define DDRDATA7CH1_CR_TXTRAINRANK3_TxDqsDelay_OFF                   ( 9)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_TxDqsDelay_WID                   ( 9)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_TxDqsDelay_MSK                   (0x0003FE00)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_TxDqsDelay_MIN                   (0)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_TxDqsDelay_MAX                   (511) // 0x000001FF
  #define DDRDATA7CH1_CR_TXTRAINRANK3_TxDqsDelay_DEF                   (0x00000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_TxDqsDelay_HSH                   (0x09090F2C)

  #define DDRDATA7CH1_CR_TXTRAINRANK3_Spare0_OFF                       (18)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_Spare0_WID                       ( 2)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_Spare0_MSK                       (0x000C0000)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_Spare0_MIN                       (0)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_Spare0_MAX                       (3) // 0x00000003
  #define DDRDATA7CH1_CR_TXTRAINRANK3_Spare0_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_Spare0_HSH                       (0x02120F2C)

  #define DDRDATA7CH1_CR_TXTRAINRANK3_TxEqualization_OFF               (20)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_TxEqualization_WID               ( 6)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_TxEqualization_MSK               (0x03F00000)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_TxEqualization_MIN               (0)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_TxEqualization_MAX               (63) // 0x0000003F
  #define DDRDATA7CH1_CR_TXTRAINRANK3_TxEqualization_DEF               (0x00000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_TxEqualization_HSH               (0x06140F2C)

  #define DDRDATA7CH1_CR_TXTRAINRANK3_Spare1_OFF                       (26)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_Spare1_WID                       ( 6)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_Spare1_MSK                       (0xFC000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_Spare1_MIN                       (0)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_Spare1_MAX                       (63) // 0x0000003F
  #define DDRDATA7CH1_CR_TXTRAINRANK3_Spare1_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXTRAINRANK3_Spare1_HSH                       (0x061A0F2C)

#define DDRDATA7CH1_CR_TXPERBITRANK0_REG                               (0x00000F30)

  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane0_OFF                       ( 0)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane0_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane0_MSK                       (0x0000000F)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane0_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane0_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane0_HSH                       (0x04000F30)

  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane1_OFF                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane1_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane1_MSK                       (0x000000F0)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane1_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane1_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane1_HSH                       (0x04040F30)

  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane2_OFF                       ( 8)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane2_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane2_MSK                       (0x00000F00)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane2_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane2_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane2_HSH                       (0x04080F30)

  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane3_OFF                       (12)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane3_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane3_MSK                       (0x0000F000)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane3_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane3_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane3_HSH                       (0x040C0F30)

  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane4_OFF                       (16)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane4_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane4_MSK                       (0x000F0000)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane4_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane4_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane4_HSH                       (0x04100F30)

  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane5_OFF                       (20)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane5_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane5_MSK                       (0x00F00000)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane5_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane5_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane5_HSH                       (0x04140F30)

  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane6_OFF                       (24)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane6_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane6_MSK                       (0x0F000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane6_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane6_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane6_HSH                       (0x04180F30)

  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane7_OFF                       (28)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane7_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane7_MSK                       (0xF0000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane7_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane7_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK0_Lane7_HSH                       (0x041C0F30)

#define DDRDATA7CH1_CR_TXPERBITRANK1_REG                               (0x00000F34)

  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane0_OFF                       ( 0)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane0_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane0_MSK                       (0x0000000F)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane0_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane0_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane0_HSH                       (0x04000F34)

  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane1_OFF                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane1_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane1_MSK                       (0x000000F0)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane1_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane1_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane1_HSH                       (0x04040F34)

  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane2_OFF                       ( 8)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane2_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane2_MSK                       (0x00000F00)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane2_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane2_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane2_HSH                       (0x04080F34)

  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane3_OFF                       (12)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane3_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane3_MSK                       (0x0000F000)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane3_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane3_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane3_HSH                       (0x040C0F34)

  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane4_OFF                       (16)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane4_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane4_MSK                       (0x000F0000)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane4_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane4_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane4_HSH                       (0x04100F34)

  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane5_OFF                       (20)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane5_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane5_MSK                       (0x00F00000)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane5_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane5_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane5_HSH                       (0x04140F34)

  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane6_OFF                       (24)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane6_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane6_MSK                       (0x0F000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane6_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane6_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane6_HSH                       (0x04180F34)

  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane7_OFF                       (28)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane7_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane7_MSK                       (0xF0000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane7_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane7_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK1_Lane7_HSH                       (0x041C0F34)

#define DDRDATA7CH1_CR_TXPERBITRANK2_REG                               (0x00000F38)

  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane0_OFF                       ( 0)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane0_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane0_MSK                       (0x0000000F)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane0_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane0_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane0_HSH                       (0x04000F38)

  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane1_OFF                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane1_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane1_MSK                       (0x000000F0)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane1_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane1_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane1_HSH                       (0x04040F38)

  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane2_OFF                       ( 8)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane2_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane2_MSK                       (0x00000F00)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane2_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane2_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane2_HSH                       (0x04080F38)

  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane3_OFF                       (12)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane3_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane3_MSK                       (0x0000F000)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane3_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane3_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane3_HSH                       (0x040C0F38)

  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane4_OFF                       (16)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane4_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane4_MSK                       (0x000F0000)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane4_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane4_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane4_HSH                       (0x04100F38)

  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane5_OFF                       (20)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane5_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane5_MSK                       (0x00F00000)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane5_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane5_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane5_HSH                       (0x04140F38)

  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane6_OFF                       (24)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane6_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane6_MSK                       (0x0F000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane6_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane6_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane6_HSH                       (0x04180F38)

  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane7_OFF                       (28)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane7_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane7_MSK                       (0xF0000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane7_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane7_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK2_Lane7_HSH                       (0x041C0F38)

#define DDRDATA7CH1_CR_TXPERBITRANK3_REG                               (0x00000F3C)

  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane0_OFF                       ( 0)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane0_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane0_MSK                       (0x0000000F)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane0_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane0_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane0_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane0_HSH                       (0x04000F3C)

  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane1_OFF                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane1_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane1_MSK                       (0x000000F0)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane1_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane1_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane1_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane1_HSH                       (0x04040F3C)

  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane2_OFF                       ( 8)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane2_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane2_MSK                       (0x00000F00)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane2_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane2_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane2_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane2_HSH                       (0x04080F3C)

  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane3_OFF                       (12)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane3_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane3_MSK                       (0x0000F000)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane3_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane3_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane3_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane3_HSH                       (0x040C0F3C)

  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane4_OFF                       (16)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane4_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane4_MSK                       (0x000F0000)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane4_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane4_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane4_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane4_HSH                       (0x04100F3C)

  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane5_OFF                       (20)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane5_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane5_MSK                       (0x00F00000)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane5_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane5_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane5_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane5_HSH                       (0x04140F3C)

  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane6_OFF                       (24)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane6_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane6_MSK                       (0x0F000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane6_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane6_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane6_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane6_HSH                       (0x04180F3C)

  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane7_OFF                       (28)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane7_WID                       ( 4)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane7_MSK                       (0xF0000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane7_MIN                       (0)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane7_MAX                       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane7_DEF                       (0x00000000)
  #define DDRDATA7CH1_CR_TXPERBITRANK3_Lane7_HSH                       (0x041C0F3C)

#define DDRDATA7CH1_CR_RCOMPDATA0_REG                                  (0x00000F40)

  #define DDRDATA7CH1_CR_RCOMPDATA0_RcompDrvUp_OFF                     ( 0)
  #define DDRDATA7CH1_CR_RCOMPDATA0_RcompDrvUp_WID                     ( 6)
  #define DDRDATA7CH1_CR_RCOMPDATA0_RcompDrvUp_MSK                     (0x0000003F)
  #define DDRDATA7CH1_CR_RCOMPDATA0_RcompDrvUp_MIN                     (0)
  #define DDRDATA7CH1_CR_RCOMPDATA0_RcompDrvUp_MAX                     (63) // 0x0000003F
  #define DDRDATA7CH1_CR_RCOMPDATA0_RcompDrvUp_DEF                     (0x00000000)
  #define DDRDATA7CH1_CR_RCOMPDATA0_RcompDrvUp_HSH                     (0x06000F40)

  #define DDRDATA7CH1_CR_RCOMPDATA0_Rsvd_OFF                           ( 6)
  #define DDRDATA7CH1_CR_RCOMPDATA0_Rsvd_WID                           ( 3)
  #define DDRDATA7CH1_CR_RCOMPDATA0_Rsvd_MSK                           (0x000001C0)
  #define DDRDATA7CH1_CR_RCOMPDATA0_Rsvd_MIN                           (0)
  #define DDRDATA7CH1_CR_RCOMPDATA0_Rsvd_MAX                           (7) // 0x00000007
  #define DDRDATA7CH1_CR_RCOMPDATA0_Rsvd_DEF                           (0x00000000)
  #define DDRDATA7CH1_CR_RCOMPDATA0_Rsvd_HSH                           (0x03060F40)

  #define DDRDATA7CH1_CR_RCOMPDATA0_RcompDrvDown_OFF                   ( 9)
  #define DDRDATA7CH1_CR_RCOMPDATA0_RcompDrvDown_WID                   ( 6)
  #define DDRDATA7CH1_CR_RCOMPDATA0_RcompDrvDown_MSK                   (0x00007E00)
  #define DDRDATA7CH1_CR_RCOMPDATA0_RcompDrvDown_MIN                   (0)
  #define DDRDATA7CH1_CR_RCOMPDATA0_RcompDrvDown_MAX                   (63) // 0x0000003F
  #define DDRDATA7CH1_CR_RCOMPDATA0_RcompDrvDown_DEF                   (0x00000000)
  #define DDRDATA7CH1_CR_RCOMPDATA0_RcompDrvDown_HSH                   (0x06090F40)

  #define DDRDATA7CH1_CR_RCOMPDATA0_VTComp_OFF                         (15)
  #define DDRDATA7CH1_CR_RCOMPDATA0_VTComp_WID                         ( 5)
  #define DDRDATA7CH1_CR_RCOMPDATA0_VTComp_MSK                         (0x000F8000)
  #define DDRDATA7CH1_CR_RCOMPDATA0_VTComp_MIN                         (0)
  #define DDRDATA7CH1_CR_RCOMPDATA0_VTComp_MAX                         (31) // 0x0000001F
  #define DDRDATA7CH1_CR_RCOMPDATA0_VTComp_DEF                         (0x00000000)
  #define DDRDATA7CH1_CR_RCOMPDATA0_VTComp_HSH                         (0x050F0F40)

  #define DDRDATA7CH1_CR_RCOMPDATA0_SlewRateComp_OFF                   (20)
  #define DDRDATA7CH1_CR_RCOMPDATA0_SlewRateComp_WID                   ( 5)
  #define DDRDATA7CH1_CR_RCOMPDATA0_SlewRateComp_MSK                   (0x01F00000)
  #define DDRDATA7CH1_CR_RCOMPDATA0_SlewRateComp_MIN                   (0)
  #define DDRDATA7CH1_CR_RCOMPDATA0_SlewRateComp_MAX                   (31) // 0x0000001F
  #define DDRDATA7CH1_CR_RCOMPDATA0_SlewRateComp_DEF                   (0x00000000)
  #define DDRDATA7CH1_CR_RCOMPDATA0_SlewRateComp_HSH                   (0x05140F40)

  #define DDRDATA7CH1_CR_RCOMPDATA0_Spare0_OFF                         (25)
  #define DDRDATA7CH1_CR_RCOMPDATA0_Spare0_WID                         ( 1)
  #define DDRDATA7CH1_CR_RCOMPDATA0_Spare0_MSK                         (0x02000000)
  #define DDRDATA7CH1_CR_RCOMPDATA0_Spare0_MIN                         (0)
  #define DDRDATA7CH1_CR_RCOMPDATA0_Spare0_MAX                         (1) // 0x00000001
  #define DDRDATA7CH1_CR_RCOMPDATA0_Spare0_DEF                         (0x00000000)
  #define DDRDATA7CH1_CR_RCOMPDATA0_Spare0_HSH                         (0x01190F40)

  #define DDRDATA7CH1_CR_RCOMPDATA0_TcoComp_OFF                        (26)
  #define DDRDATA7CH1_CR_RCOMPDATA0_TcoComp_WID                        ( 6)
  #define DDRDATA7CH1_CR_RCOMPDATA0_TcoComp_MSK                        (0xFC000000)
  #define DDRDATA7CH1_CR_RCOMPDATA0_TcoComp_MIN                        (0)
  #define DDRDATA7CH1_CR_RCOMPDATA0_TcoComp_MAX                        (63) // 0x0000003F
  #define DDRDATA7CH1_CR_RCOMPDATA0_TcoComp_DEF                        (0x00000000)
  #define DDRDATA7CH1_CR_RCOMPDATA0_TcoComp_HSH                        (0x061A0F40)

#define DDRDATA7CH1_CR_RCOMPDATA1_REG                                  (0x00000F44)

  #define DDRDATA7CH1_CR_RCOMPDATA1_RcompOdtUp_OFF                     ( 0)
  #define DDRDATA7CH1_CR_RCOMPDATA1_RcompOdtUp_WID                     ( 6)
  #define DDRDATA7CH1_CR_RCOMPDATA1_RcompOdtUp_MSK                     (0x0000003F)
  #define DDRDATA7CH1_CR_RCOMPDATA1_RcompOdtUp_MIN                     (0)
  #define DDRDATA7CH1_CR_RCOMPDATA1_RcompOdtUp_MAX                     (63) // 0x0000003F
  #define DDRDATA7CH1_CR_RCOMPDATA1_RcompOdtUp_DEF                     (0x00000000)
  #define DDRDATA7CH1_CR_RCOMPDATA1_RcompOdtUp_HSH                     (0x06000F44)

  #define DDRDATA7CH1_CR_RCOMPDATA1_PanicDrvDn_OFF                     ( 6)
  #define DDRDATA7CH1_CR_RCOMPDATA1_PanicDrvDn_WID                     (10)
  #define DDRDATA7CH1_CR_RCOMPDATA1_PanicDrvDn_MSK                     (0x0000FFC0)
  #define DDRDATA7CH1_CR_RCOMPDATA1_PanicDrvDn_MIN                     (0)
  #define DDRDATA7CH1_CR_RCOMPDATA1_PanicDrvDn_MAX                     (1023) // 0x000003FF
  #define DDRDATA7CH1_CR_RCOMPDATA1_PanicDrvDn_DEF                     (0x00000000)
  #define DDRDATA7CH1_CR_RCOMPDATA1_PanicDrvDn_HSH                     (0x0A060F44)

  #define DDRDATA7CH1_CR_RCOMPDATA1_PanicDrvUp_OFF                     (16)
  #define DDRDATA7CH1_CR_RCOMPDATA1_PanicDrvUp_WID                     (10)
  #define DDRDATA7CH1_CR_RCOMPDATA1_PanicDrvUp_MSK                     (0x03FF0000)
  #define DDRDATA7CH1_CR_RCOMPDATA1_PanicDrvUp_MIN                     (0)
  #define DDRDATA7CH1_CR_RCOMPDATA1_PanicDrvUp_MAX                     (1023) // 0x000003FF
  #define DDRDATA7CH1_CR_RCOMPDATA1_PanicDrvUp_DEF                     (0x00000000)
  #define DDRDATA7CH1_CR_RCOMPDATA1_PanicDrvUp_HSH                     (0x0A100F44)

  #define DDRDATA7CH1_CR_RCOMPDATA1_RcompOdtDown_OFF                   (26)
  #define DDRDATA7CH1_CR_RCOMPDATA1_RcompOdtDown_WID                   ( 6)
  #define DDRDATA7CH1_CR_RCOMPDATA1_RcompOdtDown_MSK                   (0xFC000000)
  #define DDRDATA7CH1_CR_RCOMPDATA1_RcompOdtDown_MIN                   (0)
  #define DDRDATA7CH1_CR_RCOMPDATA1_RcompOdtDown_MAX                   (63) // 0x0000003F
  #define DDRDATA7CH1_CR_RCOMPDATA1_RcompOdtDown_DEF                   (0x00000000)
  #define DDRDATA7CH1_CR_RCOMPDATA1_RcompOdtDown_HSH                   (0x061A0F44)

#define DDRDATA7CH1_CR_TXXTALK_REG                                     (0x00000F48)

  #define DDRDATA7CH1_CR_TXXTALK_Lane0_OFF                             ( 0)
  #define DDRDATA7CH1_CR_TXXTALK_Lane0_WID                             ( 4)
  #define DDRDATA7CH1_CR_TXXTALK_Lane0_MSK                             (0x0000000F)
  #define DDRDATA7CH1_CR_TXXTALK_Lane0_MIN                             (-8)
  #define DDRDATA7CH1_CR_TXXTALK_Lane0_MAX                             (7) // 0x00000007
  #define DDRDATA7CH1_CR_TXXTALK_Lane0_DEF                             (0x00000000)
  #define DDRDATA7CH1_CR_TXXTALK_Lane0_HSH                             (0x84000F48)

  #define DDRDATA7CH1_CR_TXXTALK_Lane1_OFF                             ( 4)
  #define DDRDATA7CH1_CR_TXXTALK_Lane1_WID                             ( 4)
  #define DDRDATA7CH1_CR_TXXTALK_Lane1_MSK                             (0x000000F0)
  #define DDRDATA7CH1_CR_TXXTALK_Lane1_MIN                             (-8)
  #define DDRDATA7CH1_CR_TXXTALK_Lane1_MAX                             (7) // 0x00000007
  #define DDRDATA7CH1_CR_TXXTALK_Lane1_DEF                             (0x00000000)
  #define DDRDATA7CH1_CR_TXXTALK_Lane1_HSH                             (0x84040F48)

  #define DDRDATA7CH1_CR_TXXTALK_Lane2_OFF                             ( 8)
  #define DDRDATA7CH1_CR_TXXTALK_Lane2_WID                             ( 4)
  #define DDRDATA7CH1_CR_TXXTALK_Lane2_MSK                             (0x00000F00)
  #define DDRDATA7CH1_CR_TXXTALK_Lane2_MIN                             (-8)
  #define DDRDATA7CH1_CR_TXXTALK_Lane2_MAX                             (7) // 0x00000007
  #define DDRDATA7CH1_CR_TXXTALK_Lane2_DEF                             (0x00000000)
  #define DDRDATA7CH1_CR_TXXTALK_Lane2_HSH                             (0x84080F48)

  #define DDRDATA7CH1_CR_TXXTALK_Lane3_OFF                             (12)
  #define DDRDATA7CH1_CR_TXXTALK_Lane3_WID                             ( 4)
  #define DDRDATA7CH1_CR_TXXTALK_Lane3_MSK                             (0x0000F000)
  #define DDRDATA7CH1_CR_TXXTALK_Lane3_MIN                             (-8)
  #define DDRDATA7CH1_CR_TXXTALK_Lane3_MAX                             (7) // 0x00000007
  #define DDRDATA7CH1_CR_TXXTALK_Lane3_DEF                             (0x00000000)
  #define DDRDATA7CH1_CR_TXXTALK_Lane3_HSH                             (0x840C0F48)

  #define DDRDATA7CH1_CR_TXXTALK_Lane4_OFF                             (16)
  #define DDRDATA7CH1_CR_TXXTALK_Lane4_WID                             ( 4)
  #define DDRDATA7CH1_CR_TXXTALK_Lane4_MSK                             (0x000F0000)
  #define DDRDATA7CH1_CR_TXXTALK_Lane4_MIN                             (-8)
  #define DDRDATA7CH1_CR_TXXTALK_Lane4_MAX                             (7) // 0x00000007
  #define DDRDATA7CH1_CR_TXXTALK_Lane4_DEF                             (0x00000000)
  #define DDRDATA7CH1_CR_TXXTALK_Lane4_HSH                             (0x84100F48)

  #define DDRDATA7CH1_CR_TXXTALK_Lane5_OFF                             (20)
  #define DDRDATA7CH1_CR_TXXTALK_Lane5_WID                             ( 4)
  #define DDRDATA7CH1_CR_TXXTALK_Lane5_MSK                             (0x00F00000)
  #define DDRDATA7CH1_CR_TXXTALK_Lane5_MIN                             (-8)
  #define DDRDATA7CH1_CR_TXXTALK_Lane5_MAX                             (7) // 0x00000007
  #define DDRDATA7CH1_CR_TXXTALK_Lane5_DEF                             (0x00000000)
  #define DDRDATA7CH1_CR_TXXTALK_Lane5_HSH                             (0x84140F48)

  #define DDRDATA7CH1_CR_TXXTALK_Lane6_OFF                             (24)
  #define DDRDATA7CH1_CR_TXXTALK_Lane6_WID                             ( 4)
  #define DDRDATA7CH1_CR_TXXTALK_Lane6_MSK                             (0x0F000000)
  #define DDRDATA7CH1_CR_TXXTALK_Lane6_MIN                             (-8)
  #define DDRDATA7CH1_CR_TXXTALK_Lane6_MAX                             (7) // 0x00000007
  #define DDRDATA7CH1_CR_TXXTALK_Lane6_DEF                             (0x00000000)
  #define DDRDATA7CH1_CR_TXXTALK_Lane6_HSH                             (0x84180F48)

  #define DDRDATA7CH1_CR_TXXTALK_Lane7_OFF                             (28)
  #define DDRDATA7CH1_CR_TXXTALK_Lane7_WID                             ( 4)
  #define DDRDATA7CH1_CR_TXXTALK_Lane7_MSK                             (0xF0000000)
  #define DDRDATA7CH1_CR_TXXTALK_Lane7_MIN                             (-8)
  #define DDRDATA7CH1_CR_TXXTALK_Lane7_MAX                             (7) // 0x00000007
  #define DDRDATA7CH1_CR_TXXTALK_Lane7_DEF                             (0x00000000)
  #define DDRDATA7CH1_CR_TXXTALK_Lane7_HSH                             (0x841C0F48)

#define DDRDATA7CH1_CR_RCOMPDATA2_REG                                  (0x00000F4C)

  #define DDRDATA7CH1_CR_RCOMPDATA2_VttPanicUp_OFF                     ( 0)
  #define DDRDATA7CH1_CR_RCOMPDATA2_VttPanicUp_WID                     ( 8)
  #define DDRDATA7CH1_CR_RCOMPDATA2_VttPanicUp_MSK                     (0x000000FF)
  #define DDRDATA7CH1_CR_RCOMPDATA2_VttPanicUp_MIN                     (0)
  #define DDRDATA7CH1_CR_RCOMPDATA2_VttPanicUp_MAX                     (255) // 0x000000FF
  #define DDRDATA7CH1_CR_RCOMPDATA2_VttPanicUp_DEF                     (0x00000000)
  #define DDRDATA7CH1_CR_RCOMPDATA2_VttPanicUp_HSH                     (0x08000F4C)

  #define DDRDATA7CH1_CR_RCOMPDATA2_VttPanicDn_OFF                     ( 8)
  #define DDRDATA7CH1_CR_RCOMPDATA2_VttPanicDn_WID                     ( 8)
  #define DDRDATA7CH1_CR_RCOMPDATA2_VttPanicDn_MSK                     (0x0000FF00)
  #define DDRDATA7CH1_CR_RCOMPDATA2_VttPanicDn_MIN                     (0)
  #define DDRDATA7CH1_CR_RCOMPDATA2_VttPanicDn_MAX                     (255) // 0x000000FF
  #define DDRDATA7CH1_CR_RCOMPDATA2_VttPanicDn_DEF                     (0x00000000)
  #define DDRDATA7CH1_CR_RCOMPDATA2_VttPanicDn_HSH                     (0x08080F4C)

  #define DDRDATA7CH1_CR_RCOMPDATA2_Spare_OFF                          (16)
  #define DDRDATA7CH1_CR_RCOMPDATA2_Spare_WID                          (16)
  #define DDRDATA7CH1_CR_RCOMPDATA2_Spare_MSK                          (0xFFFF0000)
  #define DDRDATA7CH1_CR_RCOMPDATA2_Spare_MIN                          (0)
  #define DDRDATA7CH1_CR_RCOMPDATA2_Spare_MAX                          (65535) // 0x0000FFFF
  #define DDRDATA7CH1_CR_RCOMPDATA2_Spare_DEF                          (0x00000000)
  #define DDRDATA7CH1_CR_RCOMPDATA2_Spare_HSH                          (0x10100F4C)

#define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_REG                            (0x00000F50)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane0_OFF                    ( 0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane0_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane0_MSK                    (0x0000000F)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane0_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane0_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane0_HSH                    (0x04000F50)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane1_OFF                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane1_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane1_MSK                    (0x000000F0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane1_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane1_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane1_HSH                    (0x04040F50)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane2_OFF                    ( 8)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane2_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane2_MSK                    (0x00000F00)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane2_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane2_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane2_HSH                    (0x04080F50)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane3_OFF                    (12)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane3_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane3_MSK                    (0x0000F000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane3_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane3_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane3_HSH                    (0x040C0F50)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane4_OFF                    (16)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane4_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane4_MSK                    (0x000F0000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane4_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane4_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane4_HSH                    (0x04100F50)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane5_OFF                    (20)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane5_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane5_MSK                    (0x00F00000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane5_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane5_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane5_HSH                    (0x04140F50)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane6_OFF                    (24)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane6_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane6_MSK                    (0x0F000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane6_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane6_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane6_HSH                    (0x04180F50)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane7_OFF                    (28)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane7_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane7_MSK                    (0xF0000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane7_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane7_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK0_Lane7_HSH                    (0x041C0F50)

#define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_REG                            (0x00000F54)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane0_OFF                    ( 0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane0_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane0_MSK                    (0x0000000F)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane0_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane0_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane0_HSH                    (0x04000F54)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane1_OFF                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane1_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane1_MSK                    (0x000000F0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane1_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane1_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane1_HSH                    (0x04040F54)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane2_OFF                    ( 8)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane2_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane2_MSK                    (0x00000F00)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane2_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane2_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane2_HSH                    (0x04080F54)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane3_OFF                    (12)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane3_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane3_MSK                    (0x0000F000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane3_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane3_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane3_HSH                    (0x040C0F54)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane4_OFF                    (16)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane4_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane4_MSK                    (0x000F0000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane4_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane4_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane4_HSH                    (0x04100F54)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane5_OFF                    (20)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane5_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane5_MSK                    (0x00F00000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane5_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane5_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane5_HSH                    (0x04140F54)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane6_OFF                    (24)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane6_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane6_MSK                    (0x0F000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane6_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane6_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane6_HSH                    (0x04180F54)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane7_OFF                    (28)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane7_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane7_MSK                    (0xF0000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane7_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane7_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK1_Lane7_HSH                    (0x041C0F54)

#define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_REG                            (0x00000F58)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane0_OFF                    ( 0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane0_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane0_MSK                    (0x0000000F)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane0_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane0_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane0_HSH                    (0x04000F58)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane1_OFF                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane1_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane1_MSK                    (0x000000F0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane1_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane1_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane1_HSH                    (0x04040F58)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane2_OFF                    ( 8)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane2_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane2_MSK                    (0x00000F00)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane2_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane2_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane2_HSH                    (0x04080F58)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane3_OFF                    (12)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane3_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane3_MSK                    (0x0000F000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane3_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane3_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane3_HSH                    (0x040C0F58)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane4_OFF                    (16)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane4_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane4_MSK                    (0x000F0000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane4_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane4_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane4_HSH                    (0x04100F58)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane5_OFF                    (20)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane5_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane5_MSK                    (0x00F00000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane5_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane5_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane5_HSH                    (0x04140F58)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane6_OFF                    (24)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane6_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane6_MSK                    (0x0F000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane6_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane6_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane6_HSH                    (0x04180F58)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane7_OFF                    (28)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane7_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane7_MSK                    (0xF0000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane7_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane7_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK2_Lane7_HSH                    (0x041C0F58)

#define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_REG                            (0x00000F5C)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane0_OFF                    ( 0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane0_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane0_MSK                    (0x0000000F)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane0_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane0_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane0_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane0_HSH                    (0x04000F5C)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane1_OFF                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane1_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane1_MSK                    (0x000000F0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane1_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane1_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane1_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane1_HSH                    (0x04040F5C)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane2_OFF                    ( 8)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane2_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane2_MSK                    (0x00000F00)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane2_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane2_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane2_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane2_HSH                    (0x04080F5C)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane3_OFF                    (12)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane3_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane3_MSK                    (0x0000F000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane3_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane3_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane3_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane3_HSH                    (0x040C0F5C)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane4_OFF                    (16)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane4_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane4_MSK                    (0x000F0000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane4_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane4_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane4_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane4_HSH                    (0x04100F5C)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane5_OFF                    (20)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane5_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane5_MSK                    (0x00F00000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane5_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane5_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane5_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane5_HSH                    (0x04140F5C)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane6_OFF                    (24)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane6_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane6_MSK                    (0x0F000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane6_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane6_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane6_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane6_HSH                    (0x04180F5C)

  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane7_OFF                    (28)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane7_WID                    ( 4)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane7_MSK                    (0xF0000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane7_MIN                    (0)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane7_MAX                    (15) // 0x0000000F
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane7_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_RXOFFSETVDQRANK3_Lane7_HSH                    (0x041C0F5C)

#define DDRDATA7CH1_CR_DATATRAINFEEDBACK_REG                           (0x00000F60)

  #define DDRDATA7CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_OFF       ( 0)
  #define DDRDATA7CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_WID       ( 9)
  #define DDRDATA7CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MSK       (0x000001FF)
  #define DDRDATA7CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MIN       (0)
  #define DDRDATA7CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MAX       (511) // 0x000001FF
  #define DDRDATA7CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_DEF       (0x00000000)
  #define DDRDATA7CH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_HSH       (0x09000F60)

  #define DDRDATA7CH1_CR_DATATRAINFEEDBACK_Spare_OFF                   ( 9)
  #define DDRDATA7CH1_CR_DATATRAINFEEDBACK_Spare_WID                   (23)
  #define DDRDATA7CH1_CR_DATATRAINFEEDBACK_Spare_MSK                   (0xFFFFFE00)
  #define DDRDATA7CH1_CR_DATATRAINFEEDBACK_Spare_MIN                   (0)
  #define DDRDATA7CH1_CR_DATATRAINFEEDBACK_Spare_MAX                   (8388607) // 0x007FFFFF
  #define DDRDATA7CH1_CR_DATATRAINFEEDBACK_Spare_DEF                   (0x00000000)
  #define DDRDATA7CH1_CR_DATATRAINFEEDBACK_Spare_HSH                   (0x17090F60)

#define DDRDATA7CH1_CR_DLLPITESTANDADC_REG                             (0x00000F64)

  #define DDRDATA7CH1_CR_DLLPITESTANDADC_RunTest_OFF                   ( 0)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_RunTest_WID                   ( 1)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_RunTest_MSK                   (0x00000001)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_RunTest_MIN                   (0)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_RunTest_MAX                   (1) // 0x00000001
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_RunTest_DEF                   (0x00000000)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_RunTest_HSH                   (0x01000F64)

  #define DDRDATA7CH1_CR_DLLPITESTANDADC_Load_OFF                      ( 1)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_Load_WID                      ( 1)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_Load_MSK                      (0x00000002)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_Load_MIN                      (0)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_Load_MAX                      (1) // 0x00000001
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_Load_DEF                      (0x00000000)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_Load_HSH                      (0x01010F64)

  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ModeHVM_OFF                   ( 2)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ModeHVM_WID                   ( 1)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ModeHVM_MSK                   (0x00000004)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ModeHVM_MIN                   (0)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ModeHVM_MAX                   (1) // 0x00000001
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ModeHVM_DEF                   (0x00000000)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ModeHVM_HSH                   (0x01020F64)

  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ModeDV_OFF                    ( 3)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ModeDV_WID                    ( 1)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ModeDV_MSK                    (0x00000008)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ModeDV_MIN                    (0)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ModeDV_MAX                    (1) // 0x00000001
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ModeDV_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ModeDV_HSH                    (0x01030F64)

  #define DDRDATA7CH1_CR_DLLPITESTANDADC_CalCfdl_OFF                   ( 4)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_CalCfdl_WID                   ( 1)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_CalCfdl_MSK                   (0x00000010)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_CalCfdl_MIN                   (0)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_CalCfdl_MAX                   (1) // 0x00000001
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_CalCfdl_DEF                   (0x00000000)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_CalCfdl_HSH                   (0x01040F64)

  #define DDRDATA7CH1_CR_DLLPITESTANDADC_LoadCount_OFF                 ( 5)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_LoadCount_WID                 (10)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_LoadCount_MSK                 (0x00007FE0)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_LoadCount_MIN                 (0)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_LoadCount_MAX                 (1023) // 0x000003FF
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_LoadCount_DEF                 (0x00000000)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_LoadCount_HSH                 (0x0A050F64)

  #define DDRDATA7CH1_CR_DLLPITESTANDADC_CountStatus_OFF               (15)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_CountStatus_WID               (10)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_CountStatus_MSK               (0x01FF8000)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_CountStatus_MIN               (0)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_CountStatus_MAX               (1023) // 0x000003FF
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_CountStatus_DEF               (0x00000000)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_CountStatus_HSH               (0x0A0F0F64)

  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ModeADC_OFF                   (25)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ModeADC_WID                   ( 1)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ModeADC_MSK                   (0x02000000)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ModeADC_MIN                   (0)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ModeADC_MAX                   (1) // 0x00000001
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ModeADC_DEF                   (0x00000000)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ModeADC_HSH                   (0x01190F64)

  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCClkDiv_OFF                 (26)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCClkDiv_WID                 ( 2)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCClkDiv_MSK                 (0x0C000000)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCClkDiv_MIN                 (0)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCClkDiv_MAX                 (3) // 0x00000003
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCClkDiv_DEF                 (0x00000000)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCClkDiv_HSH                 (0x021A0F64)

  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_OFF             (28)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_WID             ( 1)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MSK             (0x10000000)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MIN             (0)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_MAX             (1) // 0x00000001
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_DEF             (0x00000000)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCDdrChanSel_HSH             (0x011C0F64)

  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCChopEn_OFF                 (29)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCChopEn_WID                 ( 1)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCChopEn_MSK                 (0x20000000)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCChopEn_MIN                 (0)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCChopEn_MAX                 (1) // 0x00000001
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCChopEn_DEF                 (0x00000000)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCChopEn_HSH                 (0x011D0F64)

  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCDone_OFF                   (30)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCDone_WID                   ( 1)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCDone_MSK                   (0x40000000)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCDone_MIN                   (0)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCDone_MAX                   (1) // 0x00000001
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCDone_DEF                   (0x00000000)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_ADCDone_HSH                   (0x011E0F64)

  #define DDRDATA7CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_OFF          (31)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_WID          ( 1)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MSK          (0x80000000)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MIN          (0)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MAX          (1) // 0x00000001
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_DEF          (0x00000000)
  #define DDRDATA7CH1_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_HSH          (0x011F0F64)

#define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_REG                         (0x00000F68)

  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_OFF     ( 0)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_WID     ( 6)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MSK     (0x0000003F)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MIN     (-32)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MAX     (31) // 0x0000001F
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_DEF     (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_HSH     (0x86000F68)

  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_OFF   ( 6)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_WID   ( 6)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MSK   (0x00000FC0)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MIN   (-32)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MAX   (31) // 0x0000001F
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_DEF   (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_HSH   (0x86060F68)

  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_OFF     (12)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_WID     ( 5)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MSK     (0x0001F000)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MIN     (-16)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MAX     (15) // 0x0000000F
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_DEF     (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_HSH     (0x850C0F68)

  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_OFF   (17)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_WID   ( 5)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MSK   (0x003E0000)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MIN   (-16)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MAX   (15) // 0x0000000F
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_DEF   (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_HSH   (0x85110F68)

  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_OFF       (22)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_WID       ( 5)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MSK       (0x07C00000)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MIN       (-16)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_MAX       (15) // 0x0000000F
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_DEF       (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqTcoCompOffset_HSH       (0x85160F68)

  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_OFF  (27)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_WID  ( 5)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MSK  (0xF8000000)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MIN  (-16)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MAX  (15) // 0x0000000F
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_DEF  (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_HSH  (0x851B0F68)

#define DDRDATA7CH1_CR_DDRCRDATACONTROL1_REG                           (0x00000F6C)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_RefPi_OFF                   ( 0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_RefPi_WID                   ( 4)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_RefPi_MSK                   (0x0000000F)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_RefPi_MIN                   (-8)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_RefPi_MAX                   (7) // 0x00000007
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_RefPi_DEF                   (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_RefPi_HSH                   (0x84000F6C)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_DllMask_OFF                 ( 4)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_DllMask_WID                 ( 2)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_DllMask_MSK                 (0x00000030)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_DllMask_MIN                 (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_DllMask_MAX                 (3) // 0x00000003
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_DllMask_DEF                 (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_DllMask_HSH                 (0x02040F6C)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_DllWeakLock_OFF             ( 6)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_DllWeakLock_WID             ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MSK             (0x00000040)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MIN             (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_DllWeakLock_MAX             (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_DllWeakLock_DEF             (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_DllWeakLock_HSH             (0x01060F6C)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_OFF      ( 7)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_WID      ( 3)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MSK      (0x00000380)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MIN      (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MAX      (7) // 0x00000007
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_DEF      (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_HSH      (0x03070F6C)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_OFF               (10)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_WID               ( 4)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MSK               (0x00003C00)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MIN               (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MAX               (15) // 0x0000000F
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_DEF               (0x00000008)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_RxBiasCtl_HSH               (0x040A0F6C)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_OdtDelay_OFF                (14)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_OdtDelay_WID                ( 4)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_OdtDelay_MSK                (0x0003C000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_OdtDelay_MIN                (-8)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_OdtDelay_MAX                (7) // 0x00000007
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_OdtDelay_DEF                (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_OdtDelay_HSH                (0x840E0F6C)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_OdtDuration_OFF             (18)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_OdtDuration_WID             ( 3)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_OdtDuration_MSK             (0x001C0000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_OdtDuration_MIN             (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_OdtDuration_MAX             (7) // 0x00000007
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_OdtDuration_DEF             (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_OdtDuration_HSH             (0x03120F6C)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_OFF           (21)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_WID           ( 4)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MSK           (0x01E00000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MIN           (-8)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MAX           (7) // 0x00000007
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_DEF           (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_HSH           (0x84150F6C)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_OFF        (25)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_WID        ( 3)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MSK        (0x0E000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MIN        (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MAX        (7) // 0x00000007
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_DEF        (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_HSH        (0x03190F6C)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_OFF          (28)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_WID          ( 3)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MSK          (0x70000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MIN          (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_MAX          (7) // 0x00000007
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_DEF          (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_StrongWkLeaker_HSH          (0x031C0F6C)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_OFF          (31)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_WID          ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MSK          (0x80000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MIN          (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_MAX          (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_DEF          (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL1_LpDdrLongOdtEn_HSH          (0x011F0F6C)

#define DDRDATA7CH1_CR_DDRCRDATACONTROL2_REG                           (0x00000F70)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_OFF            ( 0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_WID            ( 5)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MSK            (0x0000001F)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MIN            (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MAX            (31) // 0x0000001F
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_DEF            (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_HSH            (0x05000F70)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_OFF             ( 5)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_WID             ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MSK             (0x00000020)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MIN             (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MAX             (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_DEF             (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_ForceBiasOn_HSH             (0x01050F70)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_ForceRxOn_OFF               ( 6)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_ForceRxOn_WID               ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MSK               (0x00000040)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MIN               (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_ForceRxOn_MAX               (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_ForceRxOn_DEF               (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_ForceRxOn_HSH               (0x01060F70)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_LeakerComp_OFF              ( 7)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_LeakerComp_WID              ( 2)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_LeakerComp_MSK              (0x00000180)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_LeakerComp_MIN              (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_LeakerComp_MAX              (3) // 0x00000003
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_LeakerComp_DEF              (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_LeakerComp_HSH              (0x02070F70)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_OFF          ( 9)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_WID          ( 4)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MSK          (0x00001E00)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MIN          (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_MAX          (15) // 0x0000000F
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_DEF          (0x00000008)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxDqsAmpOffset_HSH          (0x04090F70)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_OFF             (13)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_WID             ( 5)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MSK             (0x0003E000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MIN             (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MAX             (31) // 0x0000001F
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_DEF             (0x00000011)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxClkStgNum_HSH             (0x050D0F70)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_OFF             (18)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_WID             ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MSK             (0x00040000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MIN             (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MAX             (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_DEF             (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_WlLongDelEn_HSH             (0x01120F70)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_OFF         (19)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_WID         ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MSK         (0x00080000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MIN         (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_DEF         (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_HSH         (0x01130F70)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_OFF                (20)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_WID                ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MSK                (0x00100000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MIN                (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MAX                (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_DEF                (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_Ddr4Mode_HSH                (0x01140F70)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_OFF               (21)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_WID               ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MSK               (0x00200000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MIN               (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MAX               (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_DEF               (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnVddqOdt_HSH               (0x01150F70)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnVttOdt_OFF                (22)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnVttOdt_WID                ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MSK                (0x00400000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MIN                (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnVttOdt_MAX                (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnVttOdt_DEF                (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnVttOdt_HSH                (0x01160F70)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_OFF            (23)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_WID            ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MSK            (0x00800000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MIN            (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MAX            (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_DEF            (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_HSH            (0x01170F70)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_TxEqDis_OFF                 (24)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_TxEqDis_WID                 ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_TxEqDis_MSK                 (0x01000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_TxEqDis_MIN                 (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_TxEqDis_MAX                 (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_TxEqDis_DEF                 (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_TxEqDis_HSH                 (0x01180F70)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_OFF           (25)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_WID           ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MSK           (0x02000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MIN           (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MAX           (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_DEF           (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_HSH           (0x01190F70)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_Cben_OFF                    (26)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_Cben_WID                    ( 3)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_Cben_MSK                    (0x1C000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_Cben_MIN                    (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_Cben_MAX                    (7) // 0x00000007
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_Cben_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_Cben_HSH                    (0x031A0F70)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_OFF         (29)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_WID         ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MSK         (0x20000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MIN         (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_HSH         (0x011D0F70)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_OFF         (30)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_WID         ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MSK         (0x40000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MIN         (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MAX         (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_DEF         (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_HSH         (0x011E0F70)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_OFF         (31)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_WID         ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MSK         (0x80000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MIN         (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MAX         (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_DEF         (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_HSH         (0x011F0F70)

#define DDRDATA7CH1_CR_DDRCRVREFCONTROL_REG                            (0x00000F74)

  #define DDRDATA7CH1_CR_DDRCRVREFCONTROL_VrefCtl_OFF                  ( 0)
  #define DDRDATA7CH1_CR_DDRCRVREFCONTROL_VrefCtl_WID                  (24)
  #define DDRDATA7CH1_CR_DDRCRVREFCONTROL_VrefCtl_MSK                  (0x00FFFFFF)
  #define DDRDATA7CH1_CR_DDRCRVREFCONTROL_VrefCtl_MIN                  (0)
  #define DDRDATA7CH1_CR_DDRCRVREFCONTROL_VrefCtl_MAX                  (16777215) // 0x00FFFFFF
  #define DDRDATA7CH1_CR_DDRCRVREFCONTROL_VrefCtl_DEF                  (0x000E453A)
  #define DDRDATA7CH1_CR_DDRCRVREFCONTROL_VrefCtl_HSH                  (0x18000F74)

  #define DDRDATA7CH1_CR_DDRCRVREFCONTROL_OutputCode_OFF               (24)
  #define DDRDATA7CH1_CR_DDRCRVREFCONTROL_OutputCode_WID               ( 8)
  #define DDRDATA7CH1_CR_DDRCRVREFCONTROL_OutputCode_MSK               (0xFF000000)
  #define DDRDATA7CH1_CR_DDRCRVREFCONTROL_OutputCode_MIN               (0)
  #define DDRDATA7CH1_CR_DDRCRVREFCONTROL_OutputCode_MAX               (255) // 0x000000FF
  #define DDRDATA7CH1_CR_DDRCRVREFCONTROL_OutputCode_DEF               (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVREFCONTROL_OutputCode_HSH               (0x08180F74)

#define DDRDATA7CH1_CR_DDRCRVSSHICONTROL_REG                           (0x00000F78)

  #define DDRDATA7CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_OFF                ( 0)
  #define DDRDATA7CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_WID                (25)
  #define DDRDATA7CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MSK                (0x01FFFFFF)
  #define DDRDATA7CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MIN                (0)
  #define DDRDATA7CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_MAX                (33554431) // 0x01FFFFFF
  #define DDRDATA7CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_DEF                (0x014D8234)
  #define DDRDATA7CH1_CR_DDRCRVSSHICONTROL_VssHiCtl_HSH                (0x19000F78)

  #define DDRDATA7CH1_CR_DDRCRVSSHICONTROL_OutputCode_OFF              (25)
  #define DDRDATA7CH1_CR_DDRCRVSSHICONTROL_OutputCode_WID              ( 7)
  #define DDRDATA7CH1_CR_DDRCRVSSHICONTROL_OutputCode_MSK              (0xFE000000)
  #define DDRDATA7CH1_CR_DDRCRVSSHICONTROL_OutputCode_MIN              (0)
  #define DDRDATA7CH1_CR_DDRCRVSSHICONTROL_OutputCode_MAX              (127) // 0x0000007F
  #define DDRDATA7CH1_CR_DDRCRVSSHICONTROL_OutputCode_DEF              (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVSSHICONTROL_OutputCode_HSH              (0x07190F78)

#define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_REG                        (0x00000F7C)

  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_OFF          ( 0)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_WID          ( 6)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MSK          (0x0000003F)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MIN          (-32)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MAX          (31) // 0x0000001F
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_DEF          (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_HSH          (0x86000F7C)

  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_OFF          ( 6)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_WID          ( 6)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MSK          (0x00000FC0)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MIN          (-32)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_DEF          (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_HSH          (0x86060F7C)

  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_OFF           (12)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_WID           ( 6)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MSK           (0x0003F000)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MIN           (-32)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MAX           (31) // 0x0000001F
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_DEF           (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_HSH           (0x860C0F7C)

  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_OFF          (18)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_WID          ( 6)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MSK          (0x00FC0000)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MIN          (-32)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MAX          (31) // 0x0000001F
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_DEF          (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_HSH          (0x86120F7C)

  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_OFF           (24)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_WID           ( 7)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MSK           (0x7F000000)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MIN           (-64)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MAX           (63) // 0x0000003F
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_DEF           (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_HSH           (0x87180F7C)

  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_OFF                (31)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_WID                ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MSK                (0x80000000)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MIN                (0)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_MAX                (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_DEF                (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATAOFFSETTRAIN_Spare_HSH                (0x011F0F7C)

#define DDRDATA7CH1_CR_DDRCRDATACONTROL0_REG                           (0x00000F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_OFF          ( 0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_WID          ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MSK          (0x00000001)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MIN          (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_DEF          (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxTrainingMode_HSH          (0x01000F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_OFF          ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_WID          ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MSK          (0x00000002)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MIN          (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_DEF          (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_WLTrainingMode_HSH          (0x01010F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_OFF          ( 2)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_WID          ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MSK          (0x00000004)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MIN          (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MAX          (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_DEF          (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RLTrainingMode_HSH          (0x01020F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_OFF    ( 3)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_WID    ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MSK    (0x00000008)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MIN    (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MAX    (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_DEF    (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_HSH    (0x01030F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxOn_OFF                    ( 4)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxOn_WID                    ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxOn_MSK                    (0x00000010)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxOn_MIN                    (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxOn_MAX                    (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxOn_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxOn_HSH                    (0x01040F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RfOn_OFF                    ( 5)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RfOn_WID                    ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RfOn_MSK                    (0x00000020)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RfOn_MIN                    (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RfOn_MAX                    (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RfOn_DEF                    (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RfOn_HSH                    (0x01050F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxPiOn_OFF                  ( 6)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxPiOn_WID                  ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxPiOn_MSK                  (0x00000040)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxPiOn_MIN                  (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxPiOn_DEF                  (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxPiOn_HSH                  (0x01060F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxPiOn_OFF                  ( 7)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxPiOn_WID                  ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxPiOn_MSK                  (0x00000080)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxPiOn_MIN                  (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxPiOn_MAX                  (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxPiOn_DEF                  (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxPiOn_HSH                  (0x01070F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_OFF        ( 8)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_WID        ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MSK        (0x00000100)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MIN        (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_DEF        (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_InternalClocksOn_HSH        (0x01080F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_OFF        ( 9)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_WID        ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MSK        (0x00000200)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MIN        (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MAX        (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_DEF        (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_HSH        (0x01090F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxDisable_OFF               (10)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxDisable_WID               ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxDisable_MSK               (0x00000400)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxDisable_MIN               (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxDisable_MAX               (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxDisable_DEF               (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxDisable_HSH               (0x010A0F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxDisable_OFF               (11)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxDisable_WID               ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxDisable_MSK               (0x00000800)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxDisable_MIN               (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxDisable_MAX               (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxDisable_DEF               (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxDisable_HSH               (0x010B0F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxLong_OFF                  (12)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxLong_WID                  ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxLong_MSK                  (0x00001000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxLong_MIN                  (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxLong_MAX                  (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxLong_DEF                  (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_TxLong_HSH                  (0x010C0F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_OFF               (13)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_WID               ( 2)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MSK               (0x00006000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MIN               (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MAX               (3) // 0x00000003
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_DEF               (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxDqsCtle_HSH               (0x020D0F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxReadPointer_OFF           (15)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxReadPointer_WID           ( 3)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MSK           (0x00038000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MIN           (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxReadPointer_MAX           (7) // 0x00000007
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxReadPointer_DEF           (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_RxReadPointer_HSH           (0x030F0F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_OFF              (18)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_WID              ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MSK              (0x00040000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MIN              (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MAX              (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_DEF              (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_LongOdtR2W_HSH              (0x01120F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_OFF            (19)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_WID            ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MSK            (0x00080000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MIN            (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_MAX            (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_DEF            (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_DataVccddqHi_HSH            (0x01130F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ReadRFRd_OFF                (20)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ReadRFRd_WID                ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MSK                (0x00100000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MIN                (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ReadRFRd_MAX                (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ReadRFRd_DEF                (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ReadRFRd_HSH                (0x01140F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ReadRFWr_OFF                (21)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ReadRFWr_WID                ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MSK                (0x00200000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MIN                (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ReadRFWr_MAX                (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ReadRFWr_DEF                (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ReadRFWr_HSH                (0x01150F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ReadRFRank_OFF              (22)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ReadRFRank_WID              ( 2)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MSK              (0x00C00000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MIN              (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ReadRFRank_MAX              (3) // 0x00000003
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ReadRFRank_DEF              (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ReadRFRank_HSH              (0x02160F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_OFF              (24)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_WID              ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MSK              (0x01000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MIN              (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MAX              (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_DEF              (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_ForceOdtOn_HSH              (0x01180F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_OdtSampOff_OFF              (25)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_OdtSampOff_WID              ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MSK              (0x02000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MIN              (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_OdtSampOff_MAX              (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_OdtSampOff_DEF              (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_OdtSampOff_HSH              (0x01190F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_OFF        (26)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_WID        ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MSK        (0x04000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MIN        (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MAX        (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_DEF        (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_HSH        (0x011A0F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_OFF         (27)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_WID         ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MSK         (0x08000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MIN         (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MAX         (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_DEF         (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_HSH         (0x011B0F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_OFF              (28)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_WID              ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MSK              (0x10000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MIN              (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MAX              (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_DEF              (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_HSH              (0x011C0F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_OFF          (29)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_WID          ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MSK          (0x20000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MIN          (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_MAX          (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_DEF          (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_EnReadPreamble_HSH          (0x011D0F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_OFF         (30)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_WID         ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MSK         (0x40000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MIN         (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MAX         (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_DEF         (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_HSH         (0x011E0F80)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_OFF            (31)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_WID            ( 1)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MSK            (0x80000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MIN            (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MAX            (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_DEF            (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_HSH            (0x011F0F80)

#define DDRDATA7CH1_CR_DDRCRVREFADJUST1_REG                            (0x00000F84)

  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_OFF                ( 0)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_WID                ( 7)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MSK                (0x0000007F)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MIN                (-64)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_MAX                (63) // 0x0000003F
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_DEF                (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_CAVrefCtl_HSH                (0x87000F84)

  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_OFF               ( 7)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_WID               ( 7)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MSK               (0x00003F80)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MIN               (-64)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_DEF               (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_Ch1VrefCtl_HSH               (0x87070F84)

  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_OFF               (14)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_WID               ( 7)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MSK               (0x001FC000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MIN               (-64)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_MAX               (63) // 0x0000003F
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_DEF               (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_Ch0VrefCtl_HSH               (0x870E0F84)

  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_OFF             (21)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_WID             ( 1)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MSK             (0x00200000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MIN             (0)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_MAX             (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_DEF             (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCA_HSH             (0x01150F84)

  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_OFF            (22)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_WID            ( 1)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MSK            (0x00400000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MIN            (0)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_MAX            (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_DEF            (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh1_HSH            (0x01160F84)

  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_OFF            (23)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_WID            ( 1)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MSK            (0x00800000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MIN            (0)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_MAX            (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_DEF            (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_EnDimmVrefCh0_HSH            (0x01170F84)

  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_OFF             (24)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_WID             ( 2)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MSK             (0x03000000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MIN             (0)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_MAX             (3) // 0x00000003
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_DEF             (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_HiZTimerCtrl_HSH             (0x02180F84)

  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_OFF            (26)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_WID            ( 1)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MSK            (0x04000000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MIN            (0)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_MAX            (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_DEF            (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_VccddqHiQnnnH_HSH            (0x011A0F84)

  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_Rsvd_OFF                     (27)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_Rsvd_WID                     ( 2)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_Rsvd_MSK                     (0x18000000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_Rsvd_MIN                     (0)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_Rsvd_MAX                     (3) // 0x00000003
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_Rsvd_DEF                     (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_Rsvd_HSH                     (0x021B0F84)

  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_caSlowBW_OFF                 (29)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_caSlowBW_WID                 ( 1)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_caSlowBW_MSK                 (0x20000000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_caSlowBW_MIN                 (0)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_caSlowBW_MAX                 (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_caSlowBW_DEF                 (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_caSlowBW_HSH                 (0x011D0F84)

  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_OFF                (30)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_WID                ( 1)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MSK                (0x40000000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MIN                (0)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_DEF                (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_ch0SlowBW_HSH                (0x011E0F84)

  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_OFF                (31)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_WID                ( 1)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MSK                (0x80000000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MIN                (0)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_MAX                (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_DEF                (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVREFADJUST1_ch1SlowBW_HSH                (0x011F0F84)

#define DDRDATA7CH1_CR_DDRCRDATACONTROL3_REG                           (0x00000F88)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_OFF        ( 0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_WID        ( 3)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MSK        (0x00000007)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MIN        (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_MAX        (7) // 0x00000007
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_DEF        (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit0_HSH        (0x03000F88)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_OFF        ( 3)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_WID        ( 3)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MSK        (0x00000038)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MIN        (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_MAX        (7) // 0x00000007
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_DEF        (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit1_HSH        (0x03030F88)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_OFF        ( 6)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_WID        ( 3)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MSK        (0x000001C0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MIN        (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_MAX        (7) // 0x00000007
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_DEF        (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit2_HSH        (0x03060F88)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_OFF        ( 9)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_WID        ( 3)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MSK        (0x00000E00)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MIN        (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_MAX        (7) // 0x00000007
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_DEF        (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit3_HSH        (0x03090F88)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_OFF        (12)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_WID        ( 3)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MSK        (0x00007000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MIN        (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_MAX        (7) // 0x00000007
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_DEF        (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit4_HSH        (0x030C0F88)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_OFF        (15)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_WID        ( 3)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MSK        (0x00038000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MIN        (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_MAX        (7) // 0x00000007
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_DEF        (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit5_HSH        (0x030F0F88)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_OFF        (18)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_WID        ( 3)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MSK        (0x001C0000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MIN        (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_MAX        (7) // 0x00000007
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_DEF        (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit6_HSH        (0x03120F88)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_OFF        (21)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_WID        ( 3)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MSK        (0x00E00000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MIN        (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_MAX        (7) // 0x00000007
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_DEF        (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_AttackerDataBit7_HSH        (0x03150F88)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_OFF                (24)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_WID                ( 3)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MSK                (0x07000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MIN                (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_MAX                (7) // 0x00000007
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_DEF                (0x00000003)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_CBEnAmp2_HSH                (0x03180F88)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_OFF             (27)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_WID             ( 3)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MSK             (0x38000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MIN             (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_MAX             (7) // 0x00000007
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_DEF             (0x00000003)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_CBpEnAmp2_b_HSH             (0x031B0F88)

  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_OFF                (30)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_WID                ( 2)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MSK                (0xC0000000)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MIN                (0)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MAX                (3) // 0x00000003
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_DEF                (0x00000001)
  #define DDRDATA7CH1_CR_DDRCRDATACONTROL3_CBEnAmp1_HSH                (0x021E0F88)

#define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_REG                          (0x00000F8C)

  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Target_OFF                 ( 0)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Target_WID                 ( 4)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Target_MSK                 (0x0000000F)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Target_MIN                 (0)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Target_MAX                 (15) // 0x0000000F
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Target_DEF                 (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Target_HSH                 (0x04000F8C)

  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Panic_OFF                  ( 4)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Panic_WID                  ( 5)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Panic_MSK                  (0x000001F0)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Panic_MIN                  (0)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Panic_MAX                  (31) // 0x0000001F
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Panic_DEF                  (0x00000010)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Panic_HSH                  (0x05040F8C)

  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_OFF            ( 9)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_WID            ( 2)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MSK            (0x00000600)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MIN            (0)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_MAX            (3) // 0x00000003
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_DEF            (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_DisPanicDrv_HSH            (0x02090F8C)

  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_OFF         (11)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_WID         ( 1)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MSK         (0x00000800)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MIN         (0)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MAX         (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_DEF         (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_HSH         (0x010B0F8C)

  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_OFF             (12)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_WID             ( 1)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MSK             (0x00001000)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MIN             (0)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MAX             (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_DEF             (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_HSH             (0x010C0F8C)

  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_OFF            (13)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_WID            ( 3)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MSK            (0x0000E000)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MIN            (0)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MAX            (7) // 0x00000007
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_DEF            (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_ViewOfstsel_HSH            (0x030D0F8C)

  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_OFF      (16)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_WID      ( 1)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MSK      (0x00010000)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MIN      (0)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_MAX      (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_DEF      (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_EnVttCompforVsshi_HSH      (0x01100F8C)

  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Spares_OFF                 (17)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Spares_WID                 ( 8)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Spares_MSK                 (0x01FE0000)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Spares_MIN                 (0)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Spares_MAX                 (255) // 0x000000FF
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Spares_DEF                 (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Spares_HSH                 (0x08110F8C)

  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_OFF             (25)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_WID             ( 1)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MSK             (0x02000000)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MIN             (0)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_MAX             (1) // 0x00000001
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_DEF             (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_Disable2Vt_HSH             (0x01190F8C)

  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_OFF         (26)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_WID         ( 6)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MSK         (0xFC000000)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MIN         (0)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_MAX         (63) // 0x0000003F
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_DEF         (0x00000000)
  #define DDRDATA7CH1_CR_DDRCRVTTGENCONTROL_OfstOvrdOrView_HSH         (0x061A0F8C)
#pragma pack(pop)
#endif
