/* This file has been autogenerated by Ivory
 * Compiler version  0.1.0.5
 */
#include "can1PeripheralDriver_monitor.h"

void callback_init(const int64_t *n_var0)
{
    uint32_t n_r0 = ivory_hw_io_read_u32((uint32_t) 1073887296U);
    
    /* reg modify rcc_apb1enr: setBit rcc_apb1en_can1 */
    ivory_hw_io_write_u32((uint32_t) 1073887296U, (uint32_t) (n_r0 | (uint32_t) ((uint32_t) 1U << (uint32_t) 25U)));
    
    uint32_t n_r1 = ivory_hw_io_read_u32((uint32_t) 1073887280U);
    
    /* reg modify rcc_ahb1enr: setBit rcc_ahb1en_gpiod */
    ;
    
    uint32_t n_cse4 = (uint32_t) ((uint32_t) 1U << (uint32_t) 3U);
    
    ivory_hw_io_write_u32((uint32_t) 1073887280U, (uint32_t) (n_r1 | n_cse4));
    
    uint32_t n_r2 = ivory_hw_io_read_u32((uint32_t) 1073875972U);
    
    /* reg modify gpioD->otype: setField gpio_otype_0 */
    ;
    
    uint32_t n_cse7 = (uint32_t) ((uint32_t) 1U << 0);
    uint32_t n_cse8 = (uint32_t) ~n_cse7;
    uint32_t n_cse11 = (uint32_t) (0 << 0);
    
    ivory_hw_io_write_u32((uint32_t) 1073875972U, (uint32_t) ((uint32_t) (n_r2 & n_cse8) | n_cse11));
    
    uint32_t n_r3 = ivory_hw_io_read_u32((uint32_t) 1073875980U);
    
    /* reg modify gpioD->pupd: setField gpio_pupd_0 */
    ;
    
    uint32_t n_cse15 = (uint32_t) ~(uint32_t) ((uint32_t) 3U << 0);
    
    ivory_hw_io_write_u32((uint32_t) 1073875980U, (uint32_t) (n_cse11 | (uint32_t) (n_r3 & n_cse15)));
    
    uint32_t n_r4 = ivory_hw_io_read_u32((uint32_t) 1073876000U);
    
    /* reg modify gpioD->afrl: setField gpio_afrl_0 */
    ;
    
    uint32_t n_cse24 = (uint32_t) (uint8_t) ((uint8_t) 9U << 0);
    
    ivory_hw_io_write_u32((uint32_t) 1073876000U, (uint32_t) ((uint32_t) (n_r4 & (uint32_t) ~(uint32_t) ((uint32_t) 15U << 0)) | (uint32_t) (n_cse24 << 0)));
    
    uint32_t n_r5 = ivory_hw_io_read_u32((uint32_t) 1073875968U);
    
    /* reg modify gpioD->mode: setField gpio_mode_0 */
    ;
    
    uint32_t n_cse31 = (uint32_t) (uint8_t) ((uint8_t) 2U << 0);
    
    ivory_hw_io_write_u32((uint32_t) 1073875968U, (uint32_t) ((uint32_t) (n_cse15 & n_r5) | (uint32_t) (n_cse31 << 0)));
    
    uint32_t n_r6 = ivory_hw_io_read_u32((uint32_t) 1073887280U);
    
    /* reg modify rcc_ahb1enr: setBit rcc_ahb1en_gpiod */
    ivory_hw_io_write_u32((uint32_t) 1073887280U, (uint32_t) (n_cse4 | n_r6));
    
    uint32_t n_r7 = ivory_hw_io_read_u32((uint32_t) 1073875972U);
    
    /* reg modify gpioD->otype: setField gpio_otype_1 */
    ;
    
    uint32_t n_cse37 = (uint32_t) ((uint32_t) 1U << (uint32_t) 1U);
    uint32_t n_cse38 = (uint32_t) ~n_cse37;
    
    ivory_hw_io_write_u32((uint32_t) 1073875972U, (uint32_t) ((uint32_t) (n_r7 & n_cse38) | (uint32_t) (0 << (uint32_t) 1U)));
    
    uint32_t n_r8 = ivory_hw_io_read_u32((uint32_t) 1073875980U);
    
    /* reg modify gpioD->pupd: setField gpio_pupd_1 */
    ;
    
    uint32_t n_cse44 = (uint32_t) ~(uint32_t) ((uint32_t) 3U << (uint32_t) 2U);
    
    ivory_hw_io_write_u32((uint32_t) 1073875980U, (uint32_t) ((uint32_t) (n_r8 & n_cse44) | (uint32_t) (0 << (uint32_t) 2U)));
    
    uint32_t n_r9 = ivory_hw_io_read_u32((uint32_t) 1073876000U);
    
    /* reg modify gpioD->afrl: setField gpio_afrl_1 */
    ivory_hw_io_write_u32((uint32_t) 1073876000U, (uint32_t) ((uint32_t) (n_r9 & (uint32_t) ~(uint32_t) ((uint32_t) 15U << (uint32_t) 4U)) | (uint32_t) (n_cse24 << (uint32_t) 4U)));
    
    uint32_t n_r10 = ivory_hw_io_read_u32((uint32_t) 1073875968U);
    
    /* reg modify gpioD->mode: setField gpio_mode_1 */
    ivory_hw_io_write_u32((uint32_t) 1073875968U, (uint32_t) ((uint32_t) (n_cse44 & n_r10) | (uint32_t) (n_cse31 << (uint32_t) 2U)));
    
    uint32_t n_r11 = ivory_hw_io_read_u32((uint32_t) 1073767424U);
    
    /* reg modify can1->mcr: setBit can_mcr_inrq, clearBit can_mcr_sleep */
    ivory_hw_io_write_u32((uint32_t) 1073767424U, (uint32_t) (n_cse38 & (uint32_t) (n_cse7 | n_r11)));
    {
        int forever_loop __attribute__((unused));
        
        for (forever_loop = 0; IFOREVER; IFOREVER_INC) {
            /* reg get can1->msr:  */
            ;
            
            uint32_t n_r12 = ivory_hw_io_read_u32((uint32_t) 1073767428U);
            
            if ((bool) ((uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r12 >> 0) & (uint32_t) 1U) & (uint16_t) 255U) != 0)) {
                break;
            }
        }
    }
    
    uint32_t n_r13 = ivory_hw_io_read_u32((uint32_t) 1073767452U);
    
    /* reg modify can1->btr: clearBit can_btr_silm, clearBit can_btr_lbkm, setField can_btr_sjw, setField can_btr_ts2, setField can_btr_ts1, setField can_btr_brp */
    ivory_hw_io_write_u32((uint32_t) 1073767452U, (uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) (n_r13 & (uint32_t) ~(uint32_t) ((uint32_t) 1U << (uint32_t) 31U)) & (uint32_t) ~(uint32_t) ((uint32_t) 1U << (uint32_t) 30U)) & (uint32_t) ~(uint32_t) ((uint32_t) 3U << (uint32_t) 24U)) | (uint32_t) ((uint32_t) 0 <<
                                                                                                                                                                                                                                                                                                                                                                                  (uint32_t) 24U)) &
                                                                                                                          (uint32_t) ~(uint32_t) ((uint32_t) 7U << (uint32_t) 20U)) | (uint32_t) ((uint32_t) 1U << (uint32_t) 20U)) & (uint32_t) ~(uint32_t) ((uint32_t) 15U << (uint32_t) 16U)) | (uint32_t) ((uint32_t) 10U << (uint32_t) 16U)) & (uint32_t) ~(uint32_t) ((uint32_t) 1023U << 0)) |
                                                              (uint32_t) ((uint32_t) 5U << 0)));
    
    uint32_t n_r14 = ivory_hw_io_read_u32((uint32_t) 1073767424U);
    
    /* reg modify can1->mcr: clearBit can_mcr_inrq */
    ivory_hw_io_write_u32((uint32_t) 1073767424U, (uint32_t) (n_cse8 & n_r14));
    /* reg set can1->msr: setBit can_msr_slaki, setBit can_msr_wkui, setBit can_msr_erri */
    ;
    
    uint32_t n_cse108 = (uint32_t) ((uint32_t) 1U << (uint32_t) 4U);
    
    ivory_hw_io_write_u32((uint32_t) 1073767428U, (uint32_t) ((uint32_t) (n_cse4 | n_cse108) | (uint32_t) ((uint32_t) 1U << (uint32_t) 2U)));
    
    uint32_t n_r15 = ivory_hw_io_read_u32((uint32_t) 1073767444U);
    
    /* reg modify can1->ier: setBit can_ier_tmeie, setBit can_ier_fmpie0, setBit can_ier_fmpie1 */
    ivory_hw_io_write_u32((uint32_t) 1073767444U, (uint32_t) ((uint32_t) ((uint32_t) (n_cse108 | n_cse37) | n_cse7) | n_r15));
    /* reg set nvic_iser0: setBit nvic_iser_setena.[19] */
    ivory_hw_io_write_u32((uint32_t) 3758153984U, (uint32_t) ((uint32_t) 1U << (uint32_t) 19U));
    /* reg set nvic_iser0: setBit nvic_iser_setena.[20] */
    ivory_hw_io_write_u32((uint32_t) 3758153984U, (uint32_t) ((uint32_t) 1U << (uint32_t) 20U));
    /* reg set nvic_iser0: setBit nvic_iser_setena.[21] */
    ivory_hw_io_write_u32((uint32_t) 3758153984U, (uint32_t) ((uint32_t) 1U << (uint32_t) 21U));
}

void callback_request(const struct can_message *n_var0)
{
    /* reg get can1->tsr:  */
    ;
    
    uint32_t n_r0 = ivory_hw_io_read_u32((uint32_t) 1073767432U);
    
    /* mailbox must be empty */
    ASSERTS((bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r0 >> (uint32_t) 26U) & (uint32_t) 1U) & (uint16_t) 255U)));
    /* any completed request must have already been reported */
    ASSERTS((bool) (0 == (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r0 >> 0) & (uint32_t) 1U) & (uint16_t) 255U)));
    
    uint32_t n_deref1 = n_var0->can_message_id;
    int32_t n_deref2 = n_var0->can_message_len;
    const uint8_t *n_cse20 = n_var0->can_message_buf;
    uint8_t n_deref3 = n_cse20[(int32_t) 0];
    uint8_t n_deref4 = n_cse20[(int32_t) 1];
    uint8_t n_deref5 = n_cse20[(int32_t) 2];
    uint8_t n_deref6 = n_cse20[(int32_t) 3];
    uint8_t n_deref7 = n_cse20[(int32_t) 4];
    uint8_t n_deref8 = n_cse20[(int32_t) 5];
    uint8_t n_deref9 = n_cse20[(int32_t) 6];
    uint8_t n_deref10 = n_cse20[(int32_t) 7];
    uint32_t n_r11 = ivory_hw_io_read_u32((uint32_t) 1073767812U);
    
    /* reg modify can1->tdt0r: clearBit can_tdtr_tgt, setField can_tdtr_dlc */
    ivory_hw_io_write_u32((uint32_t) 1073767812U, (uint32_t) ((uint32_t) ((uint32_t) (n_r11 & (uint32_t) ~(uint32_t) ((uint32_t) 1U << (uint32_t) 8U)) & (uint32_t) ~(uint32_t) ((uint32_t) 15U << 0)) | (uint32_t) ((uint32_t) (uint8_t) ((uint8_t) ((bool) ((bool) (n_deref2 <= (int32_t) UINT8_MAX) && (bool) (n_deref2 >= (int32_t) 0)) ? (uint8_t) n_deref2 : 0) & (uint8_t) 15U) << 0)));
    /* reg set can1->tdl0r: setField can_tdlr_data0, setField can_tdlr_data1, setField can_tdlr_data2, setField can_tdlr_data3 */
    ;
    
    uint32_t n_cse64 = (uint32_t) ~(uint32_t) ((uint32_t) 255U << (uint32_t) 8U);
    uint32_t n_cse71 = (uint32_t) ~(uint32_t) ((uint32_t) 255U << (uint32_t) 16U);
    uint32_t n_cse78 = (uint32_t) ~(uint32_t) ((uint32_t) 255U << (uint32_t) 24U);
    
    ivory_hw_io_write_u32((uint32_t) 1073767816U, (uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) n_deref3 << 0) & n_cse64) | (uint32_t) ((uint32_t) n_deref4 << (uint32_t) 8U)) & n_cse71) | (uint32_t) ((uint32_t) n_deref5 << (uint32_t) 16U)) & n_cse78) | (uint32_t) ((uint32_t) n_deref6 << (uint32_t) 24U)));
    /* reg set can1->tdh0r: setField can_tdhr_data4, setField can_tdhr_data5, setField can_tdhr_data6, setField can_tdhr_data7 */
    ivory_hw_io_write_u32((uint32_t) 1073767820U, (uint32_t) ((uint32_t) (n_cse78 & (uint32_t) ((uint32_t) (n_cse71 & (uint32_t) ((uint32_t) (n_cse64 & (uint32_t) ((uint32_t) n_deref7 << 0)) | (uint32_t) ((uint32_t) n_deref8 << (uint32_t) 8U))) | (uint32_t) ((uint32_t) n_deref9 << (uint32_t) 16U))) | (uint32_t) ((uint32_t) n_deref10 << (uint32_t) 24U)));
    /* reg set can1->ti0r: setField can_tir_id, setField can_tir_ide, setField can_tir_rtr, setBit can_tir_txrq */
    ivory_hw_io_write_u32((uint32_t) 1073767808U, (uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) (n_deref1 >> (uint32_t) 2U) & (uint32_t) 536870911U) << (uint32_t) 3U) & (uint32_t) ~(uint32_t) ((uint32_t) 1U << (uint32_t) 2U)) | (uint32_t) ((uint32_t) (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_deref1 >> (uint32_t) 1U) &
                                                                                                                                                                                                                                                                                                                                                         (uint32_t) 1U) & (uint16_t) 255U) << (uint32_t) 2U)) &
                                                                                      (uint32_t) ~(uint32_t) ((uint32_t) 1U << (uint32_t) 1U)) | (uint32_t) ((uint32_t) (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_deref1 >> 0) & (uint32_t) 1U) & (uint16_t) 255U) << (uint32_t) 1U)) | (uint32_t) ((uint32_t) 1U << 0)));
}

void callback_abort(const bool *n_var0)
{
    /* reg set can1->tsr: setBit can_tsr_abrq0 */
    ivory_hw_io_write_u32((uint32_t) 1073767432U, (uint32_t) ((uint32_t) 1U << (uint32_t) 7U));
}

void callback_request_2(const struct can_message *n_var0)
{
    /* reg get can1->tsr:  */
    ;
    
    uint32_t n_r0 = ivory_hw_io_read_u32((uint32_t) 1073767432U);
    
    /* mailbox must be empty */
    ASSERTS((bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r0 >> (uint32_t) 27U) & (uint32_t) 1U) & (uint16_t) 255U)));
    /* any completed request must have already been reported */
    ASSERTS((bool) (0 == (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r0 >> (uint32_t) 8U) & (uint32_t) 1U) & (uint16_t) 255U)));
    
    uint32_t n_deref1 = n_var0->can_message_id;
    int32_t n_deref2 = n_var0->can_message_len;
    const uint8_t *n_cse20 = n_var0->can_message_buf;
    uint8_t n_deref3 = n_cse20[(int32_t) 0];
    uint8_t n_deref4 = n_cse20[(int32_t) 1];
    uint8_t n_deref5 = n_cse20[(int32_t) 2];
    uint8_t n_deref6 = n_cse20[(int32_t) 3];
    uint8_t n_deref7 = n_cse20[(int32_t) 4];
    uint8_t n_deref8 = n_cse20[(int32_t) 5];
    uint8_t n_deref9 = n_cse20[(int32_t) 6];
    uint8_t n_deref10 = n_cse20[(int32_t) 7];
    uint32_t n_r11 = ivory_hw_io_read_u32((uint32_t) 1073767828U);
    
    /* reg modify can1->tdt1r: clearBit can_tdtr_tgt, setField can_tdtr_dlc */
    ivory_hw_io_write_u32((uint32_t) 1073767828U, (uint32_t) ((uint32_t) ((uint32_t) (n_r11 & (uint32_t) ~(uint32_t) ((uint32_t) 1U << (uint32_t) 8U)) & (uint32_t) ~(uint32_t) ((uint32_t) 15U << 0)) | (uint32_t) ((uint32_t) (uint8_t) ((uint8_t) ((bool) ((bool) (n_deref2 <= (int32_t) UINT8_MAX) && (bool) (n_deref2 >= (int32_t) 0)) ? (uint8_t) n_deref2 : 0) & (uint8_t) 15U) << 0)));
    /* reg set can1->tdl1r: setField can_tdlr_data0, setField can_tdlr_data1, setField can_tdlr_data2, setField can_tdlr_data3 */
    ;
    
    uint32_t n_cse64 = (uint32_t) ~(uint32_t) ((uint32_t) 255U << (uint32_t) 8U);
    uint32_t n_cse71 = (uint32_t) ~(uint32_t) ((uint32_t) 255U << (uint32_t) 16U);
    uint32_t n_cse78 = (uint32_t) ~(uint32_t) ((uint32_t) 255U << (uint32_t) 24U);
    
    ivory_hw_io_write_u32((uint32_t) 1073767832U, (uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) n_deref3 << 0) & n_cse64) | (uint32_t) ((uint32_t) n_deref4 << (uint32_t) 8U)) & n_cse71) | (uint32_t) ((uint32_t) n_deref5 << (uint32_t) 16U)) & n_cse78) | (uint32_t) ((uint32_t) n_deref6 << (uint32_t) 24U)));
    /* reg set can1->tdh1r: setField can_tdhr_data4, setField can_tdhr_data5, setField can_tdhr_data6, setField can_tdhr_data7 */
    ivory_hw_io_write_u32((uint32_t) 1073767836U, (uint32_t) ((uint32_t) (n_cse78 & (uint32_t) ((uint32_t) (n_cse71 & (uint32_t) ((uint32_t) (n_cse64 & (uint32_t) ((uint32_t) n_deref7 << 0)) | (uint32_t) ((uint32_t) n_deref8 << (uint32_t) 8U))) | (uint32_t) ((uint32_t) n_deref9 << (uint32_t) 16U))) | (uint32_t) ((uint32_t) n_deref10 << (uint32_t) 24U)));
    /* reg set can1->ti1r: setField can_tir_id, setField can_tir_ide, setField can_tir_rtr, setBit can_tir_txrq */
    ivory_hw_io_write_u32((uint32_t) 1073767824U, (uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) (n_deref1 >> (uint32_t) 2U) & (uint32_t) 536870911U) << (uint32_t) 3U) & (uint32_t) ~(uint32_t) ((uint32_t) 1U << (uint32_t) 2U)) | (uint32_t) ((uint32_t) (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_deref1 >> (uint32_t) 1U) &
                                                                                                                                                                                                                                                                                                                                                         (uint32_t) 1U) & (uint16_t) 255U) << (uint32_t) 2U)) &
                                                                                      (uint32_t) ~(uint32_t) ((uint32_t) 1U << (uint32_t) 1U)) | (uint32_t) ((uint32_t) (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_deref1 >> 0) & (uint32_t) 1U) & (uint16_t) 255U) << (uint32_t) 1U)) | (uint32_t) ((uint32_t) 1U << 0)));
}

void callback_abort_2(const bool *n_var0)
{
    /* reg set can1->tsr: setBit can_tsr_abrq1 */
    ivory_hw_io_write_u32((uint32_t) 1073767432U, (uint32_t) ((uint32_t) 1U << (uint32_t) 15U));
}

void callback_request_3(const struct can_message *n_var0)
{
    /* reg get can1->tsr:  */
    ;
    
    uint32_t n_r0 = ivory_hw_io_read_u32((uint32_t) 1073767432U);
    
    /* mailbox must be empty */
    ASSERTS((bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r0 >> (uint32_t) 28U) & (uint32_t) 1U) & (uint16_t) 255U)));
    /* any completed request must have already been reported */
    ASSERTS((bool) (0 == (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r0 >> (uint32_t) 16U) & (uint32_t) 1U) & (uint16_t) 255U)));
    
    uint32_t n_deref1 = n_var0->can_message_id;
    int32_t n_deref2 = n_var0->can_message_len;
    const uint8_t *n_cse20 = n_var0->can_message_buf;
    uint8_t n_deref3 = n_cse20[(int32_t) 0];
    uint8_t n_deref4 = n_cse20[(int32_t) 1];
    uint8_t n_deref5 = n_cse20[(int32_t) 2];
    uint8_t n_deref6 = n_cse20[(int32_t) 3];
    uint8_t n_deref7 = n_cse20[(int32_t) 4];
    uint8_t n_deref8 = n_cse20[(int32_t) 5];
    uint8_t n_deref9 = n_cse20[(int32_t) 6];
    uint8_t n_deref10 = n_cse20[(int32_t) 7];
    uint32_t n_r11 = ivory_hw_io_read_u32((uint32_t) 1073767844U);
    
    /* reg modify can1->tdt2r: clearBit can_tdtr_tgt, setField can_tdtr_dlc */
    ivory_hw_io_write_u32((uint32_t) 1073767844U, (uint32_t) ((uint32_t) ((uint32_t) (n_r11 & (uint32_t) ~(uint32_t) ((uint32_t) 1U << (uint32_t) 8U)) & (uint32_t) ~(uint32_t) ((uint32_t) 15U << 0)) | (uint32_t) ((uint32_t) (uint8_t) ((uint8_t) ((bool) ((bool) (n_deref2 <= (int32_t) UINT8_MAX) && (bool) (n_deref2 >= (int32_t) 0)) ? (uint8_t) n_deref2 : 0) & (uint8_t) 15U) << 0)));
    /* reg set can1->tdl2r: setField can_tdlr_data0, setField can_tdlr_data1, setField can_tdlr_data2, setField can_tdlr_data3 */
    ;
    
    uint32_t n_cse64 = (uint32_t) ~(uint32_t) ((uint32_t) 255U << (uint32_t) 8U);
    uint32_t n_cse71 = (uint32_t) ~(uint32_t) ((uint32_t) 255U << (uint32_t) 16U);
    uint32_t n_cse78 = (uint32_t) ~(uint32_t) ((uint32_t) 255U << (uint32_t) 24U);
    
    ivory_hw_io_write_u32((uint32_t) 1073767848U, (uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) n_deref3 << 0) & n_cse64) | (uint32_t) ((uint32_t) n_deref4 << (uint32_t) 8U)) & n_cse71) | (uint32_t) ((uint32_t) n_deref5 << (uint32_t) 16U)) & n_cse78) | (uint32_t) ((uint32_t) n_deref6 << (uint32_t) 24U)));
    /* reg set can1->tdh2r: setField can_tdhr_data4, setField can_tdhr_data5, setField can_tdhr_data6, setField can_tdhr_data7 */
    ivory_hw_io_write_u32((uint32_t) 1073767852U, (uint32_t) ((uint32_t) (n_cse78 & (uint32_t) ((uint32_t) (n_cse71 & (uint32_t) ((uint32_t) (n_cse64 & (uint32_t) ((uint32_t) n_deref7 << 0)) | (uint32_t) ((uint32_t) n_deref8 << (uint32_t) 8U))) | (uint32_t) ((uint32_t) n_deref9 << (uint32_t) 16U))) | (uint32_t) ((uint32_t) n_deref10 << (uint32_t) 24U)));
    /* reg set can1->ti2r: setField can_tir_id, setField can_tir_ide, setField can_tir_rtr, setBit can_tir_txrq */
    ivory_hw_io_write_u32((uint32_t) 1073767840U, (uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) (n_deref1 >> (uint32_t) 2U) & (uint32_t) 536870911U) << (uint32_t) 3U) & (uint32_t) ~(uint32_t) ((uint32_t) 1U << (uint32_t) 2U)) | (uint32_t) ((uint32_t) (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_deref1 >> (uint32_t) 1U) &
                                                                                                                                                                                                                                                                                                                                                         (uint32_t) 1U) & (uint16_t) 255U) << (uint32_t) 2U)) &
                                                                                      (uint32_t) ~(uint32_t) ((uint32_t) 1U << (uint32_t) 1U)) | (uint32_t) ((uint32_t) (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_deref1 >> 0) & (uint32_t) 1U) & (uint16_t) 255U) << (uint32_t) 1U)) | (uint32_t) ((uint32_t) 1U << 0)));
}

void callback_abort_3(const bool *n_var0)
{
    /* reg set can1->tsr: setBit can_tsr_abrq2 */
    ivory_hw_io_write_u32((uint32_t) 1073767432U, (uint32_t) ((uint32_t) 1U << (uint32_t) 23U));
}

void callback_tx_irq(const int64_t *n_var0)
{
    /* reg get can1->tsr:  */
    ;
    
    uint32_t n_r0 = ivory_hw_io_read_u32((uint32_t) 1073767432U);
    
    if ((bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r0 >> 0) & (uint32_t) 1U) & (uint16_t) 255U))) {
        /* reg set can1->tsr: setBit can_tsr_rqcp0 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073767432U, (uint32_t) ((uint32_t) 1U << 0));
        
        bool n_local1 = (bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r0 >> (uint32_t) 1U) & (uint32_t) 1U) & (uint16_t) 255U));
        bool *n_ref2 = &n_local1;
        
        emitter_tx_irq_chan_3(n_ref2);
    }
    if ((bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r0 >> (uint32_t) 8U) & (uint32_t) 1U) & (uint16_t) 255U))) {
        /* reg set can1->tsr: setBit can_tsr_rqcp1 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073767432U, (uint32_t) ((uint32_t) 1U << (uint32_t) 8U));
        
        bool n_local3 = (bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r0 >> (uint32_t) 9U) & (uint32_t) 1U) & (uint16_t) 255U));
        bool *n_ref4 = &n_local3;
        
        emitter_tx_irq_chan_6(n_ref4);
    }
    if ((bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r0 >> (uint32_t) 16U) & (uint32_t) 1U) & (uint16_t) 255U))) {
        /* reg set can1->tsr: setBit can_tsr_rqcp2 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073767432U, (uint32_t) ((uint32_t) 1U << (uint32_t) 16U));
        
        bool n_local5 = (bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r0 >> (uint32_t) 17U) & (uint32_t) 1U) & (uint16_t) 255U));
        bool *n_ref6 = &n_local5;
        
        emitter_tx_irq_chan_9(n_ref6);
    }
    /* reg set nvic_iser0: setBit nvic_iser_setena.[19] */
    ivory_hw_io_write_u32((uint32_t) 3758153984U, (uint32_t) ((uint32_t) 1U << (uint32_t) 19U));
}

void callback_rx0_irq(const int64_t *n_var0)
{
    for (int32_t n_ix0 = (int32_t) 0; n_ix0 <= (int32_t) 2; n_ix0++) {
        /* reg get can1->rf0r:  */
        ;
        
        uint32_t n_r1 = ivory_hw_io_read_u32((uint32_t) 1073767436U);
        
        if ((bool) ((uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r1 >> 0) & (uint32_t) 3U) & (uint16_t) 255U) == 0)) {
            break;
        }
        if ((bool) (0 == (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r1 >> (uint32_t) 5U) & (uint32_t) 1U) & (uint16_t) 255U))) {
            /* reg get can1->ri0r:  */
            ;
            
            uint32_t n_r2 = ivory_hw_io_read_u32((uint32_t) 1073767856U);
            
            /* reg get can1->rdt0r:  */
            ;
            
            uint32_t n_r3 = ivory_hw_io_read_u32((uint32_t) 1073767860U);
            
            /* reg get can1->rdl0r:  */
            ;
            
            uint32_t n_r4 = ivory_hw_io_read_u32((uint32_t) 1073767864U);
            
            /* reg get can1->rdh0r:  */
            ;
            
            uint32_t n_r5 = ivory_hw_io_read_u32((uint32_t) 1073767868U);
            
            /* reg set can1->rf0r: setBit can_rfr_rfom, setBit can_rfr_fovr, setBit can_rfr_full */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073767436U, (uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) 1U << (uint32_t) 5U) | (uint32_t) ((uint32_t) 1U << (uint32_t) 4U)) | (uint32_t) ((uint32_t) 1U << (uint32_t) 3U)));
            
            struct can_message n_local6 = {.can_message_id =(uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) (n_r2 >> (uint32_t) 3U) & (uint32_t) 536870911U) << (uint32_t) 2U) & (uint32_t) ~(uint32_t) ((uint32_t) 1U << (uint32_t) 1U)) | (uint32_t) ((uint32_t) (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r2 >> (uint32_t) 2U) & (uint32_t) 1U) &
                                                                                                                                                                                                                                                                                                                            (uint16_t) 255U) << (uint32_t) 1U)) & (uint32_t) ~(uint32_t) ((uint32_t) 1U << 0)) |
                                                                        (uint32_t) ((uint32_t) (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r2 >> (uint32_t) 1U) & (uint32_t) 1U) & (uint16_t) 255U) << 0)), .can_message_buf ={(uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r4 >> 0) & (uint32_t) 255U) & (uint16_t) 255U),
                                                                                                                                                                                                                                              (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r4 >> (uint32_t) 8U) & (uint32_t) 255U) & (uint16_t) 255U),
                                                                                                                                                                                                                                              (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r4 >> (uint32_t) 16U) & (uint32_t) 255U) & (uint16_t) 255U),
                                                                                                                                                                                                                                              (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r4 >> (uint32_t) 24U) & (uint32_t) 255U) & (uint16_t) 255U),
                                                                                                                                                                                                                                              (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r5 >> 0) & (uint32_t) 255U) & (uint16_t) 255U),
                                                                                                                                                                                                                                              (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r5 >> (uint32_t) 8U) & (uint32_t) 255U) & (uint16_t) 255U),
                                                                                                                                                                                                                                              (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r5 >> (uint32_t) 16U) & (uint32_t) 255U) & (uint16_t) 255U),
                                                                                                                                                                                                                                              (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r5 >> (uint32_t) 24U) & (uint32_t) 255U) & (uint16_t) 255U)}, .can_message_len =
                                           (int32_t) (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r3 >> 0) & (uint32_t) 15U) & (uint16_t) 255U) % 9};
            struct can_message *n_ref7 = &n_local6;
            
            emitter_rx0_irq_chan_1(n_ref7);
        }
    }
    /* reg set nvic_iser0: setBit nvic_iser_setena.[20] */
    ivory_hw_io_write_u32((uint32_t) 3758153984U, (uint32_t) ((uint32_t) 1U << (uint32_t) 20U));
}

void callback_rx1_irq(const int64_t *n_var0)
{
    for (int32_t n_ix0 = (int32_t) 0; n_ix0 <= (int32_t) 2; n_ix0++) {
        /* reg get can1->rf1r:  */
        ;
        
        uint32_t n_r1 = ivory_hw_io_read_u32((uint32_t) 1073767440U);
        
        if ((bool) ((uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r1 >> 0) & (uint32_t) 3U) & (uint16_t) 255U) == 0)) {
            break;
        }
        if ((bool) (0 == (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r1 >> (uint32_t) 5U) & (uint32_t) 1U) & (uint16_t) 255U))) {
            /* reg get can1->ri1r:  */
            ;
            
            uint32_t n_r2 = ivory_hw_io_read_u32((uint32_t) 1073767872U);
            
            /* reg get can1->rdt1r:  */
            ;
            
            uint32_t n_r3 = ivory_hw_io_read_u32((uint32_t) 1073767876U);
            
            /* reg get can1->rdl1r:  */
            ;
            
            uint32_t n_r4 = ivory_hw_io_read_u32((uint32_t) 1073767880U);
            
            /* reg get can1->rdh1r:  */
            ;
            
            uint32_t n_r5 = ivory_hw_io_read_u32((uint32_t) 1073767884U);
            
            /* reg set can1->rf1r: setBit can_rfr_rfom, setBit can_rfr_fovr, setBit can_rfr_full */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073767440U, (uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) 1U << (uint32_t) 5U) | (uint32_t) ((uint32_t) 1U << (uint32_t) 4U)) | (uint32_t) ((uint32_t) 1U << (uint32_t) 3U)));
            
            struct can_message n_local6 = {.can_message_id =(uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) ((uint32_t) (n_r2 >> (uint32_t) 3U) & (uint32_t) 536870911U) << (uint32_t) 2U) & (uint32_t) ~(uint32_t) ((uint32_t) 1U << (uint32_t) 1U)) | (uint32_t) ((uint32_t) (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r2 >> (uint32_t) 2U) & (uint32_t) 1U) &
                                                                                                                                                                                                                                                                                                                            (uint16_t) 255U) << (uint32_t) 1U)) & (uint32_t) ~(uint32_t) ((uint32_t) 1U << 0)) |
                                                                        (uint32_t) ((uint32_t) (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r2 >> (uint32_t) 1U) & (uint32_t) 1U) & (uint16_t) 255U) << 0)), .can_message_buf ={(uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r4 >> 0) & (uint32_t) 255U) & (uint16_t) 255U),
                                                                                                                                                                                                                                              (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r4 >> (uint32_t) 8U) & (uint32_t) 255U) & (uint16_t) 255U),
                                                                                                                                                                                                                                              (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r4 >> (uint32_t) 16U) & (uint32_t) 255U) & (uint16_t) 255U),
                                                                                                                                                                                                                                              (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r4 >> (uint32_t) 24U) & (uint32_t) 255U) & (uint16_t) 255U),
                                                                                                                                                                                                                                              (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r5 >> 0) & (uint32_t) 255U) & (uint16_t) 255U),
                                                                                                                                                                                                                                              (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r5 >> (uint32_t) 8U) & (uint32_t) 255U) & (uint16_t) 255U),
                                                                                                                                                                                                                                              (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r5 >> (uint32_t) 16U) & (uint32_t) 255U) & (uint16_t) 255U),
                                                                                                                                                                                                                                              (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r5 >> (uint32_t) 24U) & (uint32_t) 255U) & (uint16_t) 255U)}, .can_message_len =
                                           (int32_t) (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r3 >> 0) & (uint32_t) 15U) & (uint16_t) 255U) % 9};
            struct can_message *n_ref7 = &n_local6;
            
            emitter_rx1_irq_chan_1(n_ref7);
        }
    }
    /* reg set nvic_iser0: setBit nvic_iser_setena.[21] */
    ivory_hw_io_write_u32((uint32_t) 3758153984U, (uint32_t) ((uint32_t) 1U << (uint32_t) 21U));
}
