// Seed: 2394453465
module module_0;
  logic id_0;
  tri   id_1;
  wire  id_2;
  logic id_3;
  assign id_1[1'd0] = id_2[1];
endmodule
