<dec f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='195' type='bool'/>
<offset>264</offset>
<doc f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='194'>/// Indicates that the instruction uses the L and L&apos; fields for RC.</doc>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='103' u='w' c='_ZN4llvm15X86Disassembler17RecognizableInstrC1ERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='167' u='r' c='_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='180' u='r' c='_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='194' u='r' c='_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='208' u='r' c='_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='813' u='r' c='_ZNK4llvm15X86Disassembler17RecognizableInstr14emitDecodePathERNS0_18DisassemblerTablesE'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='817' u='r' c='_ZNK4llvm15X86Disassembler17RecognizableInstr14emitDecodePathERNS0_18DisassemblerTablesE'/>
