# Microsemi Physical design constraints file

# Version: 2022.1 2022.1.0.10

# Design Name: Top 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Wed Jan  3 22:55:15 2024 


#
# I/O constraints
#

set_io -port_name ADC_FD -DIRECTION INPUT -pin_name G11 -fixed false
set_io -port_name ADC_GPIO_0 -DIRECTION INPUT -pin_name G14 -fixed false
set_io -port_name ADC_GPIO_1 -DIRECTION INPUT -pin_name K6 -fixed false
set_io -port_name ADC_GPIO_2 -DIRECTION INPUT -pin_name D9 -fixed false
set_io -port_name ADC_GPIO_3 -DIRECTION INPUT -pin_name G12 -fixed false
set_io -port_name ADC_GPIO_4 -DIRECTION INPUT -pin_name H14 -fixed false
set_io -port_name ADC_LDO_PWR_GOOD -DIRECTION INPUT -pin_name E11 -fixed false
set_io -port_name ADC_PWDN -DIRECTION OUTPUT -pin_name A5 -fixed false
set_io -port_name ADC_PWR_RUN -DIRECTION OUTPUT -pin_name A8 -fixed false
set_io -port_name ADC_sclk -DIRECTION OUTPUT -pin_name B5 -fixed false
set_io -port_name ADC_sdio -DIRECTION INOUT -pin_name F7 -fixed false
set_io -port_name ADC_ss_n -DIRECTION OUTPUT -pin_name F9 -fixed false
set_io -port_name BOARD_PWR_RUN -DIRECTION OUTPUT -pin_name A7 -fixed false
set_io -port_name BTN_1 -DIRECTION INPUT -pin_name T4 -fixed false
set_io -port_name CLK_OUT_N -DIRECTION OUTPUT -pin_name A10 -fixed false
set_io -port_name CLK_OUT_P -DIRECTION OUTPUT -pin_name B10 -fixed false
set_io -port_name DBGport_0 -DIRECTION OUTPUT -pin_name AA3 -fixed false
set_io -port_name DBGport_1 -DIRECTION OUTPUT -pin_name AB5 -fixed false
set_io -port_name DBGport_2 -DIRECTION OUTPUT -pin_name AA5 -fixed false
set_io -port_name DBGport_3 -DIRECTION OUTPUT -pin_name W4 -fixed false
set_io -port_name DBGport_4 -DIRECTION OUTPUT -pin_name AA4 -fixed false
set_io -port_name DBGport_5 -DIRECTION OUTPUT -pin_name AB6 -fixed false
set_io -port_name DBGport_6 -DIRECTION OUTPUT -pin_name V3 -fixed false
set_io -port_name DBGport_7 -DIRECTION OUTPUT -pin_name V4 -fixed false
set_io -port_name DBGport_8 -DIRECTION OUTPUT -pin_name AL22 -fixed false
set_io -port_name DBGport_9 -DIRECTION OUTPUT -pin_name AL27 -fixed false
set_io -port_name EXT_ADC_Reset_N -DIRECTION OUTPUT -pin_name G9 -fixed false
set_io -port_name EXT_HMC_Reset_N -DIRECTION OUTPUT -pin_name J14 -fixed false
set_io -port_name EXT_LMX1_Reset_N -DIRECTION OUTPUT -pin_name J19 -fixed false
set_io -port_name EXT_LMX2_Reset_N -DIRECTION OUTPUT -pin_name K7 -fixed false
set_io -port_name FTDI_BE\[0\] -DIRECTION OUTPUT -pin_name P5 -fixed false
set_io -port_name FTDI_BE\[1\] -DIRECTION OUTPUT -pin_name P6 -fixed false
set_io -port_name FTDI_BE\[2\] -DIRECTION OUTPUT -pin_name L2 -fixed false
set_io -port_name FTDI_BE\[3\] -DIRECTION OUTPUT -pin_name L3 -fixed false
set_io -port_name FTDI_CLK -DIRECTION INPUT -pin_name H1 -fixed false
set_io -port_name FTDI_DATA\[0\] -DIRECTION INOUT -pin_name B1 -fixed false
set_io -port_name FTDI_DATA\[1\] -DIRECTION INOUT -pin_name C1 -fixed false
set_io -port_name FTDI_DATA\[2\] -DIRECTION INOUT -pin_name F5 -fixed false
set_io -port_name FTDI_DATA\[3\] -DIRECTION INOUT -pin_name G5 -fixed false
set_io -port_name FTDI_DATA\[4\] -DIRECTION INOUT -pin_name B2 -fixed false
set_io -port_name FTDI_DATA\[5\] -DIRECTION INOUT -pin_name C2 -fixed false
set_io -port_name FTDI_DATA\[6\] -DIRECTION INOUT -pin_name E8 -fixed false
set_io -port_name FTDI_DATA\[7\] -DIRECTION INOUT -pin_name E7 -fixed false
set_io -port_name FTDI_DATA\[8\] -DIRECTION INOUT -pin_name T8 -fixed false
set_io -port_name FTDI_DATA\[9\] -DIRECTION INOUT -pin_name T7 -fixed false
set_io -port_name FTDI_DATA\[10\] -DIRECTION INOUT -pin_name D6 -fixed false
set_io -port_name FTDI_DATA\[11\] -DIRECTION INOUT -pin_name E6 -fixed false
set_io -port_name FTDI_DATA\[12\] -DIRECTION INOUT -pin_name P3 -fixed false
set_io -port_name FTDI_DATA\[13\] -DIRECTION INOUT -pin_name P4 -fixed false
set_io -port_name FTDI_DATA\[14\] -DIRECTION INOUT -pin_name M5 -fixed false
set_io -port_name FTDI_DATA\[15\] -DIRECTION INOUT -pin_name M6 -fixed false
set_io -port_name FTDI_DATA\[16\] -DIRECTION INOUT -pin_name C8 -fixed false
set_io -port_name FTDI_DATA\[17\] -DIRECTION INOUT -pin_name D8 -fixed false
set_io -port_name FTDI_DATA\[18\] -DIRECTION INOUT -pin_name H8 -fixed false
set_io -port_name FTDI_DATA\[19\] -DIRECTION INOUT -pin_name H9 -fixed false
set_io -port_name FTDI_DATA\[20\] -DIRECTION INOUT -pin_name N6 -fixed false
set_io -port_name FTDI_DATA\[21\] -DIRECTION INOUT -pin_name N7 -fixed false
set_io -port_name FTDI_DATA\[22\] -DIRECTION INOUT -pin_name M1 -fixed false
set_io -port_name FTDI_DATA\[23\] -DIRECTION INOUT -pin_name M2 -fixed false
set_io -port_name FTDI_DATA\[24\] -DIRECTION INOUT -pin_name C4 -fixed false
set_io -port_name FTDI_DATA\[25\] -DIRECTION INOUT -pin_name C3 -fixed false
set_io -port_name FTDI_DATA\[26\] -DIRECTION INOUT -pin_name H3 -fixed false
set_io -port_name FTDI_DATA\[27\] -DIRECTION INOUT -pin_name H4 -fixed false
set_io -port_name FTDI_DATA\[28\] -DIRECTION INOUT -pin_name A3 -fixed false
set_io -port_name FTDI_DATA\[29\] -DIRECTION INOUT -pin_name A2 -fixed false
set_io -port_name FTDI_DATA\[30\] -DIRECTION INOUT -pin_name M4 -fixed false
set_io -port_name FTDI_DATA\[31\] -DIRECTION INOUT -pin_name L4 -fixed false
set_io -port_name FTDI_GPIO_0 -DIRECTION OUTPUT -pin_name N3 -fixed false
set_io -port_name FTDI_GPIO_1 -DIRECTION OUTPUT -pin_name N4 -fixed false
set_io -port_name FTDI_RESET_N -DIRECTION OUTPUT -pin_name N1 -fixed false
set_io -port_name FTDI_nOE -DIRECTION OUTPUT -pin_name K5 -fixed false
set_io -port_name FTDI_nRD -DIRECTION OUTPUT -pin_name L5 -fixed false
set_io -port_name FTDI_nRXF -DIRECTION INPUT -pin_name H7 -fixed false
set_io -port_name FTDI_nTXE -DIRECTION INPUT -pin_name G7 -fixed false
set_io -port_name FTDI_nWR -DIRECTION OUTPUT -pin_name R5 -fixed false
set_io -port_name GPIO_0 -DIRECTION OUTPUT -pin_name L19 -fixed false
set_io -port_name GPIO_1 -DIRECTION OUTPUT -pin_name L18 -fixed false
set_io -port_name HMC_CLK_IN_N -DIRECTION INPUT -pin_name E2 -fixed false
set_io -port_name HMC_CLK_IN_P -DIRECTION INPUT -pin_name F2 -fixed false
set_io -port_name HMC_GPIO_0 -DIRECTION INPUT -pin_name H12 -fixed false
set_io -port_name HMC_GPIO_1 -DIRECTION INPUT -pin_name H13 -fixed false
set_io -port_name HMC_GPIO_2 -DIRECTION OUTPUT -pin_name G16 -fixed false
set_io -port_name HMC_GPIO_3 -DIRECTION OUTPUT -pin_name G15 -fixed false
set_io -port_name HMC_SYNC -DIRECTION OUTPUT -pin_name J13 -fixed false
set_io -port_name HMC_sclk -DIRECTION OUTPUT -pin_name J16 -fixed false
set_io -port_name HMC_sdio -DIRECTION INOUT -pin_name H17 -fixed false
set_io -port_name HMC_ss_n -DIRECTION OUTPUT -pin_name K16 -fixed false
set_io -port_name LDO_PWR_GOOD -DIRECTION INPUT -pin_name E10 -fixed false
set_io -port_name LED_1 -DIRECTION OUTPUT -pin_name U11 -fixed false
set_io -port_name LED_2 -DIRECTION OUTPUT -pin_name T5 -fixed false
set_io -port_name LED_3 -DIRECTION OUTPUT -pin_name W8 -fixed false
set_io -port_name LED_4 -DIRECTION OUTPUT -pin_name W9 -fixed false
set_io -port_name LMX1_miso -DIRECTION INPUT -pin_name J18 -fixed false
set_io -port_name LMX1_mosi -DIRECTION OUTPUT -pin_name K18 -fixed false
set_io -port_name LMX1_sclk -DIRECTION OUTPUT -pin_name K17 -fixed false
set_io -port_name LMX1_ss_n -DIRECTION OUTPUT -pin_name H16 -fixed false
set_io -port_name LMX2_miso -DIRECTION INPUT -pin_name J8 -fixed false
set_io -port_name LMX2_mosi -DIRECTION OUTPUT -pin_name R7 -fixed false
set_io -port_name LMX2_sclk -DIRECTION OUTPUT -pin_name R8 -fixed false
set_io -port_name LMX2_ss_n -DIRECTION OUTPUT -pin_name K8 -fixed false
set_io -port_name RX_0 -DIRECTION INPUT -pin_name U7 -fixed false
set_io -port_name RX_1 -DIRECTION INPUT -pin_name AA9 -fixed false
set_io -port_name SIWU_N -DIRECTION OUTPUT -pin_name AF24 -fixed false
set_io -port_name SMPS_PWR_GOOD -DIRECTION INPUT -pin_name H2 -fixed false
set_io -port_name SYNCINB_N -DIRECTION OUTPUT -pin_name F10 -fixed false
set_io -port_name SYNCINB_P -DIRECTION OUTPUT -pin_name G10 -fixed false
set_io -port_name SYNC_IN_N -DIRECTION INPUT -pin_name E12 -fixed false
set_io -port_name SYNC_IN_P -DIRECTION INPUT -pin_name F12 -fixed false
set_io -port_name SYNC_OUT_1_N -DIRECTION OUTPUT -pin_name M17 -fixed false
set_io -port_name SYNC_OUT_1_P -DIRECTION OUTPUT -pin_name L17 -fixed false
set_io -port_name SYNC_OUT_2_N -DIRECTION OUTPUT -pin_name M7 -fixed false
set_io -port_name SYNC_OUT_2_P -DIRECTION OUTPUT -pin_name N8 -fixed false
set_io -port_name TX_0 -DIRECTION OUTPUT -pin_name V9 -fixed false
set_io -port_name TX_1 -DIRECTION OUTPUT -pin_name W5 -fixed false

#
# Core cell constraints
#

set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0\[1\] -fixed false -x 2313 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM\[2\] -fixed false -x 2047 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 2240 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9\[4\] -fixed false -x 2139 -y 261
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 973 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9\[0\] -fixed false -x 2024 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z\[4\] -fixed false -x 930 -y 109
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[10\] -fixed false -x 1394 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1\[0\] -fixed false -x 2275 -y 270
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 1052 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 2371 -y 364
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[6\] -fixed false -x 1659 -y 226
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 1208 -y 70
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[7\] -fixed false -x 891 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z\[1\] -fixed false -x 900 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_24_1_sqmuxa_3_0_a4 -fixed false -x 1929 -y 270
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[6\] -fixed false -x 1281 -y 105
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1052 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 2392 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[26\] -fixed false -x 2414 -y 375
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5\[1\] -fixed false -x 2285 -y 345
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter\[3\] -fixed false -x 960 -y 127
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[31\] -fixed false -x 1070 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0\[4\] -fixed false -x 1932 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9\[0\] -fixed false -x 2252 -y 255
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa -fixed false -x 1151 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0\[2\] -fixed false -x 1910 -y 270
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 -fixed false -x 1078 -y 138
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9\[7\] -fixed false -x 2224 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1\[0\] -fixed false -x 2208 -y 283
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1\[7\] -fixed false -x 2107 -y 267
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 1379 -y 234
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg\[4\] -fixed false -x 2311 -y 349
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 1487 -y 214
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 2278 -y 373
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_1\[1\] -fixed false -x 949 -y 102
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[15\] -fixed false -x 1248 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a2 -fixed false -x 2449 -y 351
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[1\] -fixed false -x 1266 -y 168
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 2299 -y 331
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 985 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1\[9\] -fixed false -x 2346 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[11\] -fixed false -x 2454 -y 342
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa -fixed false -x 1201 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_28_0_sqmuxa_0_RNIF5M73 -fixed false -x 1947 -y 282
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 890 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 987 -y 115
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[1\] -fixed false -x 1030 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 882 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9\[3\] -fixed false -x 2118 -y 264
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[15\] -fixed false -x 1337 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16\[0\] -fixed false -x 2188 -y 256
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[7\] -fixed false -x 872 -y 79
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_1 -fixed false -x 1020 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 2294 -y 364
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[9\] -fixed false -x 1060 -y 73
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[0\] -fixed false -x 1228 -y 85
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[33\] -fixed false -x 1511 -y 213
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[1\] -fixed false -x 1552 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 2053 -y 217
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1\[4\] -fixed false -x 977 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_26_i_0_1 -fixed false -x 2231 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[24\] -fixed false -x 908 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0\[3\] -fixed false -x 1994 -y 283
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 -fixed false -x 1054 -y 105
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4\[4\] -fixed false -x 1102 -y 180
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[31\] -fixed false -x 1023 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_24_0_sqmuxa_0 -fixed false -x 2218 -y 273
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[19\] -fixed false -x 1244 -y 73
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 1014 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9\[7\] -fixed false -x 2130 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 2400 -y 370
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[3\] -fixed false -x 901 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 2382 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_i_0_i_o2_1\[0\] -fixed false -x 2176 -y 300
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 1105 -y 124
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[29\] -fixed false -x 1235 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg\[10\] -fixed false -x 1171 -y 73
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[12\] -fixed false -x 1466 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9\[5\] -fixed false -x 2209 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 2451 -y 337
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[7\] -fixed false -x 1411 -y 126
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1 -fixed false -x 1787 -y 208
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 2173 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28\[7\] -fixed false -x 1946 -y 280
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[3\] -fixed false -x 1171 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 1768 -y 252
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[0\] -fixed false -x 1284 -y 175
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[19\] -fixed false -x 927 -y 118
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 -fixed false -x 1103 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[1\] -fixed false -x 983 -y 127
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[30\] -fixed false -x 1078 -y 73
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO\[13\] -fixed false -x 1179 -y 75
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[38\] -fixed false -x 1942 -y 15
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_22_i_0_RNO -fixed false -x 2039 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[11\] -fixed false -x 975 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 986 -y 117
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[23\] -fixed false -x 1607 -y 342
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 2315 -y 208
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 1212 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 1474 -y 211
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 2350 -y 372
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[24\] -fixed false -x 1038 -y 91
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1\[7\] -fixed false -x 1222 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0\[7\] -fixed false -x 1928 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 -fixed false -x 967 -y 126
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\] -fixed false -x 967 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un29_ilasrawcounter -fixed false -x 2387 -y 354
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 2170 -y 217
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[10\] -fixed false -x 1045 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[19\] -fixed false -x 1036 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data\[6\] -fixed false -x 2105 -y 268
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[9\] -fixed false -x 1105 -y 109
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[18\] -fixed false -x 1054 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[20\] -fixed false -x 2310 -y 330
set_location -inst_name Controler_0/Reset_Controler_0/un20_write_signal_0_a2 -fixed false -x 1241 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1770 -y 253
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe -fixed false -x 1137 -y 76
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[12\] -fixed false -x 1393 -y 133
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer\[2\] -fixed false -x 1173 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[5\] -fixed false -x 2308 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[7\] -fixed false -x 2279 -y 295
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[10\] -fixed false -x 1103 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1974 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[4\] -fixed false -x 2413 -y 355
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[4\] -fixed false -x 1462 -y 142
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 991 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 2395 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1\[7\] -fixed false -x 1920 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[2\] -fixed false -x 1875 -y 244
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 967 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1041 -y 117
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 -fixed false -x 968 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 2238 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un4_full_for_all_signallto7_0 -fixed false -x 2109 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_9_i_0 -fixed false -x 2171 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[6\] -fixed false -x 907 -y 115
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[12\] -fixed false -x 1225 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 1780 -y 217
set_location -inst_name Communication_0/Communication_Controler_0/Communication_Vote_Number_0_sqmuxa -fixed false -x 1237 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_18_1_sqmuxa_2_4 -fixed false -x 2046 -y 282
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[5\] -fixed false -x 1269 -y 79
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[3\] -fixed false -x 1139 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0\[1\] -fixed false -x 2285 -y 346
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[3\] -fixed false -x 1336 -y 193
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9\[5\] -fixed false -x 2198 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0_2/Chain\[0\] -fixed false -x 2283 -y 319
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg\[2\] -fixed false -x 2321 -y 358
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31\[6\] -fixed false -x 2238 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 2416 -y 352
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[9\] -fixed false -x 1076 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 2095 -y 217
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[1\] -fixed false -x 963 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary\[0\] -fixed false -x 1168 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 -fixed false -x 1092 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 2097 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[21\] -fixed false -x 2410 -y 346
set_location -inst_name Controler_0/Reset_Controler_0/state_reg\[1\] -fixed false -x 1223 -y 97
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_2\[6\] -fixed false -x 1283 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 1467 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1\[3\] -fixed false -x 2052 -y 289
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 914 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[21\] -fixed false -x 988 -y 126
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[1\] -fixed false -x 1190 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 1095 -y 43
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[12\] -fixed false -x 1207 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 2353 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 2424 -y 349
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[24\] -fixed false -x 1478 -y 136
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[24\] -fixed false -x 913 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data\[2\] -fixed false -x 1869 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[31\] -fixed false -x 2224 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data\[0\] -fixed false -x 1869 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_18_1_sqmuxa_3_1 -fixed false -x 2087 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 1096 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[25\] -fixed false -x 2387 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 2319 -y 373
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[5\] -fixed false -x 1484 -y 181
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[6\] -fixed false -x 1640 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 2410 -y 372
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n -fixed false -x 1151 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 2433 -y 334
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 2080 -y 217
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[0\] -fixed false -x 1269 -y 85
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 -fixed false -x 1230 -y 78
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[25\] -fixed false -x 1238 -y 82
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_2\[2\] -fixed false -x 1261 -y 81
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 990 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1\[7\] -fixed false -x 2194 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 861 -y 55
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11\[6\] -fixed false -x 2154 -y 265
set_location -inst_name Communication_0/UART_Protocol_0/INV_0 -fixed false -x 972 -y 123
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1\[5\] -fixed false -x 1310 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4\[1\] -fixed false -x 1177 -y 75
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 -fixed false -x 972 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 2096 -y 217
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 885 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 2314 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 2324 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0\[1\] -fixed false -x 2268 -y 274
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[11\] -fixed false -x 1458 -y 141
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19\[7\] -fixed false -x 2103 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 2453 -y 316
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[0\] -fixed false -x 906 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2\[6\] -fixed false -x 2245 -y 261
set_location -inst_name Controler_0/Reset_Controler_0/un4_write_signal_0_a2 -fixed false -x 1242 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9\[7\] -fixed false -x 1964 -y 282
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[12\] -fixed false -x 892 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[16\] -fixed false -x 1079 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2\[4\] -fixed false -x 1896 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9\[4\] -fixed false -x 2253 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[27\] -fixed false -x 975 -y 117
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 897 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 1971 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2\[5\] -fixed false -x 2205 -y 265
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[13\] -fixed false -x 1280 -y 85
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 -fixed false -x 1133 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite_RNO\[3\] -fixed false -x 2146 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9\[4\] -fixed false -x 2024 -y 282
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[9\] -fixed false -x 1411 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RE_d1 -fixed false -x 2266 -y 337
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_2\[7\] -fixed false -x 1187 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 2441 -y 343
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO\[2\] -fixed false -x 1180 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_22_1_sqmuxa_2 -fixed false -x 2219 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7\[2\] -fixed false -x 2203 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer\[0\] -fixed false -x 2149 -y 292
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[2\] -fixed false -x 1424 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9\[6\] -fixed false -x 1952 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9\[7\] -fixed false -x 2254 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9\[1\] -fixed false -x 2012 -y 270
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[11\] -fixed false -x 1898 -y 262
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[21\] -fixed false -x 1078 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9\[1\] -fixed false -x 2234 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 944 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1803 -y 226
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[10\] -fixed false -x 1249 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_RNIO8IC1\[0\] -fixed false -x 2284 -y 327
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 1107 -y 118
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[26\] -fixed false -x 1128 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[1\] -fixed false -x 2274 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1\[3\] -fixed false -x 1984 -y 267
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[7\] -fixed false -x 1305 -y 102
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 1085 -y 43
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 2429 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_m0\[5\] -fixed false -x 2303 -y 345
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[29\] -fixed false -x 1112 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNIMMH11\[4\] -fixed false -x 2339 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty -fixed false -x 2247 -y 337
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1985 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[25\] -fixed false -x 2318 -y 324
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14\[0\] -fixed false -x 2138 -y 256
set_location -inst_name Controler_0/Answer_Encoder_0/CD_busy_i_a2 -fixed false -x 1141 -y 96
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2\[10\] -fixed false -x 1244 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[0\] -fixed false -x 1264 -y 169
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 2424 -y 373
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[11\] -fixed false -x 1170 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_OR2_RX_IDLE_0 -fixed false -x 2387 -y 327
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 1365 -y 247
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 2405 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3\[4\] -fixed false -x 1889 -y 271
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[0\] -fixed false -x 1223 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_14_9_sn_m6_e_0_a2_0 -fixed false -x 2023 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[30\] -fixed false -x 2324 -y 330
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 2428 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_TX_PLL_C1_0/PF_TX_PLL_C1_0/txpll_isnt_0 -fixed false -x 2466 -y 320
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[16\] -fixed false -x 2158 -y 307
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[6\] -fixed false -x 2447 -y 342
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg\[3\] -fixed false -x 975 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[19\] -fixed false -x 1243 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[4\] -fixed false -x 1462 -y 141
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[14\] -fixed false -x 2390 -y 342
set_location -inst_name Controler_0/Reset_Controler_0/un1_write_signal_1 -fixed false -x 1208 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 2420 -y 346
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs -fixed false -x 1256 -y 81
set_location -inst_name Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2 -fixed false -x 1327 -y 96
set_location -inst_name Controler_0/Command_Decoder_0/counter\[28\] -fixed false -x 1120 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_27_1_sqmuxa_1_a2_1_a3 -fixed false -x 2040 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 -fixed false -x 1147 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16\[1\] -fixed false -x 1937 -y 280
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[1\] -fixed false -x 1021 -y 118
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 -fixed false -x 956 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 2370 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_16_i_a2 -fixed false -x 2255 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 943 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a2 -fixed false -x 2449 -y 363
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1512 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 2302 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4\[5\] -fixed false -x 2122 -y 265
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[17\] -fixed false -x 1132 -y 180
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 929 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[21\] -fixed false -x 918 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0\[2\] -fixed false -x 2155 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 1054 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1\[7\] -fixed false -x 2111 -y 255
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 1541 -y 214
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[15\] -fixed false -x 1235 -y 184
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[2\] -fixed false -x 902 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 2397 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st\[6\] -fixed false -x 2371 -y 328
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 1100 -y 64
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2\[2\] -fixed false -x 987 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/un1_state_reg_4_i_i_o2 -fixed false -x 2223 -y 300
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1\[4\] -fixed false -x 1091 -y 90
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[5\] -fixed false -x 1284 -y 100
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2\[37\] -fixed false -x 1097 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[0\] -fixed false -x 977 -y 84
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[1\] -fixed false -x 1259 -y 82
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2\[5\] -fixed false -x 917 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1488 -y 247
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1530 -y 235
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[5\] -fixed false -x 1313 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0\[7\] -fixed false -x 2092 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/IlasRawCounter_3_0_sqmuxa -fixed false -x 2378 -y 351
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 1800 -y 226
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[13\] -fixed false -x 2239 -y 336
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[11\] -fixed false -x 890 -y 88
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv\[13\] -fixed false -x 1280 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO -fixed false -x 1379 -y 237
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[59\] -fixed false -x 1169 -y 336
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[5\] -fixed false -x 1431 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 2364 -y 343
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 -fixed false -x 1118 -y 114
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 -fixed false -x 1044 -y 108
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[16\] -fixed false -x 944 -y 105
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 -fixed false -x 973 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[37\] -fixed false -x 1119 -y 91
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_RNO\[10\] -fixed false -x 1256 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1526 -y 211
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 1124 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m12_e_0_a3 -fixed false -x 2038 -y 276
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[13\] -fixed false -x 1280 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg\[13\] -fixed false -x 1179 -y 76
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[6\] -fixed false -x 1299 -y 102
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO -fixed false -x 975 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1\[3\] -fixed false -x 1825 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv_0_RNIO1EO\[5\] -fixed false -x 2386 -y 354
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[31\] -fixed false -x 807 -y 73
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_RNO\[0\] -fixed false -x 1366 -y 180
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[8\] -fixed false -x 976 -y 88
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[56\] -fixed false -x 1348 -y 219
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9\[3\] -fixed false -x 2007 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_2\[0\] -fixed false -x 2057 -y 280
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 1492 -y 216
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 936 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 1109 -y 124
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[50\] -fixed false -x 630 -y 18
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 862 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 2311 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9\[2\] -fixed false -x 2196 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_15_i_0 -fixed false -x 2246 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 908 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[0\] -fixed false -x 1028 -y 118
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 1047 -y 88
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[4\] -fixed false -x 1458 -y 136
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5\[0\] -fixed false -x 964 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9\[0\] -fixed false -x 1955 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[37\] -fixed false -x 933 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0\[7\] -fixed false -x 2077 -y 273
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[4\] -fixed false -x 1218 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_0_i_o4_RNIUG7D1 -fixed false -x 2050 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[5\] -fixed false -x 1961 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/fwft_Q_r\[0\] -fixed false -x 2273 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0\[5\] -fixed false -x 2207 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_1\[6\] -fixed false -x 2370 -y 354
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[33\] -fixed false -x 1127 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 883 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 1177 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[31\] -fixed false -x 947 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[4\] -fixed false -x 2416 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 2286 -y 325
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[5\] -fixed false -x 1247 -y 214
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNI1H851\[1\] -fixed false -x 2441 -y 372
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[1\] -fixed false -x 1158 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_18_1_sqmuxa_2_4 -fixed false -x 2205 -y 279
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 1544 -y 207
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[4\] -fixed false -x 1088 -y 130
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8\[14\] -fixed false -x 1218 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 902 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6\[7\] -fixed false -x 2155 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_a3_i_i_a2\[4\] -fixed false -x 2137 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[1\] -fixed false -x 2432 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 2382 -y 334
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[29\] -fixed false -x 1136 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1357 -y 243
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 2252 -y 336
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[10\] -fixed false -x 1235 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM\[0\] -fixed false -x 2057 -y 279
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[25\] -fixed false -x 1107 -y 75
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[58\] -fixed false -x 1066 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt\[7\] -fixed false -x 2419 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2\[4\] -fixed false -x 2053 -y 256
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[4\] -fixed false -x 1218 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 1688 -y 229
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID_RNIJ8MV1\[3\] -fixed false -x 1142 -y 99
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[4\] -fixed false -x 994 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[18\] -fixed false -x 2337 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_28_0_sqmuxa_0_RNIF5M73 -fixed false -x 2224 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 1535 -y 211
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 2068 -y 217
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[21\] -fixed false -x 1234 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1\[4\] -fixed false -x 1952 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 2444 -y 345
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[9\] -fixed false -x 406 -y 42
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 2331 -y 370
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[37\] -fixed false -x 1046 -y 87
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[16\] -fixed false -x 1215 -y 103
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[8\] -fixed false -x 847 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 2453 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1\[4\] -fixed false -x 1991 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[23\] -fixed false -x 2450 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[17\] -fixed false -x 2264 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 2408 -y 372
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 1370 -y 247
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 2346 -y 337
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1372 -y 247
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 855 -y 73
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[12\] -fixed false -x 1113 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[16\] -fixed false -x 900 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9\[4\] -fixed false -x 2088 -y 261
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 1595 -y 207
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 864 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z\[2\] -fixed false -x 1058 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[35\] -fixed false -x 1078 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 855 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_DFN2 -fixed false -x 2365 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv\[7\] -fixed false -x 2327 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0\[6\] -fixed false -x 2142 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 2389 -y 364
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 872 -y 54
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[30\] -fixed false -x 1128 -y 90
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 1023 -y 91
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[16\] -fixed false -x 1451 -y 141
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1011 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[25\] -fixed false -x 972 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_fifo_count_1_0\[5\] -fixed false -x 2078 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.0.un32_input_k_array_4 -fixed false -x 2277 -y 294
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_0_0\[0\] -fixed false -x 958 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[38\] -fixed false -x 1143 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[33\] -fixed false -x 1065 -y 111
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[28\] -fixed false -x 907 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0\[7\] -fixed false -x 2131 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1\[3\] -fixed false -x 2154 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a2_2 -fixed false -x 2075 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[28\] -fixed false -x 2452 -y 337
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 889 -y 76
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2\[2\] -fixed false -x 1159 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 2326 -y 373
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1070 -y 64
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[3\] -fixed false -x 1166 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput\[0\] -fixed false -x 2455 -y 370
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 1064 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 1033 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter\[2\] -fixed false -x 964 -y 127
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[16\] -fixed false -x 1045 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter\[3\] -fixed false -x 1263 -y 166
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[29\] -fixed false -x 1112 -y 96
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[3\] -fixed false -x 1315 -y 175
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3 -fixed false -x 1165 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_a4_0 -fixed false -x 2076 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un1_state_reg_2 -fixed false -x 2327 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 2354 -y 334
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_1 -fixed false -x 918 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3\[9\] -fixed false -x 2289 -y 337
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[10\] -fixed false -x 1102 -y 87
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 1039 -y 133
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 1069 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2\[2\] -fixed false -x 2459 -y 354
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[9\] -fixed false -x 764 -y 70
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[14\] -fixed false -x 1223 -y 108
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 1018 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[26\] -fixed false -x 1064 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15\[5\] -fixed false -x 2014 -y 274
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 1969 -y 235
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 -fixed false -x 880 -y 117
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg\[7\] -fixed false -x 834 -y 76
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_11 -fixed false -x 1267 -y 168
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 1182 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[21\] -fixed false -x 2151 -y 306
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/REN_d1 -fixed false -x 2388 -y 370
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[4\] -fixed false -x 1213 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[7\] -fixed false -x 1091 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 1784 -y 253
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_7_1_sqmuxa_2_0_a2 -fixed false -x 2030 -y 282
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[34\] -fixed false -x 1060 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5\[6\] -fixed false -x 2282 -y 345
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 1033 -y 85
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_0 -fixed false -x 1260 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[1\] -fixed false -x 1205 -y 88
set_location -inst_name Communication_0/Communication_ANW_MUX_0/communication_vote_vector7 -fixed false -x 1078 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[3\] -fixed false -x 906 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3\[1\] -fixed false -x 1835 -y 276
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[48\] -fixed false -x 808 -y 123
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg\[9\] -fixed false -x 1174 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[11\] -fixed false -x 2455 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 2429 -y 334
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[5\] -fixed false -x 760 -y 70
set_location -inst_name Controler_0/gpio_controler_0/un19_read_signal_1 -fixed false -x 1213 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9\[0\] -fixed false -x 1904 -y 279
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[10\] -fixed false -x 1397 -y 129
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 1197 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[20\] -fixed false -x 987 -y 124
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[5\] -fixed false -x 1279 -y 88
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_2 -fixed false -x 1423 -y 129
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[15\] -fixed false -x 1228 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 1547 -y 208
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82\[1\] -fixed false -x 947 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 2380 -y 331
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1530 -y 223
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_SLE_DEBUG -fixed false -x 2378 -y 325
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[5\] -fixed false -x 1474 -y 142
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1\[0\] -fixed false -x 1886 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[26\] -fixed false -x 1136 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1\[2\] -fixed false -x 1827 -y 277
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 915 -y 117
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[7\] -fixed false -x 1091 -y 72
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0\[3\] -fixed false -x 1137 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 1368 -y 247
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[3\] -fixed false -x 1100 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[21\] -fixed false -x 1155 -y 87
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[2\] -fixed false -x 2011 -y 315
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[4\] -fixed false -x 1000 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[12\] -fixed false -x 2412 -y 355
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 1393 -y 244
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\] -fixed false -x 1170 -y 70
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[1\] -fixed false -x 1344 -y 174
set_location -inst_name Controler_0/gpio_controler_0/un12_write_signal_1 -fixed false -x 1247 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1472 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_2\[3\] -fixed false -x 2184 -y 277
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_Z\[0\] -fixed false -x 1238 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1\[1\] -fixed false -x 1966 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 2412 -y 343
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[4\] -fixed false -x 894 -y 246
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[21\] -fixed false -x 938 -y 109
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[30\] -fixed false -x 1067 -y 42
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 955 -y 114
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[13\] -fixed false -x 1159 -y 103
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 -fixed false -x 980 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0\[1\] -fixed false -x 2349 -y 324
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[6\] -fixed false -x 1279 -y 180
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[1\] -fixed false -x 1329 -y 103
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 1077 -y 70
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[29\] -fixed false -x 1042 -y 109
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3\[6\] -fixed false -x 1174 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg\[2\] -fixed false -x 2137 -y 292
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[12\] -fixed false -x 912 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9\[6\] -fixed false -x 1936 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 1527 -y 234
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9\[0\] -fixed false -x 2129 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un69_ilas_enablelto7_1 -fixed false -x 2288 -y 348
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[9\] -fixed false -x 1234 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 2411 -y 334
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[28\] -fixed false -x 1077 -y 108
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[9\] -fixed false -x 1196 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9\[7\] -fixed false -x 2239 -y 255
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 954 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 1016 -y 97
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[21\] -fixed false -x 1182 -y 97
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[8\] -fixed false -x 1160 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[22\] -fixed false -x 2429 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNI9G2B -fixed false -x 2312 -y 372
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[10\] -fixed false -x 1205 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 2311 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2\[5\] -fixed false -x 2239 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_2_0_iv_0\[6\] -fixed false -x 2302 -y 351
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[0\] -fixed false -x 1266 -y 85
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2_1 -fixed false -x 1290 -y 168
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 2245 -y 364
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ -fixed false -x 903 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un1_state_reg_1 -fixed false -x 2367 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21\[2\] -fixed false -x 2022 -y 274
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 927 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[12\] -fixed false -x 961 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[33\] -fixed false -x 1076 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[1\] -fixed false -x 1082 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 1798 -y 226
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un1_state_reg_3 -fixed false -x 2385 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 2366 -y 337
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8 -fixed false -x 1421 -y 132
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9\[7\] -fixed false -x 1960 -y 279
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[20\] -fixed false -x 1304 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[37\] -fixed false -x 1080 -y 64
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 2424 -y 337
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[15\] -fixed false -x 1222 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9\[0\] -fixed false -x 1948 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r\[3\] -fixed false -x 2443 -y 364
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID_RNIQGVG\[3\] -fixed false -x 1147 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[19\] -fixed false -x 1473 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[5\] -fixed false -x 1312 -y 220
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[30\] -fixed false -x 962 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 986 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 928 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[25\] -fixed false -x 1111 -y 75
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z\[3\] -fixed false -x 837 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1008 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 2348 -y 346
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 2276 -y 199
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 -fixed false -x 983 -y 123
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[0\] -fixed false -x 1020 -y 109
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[26\] -fixed false -x 1071 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_16_1_sqmuxa_2_0_a4 -fixed false -x 2062 -y 279
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[1\] -fixed false -x 1201 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 986 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[12\] -fixed false -x 2446 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 2373 -y 349
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[0\] -fixed false -x 968 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 1465 -y 210
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2\[3\] -fixed false -x 1907 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM\[2\] -fixed false -x 2190 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[15\] -fixed false -x 2420 -y 363
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 -fixed false -x 1137 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9\[3\] -fixed false -x 2108 -y 255
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 1089 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 1373 -y 246
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.CO1_tz -fixed false -x 2213 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1\[1\] -fixed false -x 2115 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 2409 -y 349
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[8\] -fixed false -x 1182 -y 99
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_i_m2\[22\] -fixed false -x 1146 -y 99
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[15\] -fixed false -x 1279 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[6\] -fixed false -x 999 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_7_i_a4_2 -fixed false -x 2226 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc6 -fixed false -x 2362 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0\[5\] -fixed false -x 2374 -y 354
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 2268 -y 198
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9\[1\] -fixed false -x 2137 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 -fixed false -x 954 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 959 -y 97
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[7\] -fixed false -x 1169 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0\[5\] -fixed false -x 2162 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18\[7\] -fixed false -x 2125 -y 262
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\] -fixed false -x 1159 -y 70
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 1146 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_25_i_0 -fixed false -x 2016 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 2360 -y 337
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 1211 -y 72
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 -fixed false -x 1032 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 2415 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 2402 -y 373
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 -fixed false -x 1106 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0\[1\] -fixed false -x 2059 -y 288
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 1045 -y 112
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 1095 -y 64
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[8\] -fixed false -x 767 -y 72
set_location -inst_name Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z\[3\] -fixed false -x 1066 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[2\] -fixed false -x 2251 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[29\] -fixed false -x 2428 -y 337
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg\[10\] -fixed false -x 969 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_RNIV09H_1 -fixed false -x 2031 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 2349 -y 336
set_location -inst_name Controler_0/Reset_Controler_0/state_reg_RNO\[4\] -fixed false -x 1212 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[9\] -fixed false -x 1208 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1509 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28\[6\] -fixed false -x 2123 -y 277
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 -fixed false -x 1066 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[5\] -fixed false -x 928 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter\[3\] -fixed false -x 888 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 883 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[0\] -fixed false -x 1012 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9s2 -fixed false -x 2160 -y 276
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[27\] -fixed false -x 1069 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1969 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[0\] -fixed false -x 2416 -y 361
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO -fixed false -x 1464 -y 144
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 1211 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 1594 -y 207
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[31\] -fixed false -x 1256 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array -fixed false -x 2143 -y 303
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.CO1 -fixed false -x 2053 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 2343 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 2386 -y 346
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[8\] -fixed false -x 1329 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[1\] -fixed false -x 2439 -y 360
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 1358 -y 198
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 1078 -y 70
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[8\] -fixed false -x 1154 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[10\] -fixed false -x 1033 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI3D781\[2\] -fixed false -x 2338 -y 360
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[17\] -fixed false -x 1134 -y 84
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[9\] -fixed false -x 1166 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 -fixed false -x 1131 -y 72
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer\[1\] -fixed false -x 1260 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21\[3\] -fixed false -x 2022 -y 283
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 -fixed false -x 1337 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY -fixed false -x 1140 -y 73
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 1053 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un14_read_enable_0_0_1.SUM_0\[3\] -fixed false -x 2057 -y 255
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 1203 -y 73
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[4\] -fixed false -x 1030 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 2350 -y 336
set_location -inst_name Controler_0/gpio_controler_0/state_reg_RNO\[0\] -fixed false -x 1220 -y 96
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[11\] -fixed false -x 1224 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[14\] -fixed false -x 1051 -y 115
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[5\] -fixed false -x 1087 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9s2 -fixed false -x 2225 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[3\] -fixed false -x 1146 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIBCR9 -fixed false -x 2289 -y 324
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1\[31\] -fixed false -x 922 -y 114
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 950 -y 97
set_location -inst_name Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4 -fixed false -x 1385 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0\[7\] -fixed false -x 2220 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 860 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1\[7\] -fixed false -x 2096 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 2340 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO -fixed false -x 2455 -y 372
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[6\] -fixed false -x 878 -y 117
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[8\] -fixed false -x 1757 -y 150
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[17\] -fixed false -x 1557 -y 174
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 1043 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9\[6\] -fixed false -x 1913 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[0\] -fixed false -x 2423 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0\[0\] -fixed false -x 1978 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[13\] -fixed false -x 1106 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 991 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 1057 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2_RNO -fixed false -x 2420 -y 351
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[14\] -fixed false -x 1276 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1OTU -fixed false -x 1496 -y 216
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[27\] -fixed false -x 666 -y 234
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[31\] -fixed false -x 944 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 869 -y 109
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 -fixed false -x 1084 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.2.un24_input_k_array -fixed false -x 2148 -y 303
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1782 -y 256
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[14\] -fixed false -x 1076 -y 117
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[12\] -fixed false -x 1300 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[8\] -fixed false -x 2449 -y 333
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0\[5\] -fixed false -x 1280 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 2349 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m12_e_0_a3 -fixed false -x 2252 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 1063 -y 112
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[6\] -fixed false -x 1143 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 1110 -y 87
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[18\] -fixed false -x 1250 -y 174
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[6\] -fixed false -x 980 -y 102
set_location -inst_name Controler_0/gpio_controler_0/un16_write_signal_1_0 -fixed false -x 1265 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer\[9\] -fixed false -x 2158 -y 292
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1149 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_22_1_sqmuxa_3 -fixed false -x 2207 -y 273
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[7\] -fixed false -x 1082 -y 133
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[26\] -fixed false -x 1074 -y 81
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[8\] -fixed false -x 1168 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[11\] -fixed false -x 1936 -y 256
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1456 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.2.un44_ilas_enablelto10 -fixed false -x 2339 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.0.OutputK_23_m\[0\] -fixed false -x 2383 -y 357
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[7\] -fixed false -x 1225 -y 75
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[17\] -fixed false -x 937 -y 114
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[7\] -fixed false -x 611 -y 96
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs -fixed false -x 1288 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1\[1\] -fixed false -x 1938 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61\[19\] -fixed false -x 1036 -y 108
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[0\] -fixed false -x 1046 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9\[2\] -fixed false -x 1971 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 1060 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 1141 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un1_state_reg_i_a3 -fixed false -x 2326 -y 357
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[17\] -fixed false -x 801 -y 69
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 1086 -y 43
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count\[1\] -fixed false -x 2436 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 2340 -y 346
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[8\] -fixed false -x 916 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0\[4\] -fixed false -x 2098 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 2299 -y 369
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1569 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Synchronizer_0_2/Chain\[1\] -fixed false -x 2458 -y 343
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[3\] -fixed false -x 1322 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1\[7\] -fixed false -x 2135 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 865 -y 73
set_location -inst_name I_2/U0_RGB1 -fixed false -x 1740 -y 93
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[30\] -fixed false -x 1000 -y 124
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[2\] -fixed false -x 910 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1\[1\] -fixed false -x 1904 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 2392 -y 376
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 2402 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 2370 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[14\] -fixed false -x 2416 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 2240 -y 337
set_location -inst_name Controler_0/Command_Decoder_0/counter\[20\] -fixed false -x 1112 -y 100
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[4\] -fixed false -x 1205 -y 96
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[6\] -fixed false -x 1090 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[3\] -fixed false -x 2351 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_o3\[3\] -fixed false -x 2043 -y 288
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 895 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9s2 -fixed false -x 2020 -y 270
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[10\] -fixed false -x 1204 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st\[1\] -fixed false -x 2371 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 2433 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 2368 -y 337
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2\[5\] -fixed false -x 913 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[28\] -fixed false -x 1010 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1\[5\] -fixed false -x 2274 -y 274
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[3\] -fixed false -x 1337 -y 103
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[0\] -fixed false -x 806 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 2431 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2\[1\] -fixed false -x 2103 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3\[1\] -fixed false -x 2161 -y 265
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[4\] -fixed false -x 1033 -y 109
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[27\] -fixed false -x 924 -y 201
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[25\] -fixed false -x 2239 -y 330
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9\[2\] -fixed false -x 1976 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 2300 -y 328
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 1030 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\] -fixed false -x 969 -y 82
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[7\] -fixed false -x 1298 -y 97
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[2\] -fixed false -x 1258 -y 88
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[17\] -fixed false -x 1329 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_25_i_0 -fixed false -x 2229 -y 276
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[15\] -fixed false -x 1399 -y 129
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 -fixed false -x 875 -y 105
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[1\] -fixed false -x 1334 -y 193
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_26_0_sqmuxa_0 -fixed false -x 2169 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28\[5\] -fixed false -x 2113 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 2325 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1\[1\] -fixed false -x 2183 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[24\] -fixed false -x 941 -y 91
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[9\] -fixed false -x 1268 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 2247 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[28\] -fixed false -x 2311 -y 330
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa -fixed false -x 1262 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 1468 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 2309 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 2358 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 945 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[11\] -fixed false -x 1079 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1449 -y 208
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[25\] -fixed false -x 1250 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 2361 -y 349
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 1236 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3\[8\] -fixed false -x 2288 -y 337
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[13\] -fixed false -x 957 -y 106
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_1 -fixed false -x 1054 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_R\[3\] -fixed false -x 2144 -y 304
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11\[4\] -fixed false -x 2024 -y 283
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[9\] -fixed false -x 962 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9\[5\] -fixed false -x 1950 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0\[1\] -fixed false -x 2262 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 2444 -y 343
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[5\] -fixed false -x 1114 -y 76
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[6\] -fixed false -x 1052 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[0\] -fixed false -x 1179 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data\[7\] -fixed false -x 1979 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9\[5\] -fixed false -x 1952 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1\[4\] -fixed false -x 2305 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 2435 -y 349
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 1005 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 1519 -y 225
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 1764 -y 252
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO\[0\] -fixed false -x 960 -y 123
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1\[0\] -fixed false -x 1324 -y 102
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[3\] -fixed false -x 1299 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[6\] -fixed false -x 1355 -y 208
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa -fixed false -x 1209 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0\[6\] -fixed false -x 2196 -y 264
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_0\[6\] -fixed false -x 1277 -y 168
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[3\] -fixed false -x 1165 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2\[3\] -fixed false -x 2255 -y 255
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 860 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28\[2\] -fixed false -x 2181 -y 274
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 2094 -y 217
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[17\] -fixed false -x 916 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0\[3\] -fixed false -x 2130 -y 301
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C -fixed false -x 878 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns\[2\] -fixed false -x 2314 -y 348
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[14\] -fixed false -x 1056 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 938 -y 106
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[19\] -fixed false -x 1083 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_3_0_iv_0_RNICV1R\[5\] -fixed false -x 2316 -y 348
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[38\] -fixed false -x 1102 -y 112
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[0\] -fixed false -x 1020 -y 108
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Enable_F_i_a2_2 -fixed false -x 1279 -y 165
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[7\] -fixed false -x 2426 -y 360
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO -fixed false -x 1050 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 2008 -y 238
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[16\] -fixed false -x 922 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1\[3\] -fixed false -x 2144 -y 261
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 1096 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[0\] -fixed false -x 2318 -y 315
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3\[0\] -fixed false -x 2280 -y 337
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[18\] -fixed false -x 915 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2\[7\] -fixed false -x 2007 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 2427 -y 334
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[2\] -fixed false -x 1332 -y 174
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[16\] -fixed false -x 1255 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1572 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22\[7\] -fixed false -x 1932 -y 283
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[39\] -fixed false -x 1080 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[11\] -fixed false -x 1894 -y 256
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 1378 -y 234
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.13.un67_inputs -fixed false -x 1296 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 2351 -y 337
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[42\] -fixed false -x 2324 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[19\] -fixed false -x 1460 -y 138
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[10\] -fixed false -x 875 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_0_1_sqmuxa_0_a2 -fixed false -x 2217 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9\[7\] -fixed false -x 2275 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc0 -fixed false -x 2364 -y 345
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82\[3\] -fixed false -x 1038 -y 108
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 885 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[9\] -fixed false -x 1077 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 2246 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9\[1\] -fixed false -x 2266 -y 261
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[3\] -fixed false -x 1145 -y 102
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg\[1\] -fixed false -x 959 -y 103
set_location -inst_name Controler_0/ADI_SPI_0/sclk_4 -fixed false -x 1199 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 2297 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2\[5\] -fixed false -x 2105 -y 262
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[1\] -fixed false -x 1429 -y 135
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[21\] -fixed false -x 1402 -y 133
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 -fixed false -x 1130 -y 72
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed -fixed false -x 1001 -y 64
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[57\] -fixed false -x 1488 -y 183
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_16_0_sqmuxa_1 -fixed false -x 2207 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 2409 -y 376
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 902 -y 108
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[4\] -fixed false -x 1306 -y 169
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[4\] -fixed false -x 1305 -y 169
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[25\] -fixed false -x 180 -y 114
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 934 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6\[3\] -fixed false -x 2150 -y 256
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[15\] -fixed false -x 980 -y 127
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 -fixed false -x 1435 -y 129
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1064 -y 73
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 937 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1\[1\] -fixed false -x 1932 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9\[2\] -fixed false -x 1950 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i\[0\] -fixed false -x 2457 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_13_i_0 -fixed false -x 2003 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 2364 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2\[6\] -fixed false -x 1915 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[13\] -fixed false -x 1102 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 964 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 -fixed false -x 1139 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[2\] -fixed false -x 2358 -y 345
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[6\] -fixed false -x 1302 -y 97
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[5\] -fixed false -x 1138 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[22\] -fixed false -x 2301 -y 330
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 1099 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[11\] -fixed false -x 1065 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 2420 -y 364
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 1042 -y 88
set_location -inst_name Controler_0/ADI_SPI_0/assert_data_3_0_a2 -fixed false -x 1189 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1\[6\] -fixed false -x 1961 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un59_ilasrawcounter -fixed false -x 2323 -y 348
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 859 -y 73
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[0\] -fixed false -x 1265 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 863 -y 55
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint -fixed false -x 1748 -y 368
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.0.un32_input_k_array -fixed false -x 2143 -y 300
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[2\] -fixed false -x 1028 -y 112
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[14\] -fixed false -x 1206 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 2407 -y 346
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 1925 -y 238
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[7\] -fixed false -x 884 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 2271 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0\[7\] -fixed false -x 1890 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[5\] -fixed false -x 1091 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[24\] -fixed false -x 1079 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1\[4\] -fixed false -x 2251 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[26\] -fixed false -x 1072 -y 82
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[35\] -fixed false -x 148 -y 261
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 1116 -y 123
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs -fixed false -x 1268 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_31_9_sn_m6_e_0_a2 -fixed false -x 2038 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 -fixed false -x 968 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/CTRL_Synced_0_a2_0_a3_0_a2 -fixed false -x 2200 -y 300
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61\[11\] -fixed false -x 975 -y 111
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[12\] -fixed false -x 1304 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[6\] -fixed false -x 905 -y 115
set_location -inst_name Communication_0/Communication_CMD_MUX_0/state_reg\[0\] -fixed false -x 1044 -y 79
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNO\[6\] -fixed false -x 953 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns\[2\] -fixed false -x 2137 -y 291
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2\[2\] -fixed false -x 1834 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 2255 -y 337
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1531 -y 199
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 2410 -y 337
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1507 -y 229
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 916 -y 85
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 1469 -y 183
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[1\] -fixed false -x 1091 -y 64
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e_0_a2 -fixed false -x 2210 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 1049 -y 91
set_location -inst_name Communication_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty -fixed false -x 1047 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1\[6\] -fixed false -x 1908 -y 276
set_location -inst_name Controler_0/Reset_Controler_0/un1_state_reg_2 -fixed false -x 1204 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[22\] -fixed false -x 1013 -y 117
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[1\] -fixed false -x 1161 -y 103
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 1057 -y 87
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 872 -y 85
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[2\] -fixed false -x 1430 -y 144
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 2402 -y 328
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[3\] -fixed false -x 950 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[7\] -fixed false -x 2433 -y 360
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1528 -y 199
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[21\] -fixed false -x 1055 -y 42
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 -fixed false -x 1170 -y 72
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[11\] -fixed false -x 1277 -y 153
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[19\] -fixed false -x 967 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_22_i_0 -fixed false -x 2031 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2\[8\] -fixed false -x 2300 -y 343
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[17\] -fixed false -x 1077 -y 73
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[4\] -fixed false -x 1442 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0\[3\] -fixed false -x 2252 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1055 -y 108
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[11\] -fixed false -x 875 -y 91
set_location -inst_name Communication_0/Communication_Controler_0/m4_e_1 -fixed false -x 1191 -y 90
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[4\] -fixed false -x 1264 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid_RNIAR8F1 -fixed false -x 2261 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1\[1\] -fixed false -x 2218 -y 283
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 1486 -y 214
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 2412 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0\[0\] -fixed false -x 2154 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 2242 -y 337
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[21\] -fixed false -x 941 -y 102
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0\[9\] -fixed false -x 1275 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9\[0\] -fixed false -x 2252 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[31\] -fixed false -x 2247 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[5\] -fixed false -x 2415 -y 355
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 869 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0_RNISQQP3 -fixed false -x 2249 -y 273
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[24\] -fixed false -x 1102 -y 228
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9\[7\] -fixed false -x 2187 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2\[0\] -fixed false -x 2441 -y 351
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23\[5\] -fixed false -x 2256 -y 271
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs -fixed false -x 1261 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRHND1 -fixed false -x 1542 -y 243
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1527 -y 228
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 1778 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.Read_Data_Empty_Signal_GEN.3.un26_read_data_empty_signallto6_i -fixed false -x 2094 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 2347 -y 346
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[21\] -fixed false -x 767 -y 69
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[1\] -fixed false -x 1225 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n2 -fixed false -x 889 -y 117
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[9\] -fixed false -x 1062 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1728 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14\[5\] -fixed false -x 2146 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 2352 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[3\] -fixed false -x 2364 -y 348
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[3\] -fixed false -x 738 -y 201
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[5\] -fixed false -x 1042 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[19\] -fixed false -x 938 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_17_1_sqmuxa_1 -fixed false -x 2033 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 2369 -y 373
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[28\] -fixed false -x 1100 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 1529 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 2306 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.RD_Enable_Vector_i_0\[3\] -fixed false -x 2079 -y 279
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1516 -y 210
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 1504 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 2409 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9\[1\] -fixed false -x 1938 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2\[2\] -fixed false -x 2324 -y 315
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1\[3\] -fixed false -x 2016 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter\[2\] -fixed false -x 889 -y 118
set_location -inst_name Controler_0/ADI_SPI_0/sdio_1_RNO -fixed false -x 1189 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9\[5\] -fixed false -x 2192 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1\[0\] -fixed false -x 1979 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1\[1\] -fixed false -x 2243 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 2365 -y 376
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_2\[0\] -fixed false -x 835 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 1552 -y 238
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[8\] -fixed false -x 1106 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[3\] -fixed false -x 1002 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1461 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[14\] -fixed false -x 2141 -y 307
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1\[6\] -fixed false -x 2248 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[17\] -fixed false -x 2420 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_7 -fixed false -x 2379 -y 348
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[15\] -fixed false -x 1093 -y 88
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[8\] -fixed false -x 1225 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2\[6\] -fixed false -x 2233 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 887 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 1771 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9\[6\] -fixed false -x 1972 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 1094 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5\[8\] -fixed false -x 2281 -y 345
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 897 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 2419 -y 337
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 929 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 1052 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_29_i_a4 -fixed false -x 2217 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1518 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_i\[1\] -fixed false -x 2063 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 2383 -y 346
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[32\] -fixed false -x 1093 -y 112
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3\[3\] -fixed false -x 1344 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_RNO -fixed false -x 2347 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNIKKH11\[2\] -fixed false -x 2338 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 2441 -y 364
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[13\] -fixed false -x 1189 -y 102
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 938 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_RNIVAQR -fixed false -x 2327 -y 342
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1497 -y 181
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[5\] -fixed false -x 370 -y 306
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[17\] -fixed false -x 1054 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12\[7\] -fixed false -x 2148 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0\[0\] -fixed false -x 1963 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 2310 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0\[1\] -fixed false -x 1954 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[1\] -fixed false -x 961 -y 127
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 -fixed false -x 1280 -y 99
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[7\] -fixed false -x 1176 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_1 -fixed false -x 2324 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/fwft_Q_r\[1\] -fixed false -x 2266 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31\[4\] -fixed false -x 2220 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 2356 -y 346
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[6\] -fixed false -x 1261 -y 88
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 962 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 2220 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data\[7\] -fixed false -x 1948 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/Q\[1\] -fixed false -x 2436 -y 333
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[37\] -fixed false -x 1119 -y 90
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[2\] -fixed false -x 1293 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 1457 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3\[0\] -fixed false -x 2165 -y 265
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[2\] -fixed false -x 1062 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 1112 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 2300 -y 370
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[24\] -fixed false -x 1075 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 2409 -y 370
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[20\] -fixed false -x 598 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61\[29\] -fixed false -x 1042 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array_4 -fixed false -x 2248 -y 297
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_3_0_iv\[6\] -fixed false -x 2327 -y 348
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1775 -y 253
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 2411 -y 337
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 1039 -y 132
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[22\] -fixed false -x 1019 -y 91
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[3\] -fixed false -x 1235 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9\[4\] -fixed false -x 2026 -y 279
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[7\] -fixed false -x 1172 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[4\] -fixed false -x 1142 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 2323 -y 316
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset -fixed false -x 1419 -y 130
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[0\] -fixed false -x 1094 -y 63
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 2399 -y 370
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[15\] -fixed false -x 1178 -y 181
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[7\] -fixed false -x 770 -y 69
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 1040 -y 133
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[17\] -fixed false -x 1077 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 2246 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13\[0\] -fixed false -x 2258 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22\[4\] -fixed false -x 2090 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[16\] -fixed false -x 2430 -y 337
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 1069 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 1531 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11\[4\] -fixed false -x 2155 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_16_0_sqmuxa_1_RNI4UST -fixed false -x 1997 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[12\] -fixed false -x 909 -y 91
set_location -inst_name Controler_0/ADI_SPI_1/counter\[0\] -fixed false -x 1328 -y 106
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[10\] -fixed false -x 1030 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 1579 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2\[1\] -fixed false -x 1958 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[26\] -fixed false -x 1003 -y 117
set_location -inst_name Controler_0/gpio_controler_0/PULSE_MASK\[1\] -fixed false -x 1217 -y 85
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[15\] -fixed false -x 1203 -y 100
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[14\] -fixed false -x 1281 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 2049 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 2425 -y 373
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[8\] -fixed false -x 1135 -y 100
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[5\] -fixed false -x 975 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10\[7\] -fixed false -x 1941 -y 268
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[15\] -fixed false -x 1067 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 2376 -y 375
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_2_0 -fixed false -x 920 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1\[4\] -fixed false -x 1918 -y 276
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[6\] -fixed false -x 1460 -y 136
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[33\] -fixed false -x 1117 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1565 -y 208
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 1680 -y 225
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[32\] -fixed false -x 1096 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[0\] -fixed false -x 1129 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[1\] -fixed false -x 2300 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0\[6\] -fixed false -x 2103 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1\[6\] -fixed false -x 1940 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9\[0\] -fixed false -x 1998 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 1057 -y 64
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61\[34\] -fixed false -x 1089 -y 108
set_location -inst_name Controler_0/gpio_controler_0/state_reg\[1\] -fixed false -x 1216 -y 97
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[19\] -fixed false -x 1054 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 1644 -y 222
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data\[1\] -fixed false -x 1847 -y 268
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[8\] -fixed false -x 1165 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 920 -y 106
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[20\] -fixed false -x 1089 -y 63
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2\[2\] -fixed false -x 2456 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2\[2\] -fixed false -x 2004 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0\[2\] -fixed false -x 2132 -y 301
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[16\] -fixed false -x 1070 -y 42
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[6\] -fixed false -x 1083 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[21\] -fixed false -x 2449 -y 342
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[34\] -fixed false -x 1076 -y 79
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[11\] -fixed false -x 1289 -y 169
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 1088 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1\[1\] -fixed false -x 2213 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9\[7\] -fixed false -x 2108 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1\[6\] -fixed false -x 2015 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_2\[0\] -fixed false -x 1021 -y 105
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[20\] -fixed false -x 503 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9\[1\] -fixed false -x 2101 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_17_0_sqmuxa_0 -fixed false -x 2035 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 2301 -y 364
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 889 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0\[6\] -fixed false -x 2137 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[11\] -fixed false -x 1043 -y 91
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[6\] -fixed false -x 1226 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1\[2\] -fixed false -x 2261 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_RNO\[0\] -fixed false -x 1179 -y 63
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 938 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 2345 -y 337
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\] -fixed false -x 1166 -y 70
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[2\] -fixed false -x 1163 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 2323 -y 325
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 864 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 2348 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[15\] -fixed false -x 2448 -y 345
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 1554 -y 207
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[5\] -fixed false -x 1313 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_30_1_sqmuxa_2_0_a4 -fixed false -x 2219 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[11\] -fixed false -x 1888 -y 256
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[3\] -fixed false -x 1328 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1513 -y 238
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[5\] -fixed false -x 884 -y 115
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 855 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1\[3\] -fixed false -x 2124 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[26\] -fixed false -x 2145 -y 304
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[1\] -fixed false -x 1083 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 1977 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5\[4\] -fixed false -x 2383 -y 327
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 870 -y 109
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_2 -fixed false -x 1265 -y 168
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 2285 -y 361
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[4\] -fixed false -x 954 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 2331 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1\[4\] -fixed false -x 2025 -y 279
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid -fixed false -x 1441 -y 138
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_10_1_sqmuxa_0_a4 -fixed false -x 1936 -y 270
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 895 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[23\] -fixed false -x 2267 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1\[2\] -fixed false -x 2102 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25\[0\] -fixed false -x 2247 -y 256
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[2\] -fixed false -x 1143 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9\[7\] -fixed false -x 2265 -y 270
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[11\] -fixed false -x 1076 -y 127
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[1\] -fixed false -x 889 -y 115
set_location -inst_name Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2 -fixed false -x 1198 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence\[5\] -fixed false -x 2322 -y 346
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[4\] -fixed false -x 1287 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 1017 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1778 -y 253
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg\[11\] -fixed false -x 984 -y 79
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[11\] -fixed false -x 1075 -y 63
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[9\] -fixed false -x 905 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count\[1\] -fixed false -x 2438 -y 370
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[6\] -fixed false -x 1263 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 2273 -y 370
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 1556 -y 237
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0\[3\] -fixed false -x 2353 -y 321
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9\[6\] -fixed false -x 2154 -y 270
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2\[10\] -fixed false -x 1031 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[4\] -fixed false -x 1310 -y 220
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[21\] -fixed false -x 1056 -y 97
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[3\] -fixed false -x 1184 -y 102
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO\[2\] -fixed false -x 1260 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8\[5\] -fixed false -x 2124 -y 262
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[6\] -fixed false -x 1180 -y 85
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[10\] -fixed false -x 1251 -y 102
set_location -inst_name Controler_0/gpio_controler_0/state_reg\[5\] -fixed false -x 1217 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 956 -y 117
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[5\] -fixed false -x 1442 -y 136
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[27\] -fixed false -x 1074 -y 75
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[2\] -fixed false -x 979 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[6\] -fixed false -x 1099 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 1141 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 1196 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 2354 -y 364
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[17\] -fixed false -x 940 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9\[2\] -fixed false -x 1966 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_8_9_sn_m6_e_0_a2_0 -fixed false -x 2236 -y 273
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2_1\[6\] -fixed false -x 1173 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[27\] -fixed false -x 783 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9\[3\] -fixed false -x 1957 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyilto6_0_a2 -fixed false -x 2387 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNO\[3\] -fixed false -x 2306 -y 348
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[21\] -fixed false -x 1161 -y 106
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[13\] -fixed false -x 1102 -y 78
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[13\] -fixed false -x 1297 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_RNIVR1L1 -fixed false -x 2326 -y 342
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[0\] -fixed false -x 1301 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[18\] -fixed false -x 958 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 2340 -y 337
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[15\] -fixed false -x 1072 -y 118
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23 -fixed false -x 1228 -y 78
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 1044 -y 126
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[36\] -fixed false -x 942 -y 106
set_location -inst_name Communication_0/Communication_ANW_MUX_0/Fifo_Full_u -fixed false -x 1068 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1\[5\] -fixed false -x 972 -y 108
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_ns_a2\[4\] -fixed false -x 1150 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[13\] -fixed false -x 1066 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 2309 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 2271 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 2288 -y 364
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1115 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2\[29\] -fixed false -x 1041 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2\[1\] -fixed false -x 2316 -y 315
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 930 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 2334 -y 327
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[19\] -fixed false -x 1555 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 2410 -y 373
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[10\] -fixed false -x 1103 -y 69
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[1\] -fixed false -x 1077 -y 130
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 887 -y 103
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[3\] -fixed false -x 1145 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/un7_write_signal_0_a2 -fixed false -x 1239 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[11\] -fixed false -x 1064 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1\[7\] -fixed false -x 2247 -y 261
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_3_tz -fixed false -x 1439 -y 180
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[0\] -fixed false -x 973 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m12_e_0_a3 -fixed false -x 2246 -y 276
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1 -fixed false -x 1268 -y 168
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9\[3\] -fixed false -x 2095 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[8\] -fixed false -x 2429 -y 360
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[15\] -fixed false -x 1327 -y 175
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[4\] -fixed false -x 965 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 2270 -y 198
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[12\] -fixed false -x 1461 -y 139
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[19\] -fixed false -x 1015 -y 61
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set -fixed false -x 2073 -y 217
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 1367 -y 247
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[16\] -fixed false -x 1232 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[1\] -fixed false -x 1844 -y 268
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 891 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0\[6\] -fixed false -x 2152 -y 264
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[11\] -fixed false -x 1193 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2\[4\] -fixed false -x 853 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/op_ge.un1_fsm_timerlto1 -fixed false -x 2231 -y 300
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 2359 -y 333
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[27\] -fixed false -x 1057 -y 81
set_location -inst_name Controler_0/Reset_Controler_0/un20_write_signal_0_a2_0 -fixed false -x 1215 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[6\] -fixed false -x 1281 -y 171
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2\[4\] -fixed false -x 2281 -y 352
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_15_1_sqmuxa_0_a2 -fixed false -x 2245 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6\[0\] -fixed false -x 876 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter -fixed false -x 2363 -y 348
set_location -inst_name Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_4 -fixed false -x 1270 -y 171
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 2301 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0\[4\] -fixed false -x 1926 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16\[4\] -fixed false -x 2139 -y 262
set_location -inst_name CFG0_GND_INST -fixed false -x 1010 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 1529 -y 223
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 1048 -y 91
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[5\] -fixed false -x 1177 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 1806 -y 226
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 1375 -y 201
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 2247 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0\[0\] -fixed false -x 1974 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_1_RNIRE7D1 -fixed false -x 2206 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9\[3\] -fixed false -x 2122 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1\[6\] -fixed false -x 1935 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[13\] -fixed false -x 1095 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[2\] -fixed false -x 2276 -y 294
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty -fixed false -x 909 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[23\] -fixed false -x 1086 -y 84
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[2\] -fixed false -x 1141 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[9\] -fixed false -x 993 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1\[7\] -fixed false -x 1957 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[0\] -fixed false -x 960 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 861 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0\[0\] -fixed false -x 1998 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 1185 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2\[0\] -fixed false -x 2254 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_21_1_sqmuxa_2_1_a2 -fixed false -x 2223 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 2414 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_16_1_sqmuxa_3_3 -fixed false -x 2038 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Last_ILAS_Seq_RNIQB1M -fixed false -x 2222 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_4_1_sqmuxa_2_0_a2 -fixed false -x 2060 -y 282
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 942 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 989 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3\[6\] -fixed false -x 2331 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 2387 -y 346
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1758 -y 220
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[12\] -fixed false -x 1199 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 934 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1974 -y 240
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1\[2\] -fixed false -x 2201 -y 261
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[10\] -fixed false -x 984 -y 75
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[27\] -fixed false -x 1139 -y 78
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[25\] -fixed false -x 1309 -y 88
set_location -inst_name ARBITER_INST/CORELNKARBMUX_0/grant_st\[2\] -fixed false -x 2349 -y 322
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[34\] -fixed false -x 964 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 919 -y 118
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[2\] -fixed false -x 1286 -y 103
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2\[5\] -fixed false -x 1276 -y 165
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2 -fixed false -x 1416 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1546 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data\[6\] -fixed false -x 1962 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2\[1\] -fixed false -x 2458 -y 354
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 2284 -y 199
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[30\] -fixed false -x 2425 -y 375
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 898 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 1087 -y 43
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 1081 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1\[6\] -fixed false -x 1923 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z\[0\] -fixed false -x 902 -y 106
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[23\] -fixed false -x 1101 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 1693 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[9\] -fixed false -x 2416 -y 357
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[13\] -fixed false -x 1233 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 2405 -y 376
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[18\] -fixed false -x 1259 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_3_2_sqmuxa -fixed false -x 2374 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un14_ilasrawcounter -fixed false -x 2302 -y 345
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 1143 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[13\] -fixed false -x 927 -y 100
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[21\] -fixed false -x 1221 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 1381 -y 246
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[22\] -fixed false -x 2452 -y 360
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1545 -y 214
set_location -inst_name Synchronizer_0/Chain\[0\] -fixed false -x 1218 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1490 -y 247
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_6\[5\] -fixed false -x 1317 -y 102
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 957 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 1558 -y 220
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 1500 -y 228
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 858 -y 79
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 -fixed false -x 1086 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[19\] -fixed false -x 968 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 937 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m12_e_0_a3 -fixed false -x 2029 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[0\] -fixed false -x 1200 -y 82
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r\[13\] -fixed false -x 913 -y 88
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[28\] -fixed false -x 1130 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[23\] -fixed false -x 1015 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 2317 -y 316
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[7\] -fixed false -x 919 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1487 -y 247
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1968 -y 240
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[10\] -fixed false -x 1029 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0\[3\] -fixed false -x 2079 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_0_RNIGTNU3 -fixed false -x 2244 -y 270
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[9\] -fixed false -x 1846 -y 265
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[20\] -fixed false -x 1083 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un14_read_enable_0_0_1.SUM_0\[4\] -fixed false -x 1870 -y 279
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[12\] -fixed false -x 1175 -y 103
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[10\] -fixed false -x 1203 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 1752 -y 219
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 1064 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[20\] -fixed false -x 938 -y 91
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[26\] -fixed false -x 1074 -y 72
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[9\] -fixed false -x 915 -y 73
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[24\] -fixed false -x 1130 -y 81
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[6\] -fixed false -x 1327 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 2411 -y 376
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20\[5\] -fixed false -x 1921 -y 280
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[2\] -fixed false -x 1214 -y 106
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[12\] -fixed false -x 1198 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_12_i_a4 -fixed false -x 2219 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 944 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array_1 -fixed false -x 2140 -y 303
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_24_9_sn_m6_e_4_0_a2 -fixed false -x 2232 -y 276
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[4\] -fixed false -x 1385 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 1401 -y 243
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 -fixed false -x 968 -y 84
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_1\[11\] -fixed false -x 1253 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 2078 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m12_e_0_a3 -fixed false -x 2200 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 1179 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9\[7\] -fixed false -x 2216 -y 267
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2 -fixed false -x 1060 -y 99
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_6\[1\] -fixed false -x 1334 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 1374 -y 201
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0\[4\] -fixed false -x 1961 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0\[4\] -fixed false -x 1987 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[14\] -fixed false -x 915 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1\[0\] -fixed false -x 1871 -y 280
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[34\] -fixed false -x 2087 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 2064 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 2303 -y 364
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[8\] -fixed false -x 1077 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3\[2\] -fixed false -x 2072 -y 255
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 1548 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a2_4 -fixed false -x 2048 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0\[1\] -fixed false -x 1914 -y 270
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[7\] -fixed false -x 1287 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO -fixed false -x 1553 -y 240
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 920 -y 111
set_location -inst_name Controler_0/ADI_SPI_1/divider_enable -fixed false -x 1331 -y 106
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[20\] -fixed false -x 1305 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 2432 -y 342
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1\[4\] -fixed false -x 1187 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_29_i_a4_1 -fixed false -x 2016 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2\[7\] -fixed false -x 1961 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array -fixed false -x 2254 -y 297
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0 -fixed false -x 1418 -y 129
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 -fixed false -x 1003 -y 63
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 887 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13\[2\] -fixed false -x 2263 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_o2_0\[2\] -fixed false -x 2220 -y 300
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 -fixed false -x 1559 -y 237
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3\[4\] -fixed false -x 2247 -y 268
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[8\] -fixed false -x 900 -y 117
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 1047 -y 112
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[11\] -fixed false -x 906 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 2089 -y 217
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[6\] -fixed false -x 1307 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 1108 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_29_9_sn_m12_e_0_a3_0 -fixed false -x 2039 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2\[31\] -fixed false -x 931 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid_RNI325Q -fixed false -x 2387 -y 363
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[18\] -fixed false -x 983 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a4 -fixed false -x 2086 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 -fixed false -x 2350 -y 321
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 1108 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_R\[3\] -fixed false -x 2254 -y 295
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[16\] -fixed false -x 1050 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9\[5\] -fixed false -x 1966 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0\[4\] -fixed false -x 2360 -y 321
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[6\] -fixed false -x 971 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2\[0\] -fixed false -x 1181 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_18_i_0_1 -fixed false -x 2228 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 1183 -y 118
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 987 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0\[0\] -fixed false -x 1935 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[14\] -fixed false -x 2445 -y 343
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs -fixed false -x 1286 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1\[1\] -fixed false -x 2105 -y 267
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_6\[7\] -fixed false -x 1319 -y 102
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 1081 -y 136
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[4\] -fixed false -x 1299 -y 181
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61\[22\] -fixed false -x 1067 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 1493 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a2_1 -fixed false -x 2223 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 884 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[10\] -fixed false -x 1301 -y 168
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[9\] -fixed false -x 982 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9\[0\] -fixed false -x 2138 -y 255
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[29\] -fixed false -x 1073 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1\[3\] -fixed false -x 2109 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_17_1_sqmuxa_3_0_a4 -fixed false -x 2021 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 2416 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19\[7\] -fixed false -x 1997 -y 262
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[2\] -fixed false -x 1252 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9\[5\] -fixed false -x 1906 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 993 -y 118
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[7\] -fixed false -x 1295 -y 153
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 -fixed false -x 1178 -y 63
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[23\] -fixed false -x 1073 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9\[7\] -fixed false -x 2103 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[16\] -fixed false -x 921 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4\[25\] -fixed false -x 1278 -y 165
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 2004 -y 238
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 850 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[28\] -fixed false -x 2449 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence\[3\] -fixed false -x 2308 -y 355
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[12\] -fixed false -x 924 -y 109
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO -fixed false -x 917 -y 87
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[13\] -fixed false -x 771 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1771 -y 253
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_16_1_sqmuxa_3_1 -fixed false -x 2037 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 2429 -y 343
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[19\] -fixed false -x 1048 -y 112
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 1029 -y 127
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 1201 -y 75
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[17\] -fixed false -x 1218 -y 91
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[6\] -fixed false -x 1387 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1485 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1\[1\] -fixed false -x 2256 -y 261
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1062 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0\[5\] -fixed false -x 2386 -y 327
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 1204 -y 79
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[10\] -fixed false -x 1199 -y 96
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0\[4\] -fixed false -x 1134 -y 105
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[22\] -fixed false -x 1029 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/fwft_Q_r\[0\] -fixed false -x 2447 -y 334
set_location -inst_name Communication_0/Communication_Controler_0/m7 -fixed false -x 1247 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_RNIQIME -fixed false -x 1271 -y 168
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 2384 -y 331
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[21\] -fixed false -x 924 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[2\] -fixed false -x 1291 -y 168
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[31\] -fixed false -x 1316 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 1522 -y 238
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 1033 -y 135
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5_RNIEGMB3\[2\] -fixed false -x 2396 -y 327
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 1103 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[9\] -fixed false -x 2234 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv_0\[5\] -fixed false -x 2384 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0\[3\] -fixed false -x 2024 -y 279
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[6\] -fixed false -x 1208 -y 99
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[6\] -fixed false -x 1309 -y 183
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 878 -y 108
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 -fixed false -x 1160 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19\[0\] -fixed false -x 2252 -y 265
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[6\] -fixed false -x 1938 -y 256
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 1017 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[15\] -fixed false -x 903 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3\[1\] -fixed false -x 2127 -y 304
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 899 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1\[6\] -fixed false -x 1915 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 1821 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM\[0\] -fixed false -x 2048 -y 288
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[1\] -fixed false -x 1111 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1762 -y 220
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_1 -fixed false -x 2223 -y 270
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 1046 -y 135
set_location -inst_name Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status -fixed false -x 1380 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 2278 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 2311 -y 373
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 1086 -y 85
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[6\] -fixed false -x 1438 -y 145
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_1 -fixed false -x 2346 -y 321
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 1102 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1\[2\] -fixed false -x 1975 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[16\] -fixed false -x 906 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[10\] -fixed false -x 1001 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[6\] -fixed false -x 1079 -y 118
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[16\] -fixed false -x 1045 -y 96
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[20\] -fixed false -x 1341 -y 91
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[4\] -fixed false -x 1096 -y 81
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[19\] -fixed false -x 1706 -y 69
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO -fixed false -x 1262 -y 90
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[19\] -fixed false -x 1318 -y 180
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 900 -y 85
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[23\] -fixed false -x 1176 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9\[4\] -fixed false -x 2146 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 2380 -y 346
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[12\] -fixed false -x 1168 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 1473 -y 210
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 1015 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[2\] -fixed false -x 1658 -y 226
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[24\] -fixed false -x 1257 -y 210
set_location -inst_name Controler_0/Command_Decoder_0/FaultCounter_Elapsed -fixed false -x 1125 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[3\] -fixed false -x 1419 -y 135
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 2298 -y 207
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0 -fixed false -x 1153 -y 162
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RE_d1 -fixed false -x 812 -y 73
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1012 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1973 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3\[3\] -fixed false -x 1830 -y 276
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 1034 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 2277 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0\[1\] -fixed false -x 1940 -y 267
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[1\] -fixed false -x 957 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[9\] -fixed false -x 1393 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 2354 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 2368 -y 375
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[37\] -fixed false -x 924 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite_RNO\[2\] -fixed false -x 2136 -y 294
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[29\] -fixed false -x 756 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30\[1\] -fixed false -x 2153 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 2419 -y 364
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 882 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 -fixed false -x 1030 -y 60
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1_RNI8CAF -fixed false -x 1475 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/cmb_fsm.fsm_nx35 -fixed false -x 2368 -y 324
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 2319 -y 325
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[6\] -fixed false -x 1966 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1\[6\] -fixed false -x 1996 -y 264
set_location -inst_name Controler_0/Command_Decoder_0/counter\[9\] -fixed false -x 1101 -y 100
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[5\] -fixed false -x 1138 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[16\] -fixed false -x 1082 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9s2 -fixed false -x 2221 -y 276
set_location -inst_name Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2\[6\] -fixed false -x 1302 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 2323 -y 331
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[6\] -fixed false -x 1196 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30\[7\] -fixed false -x 2182 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[3\] -fixed false -x 2412 -y 375
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[4\] -fixed false -x 871 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un4_ftdi_nrxf -fixed false -x 839 -y 72
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2\[2\] -fixed false -x 1220 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[0\] -fixed false -x 2124 -y 300
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 2352 -y 337
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[5\] -fixed false -x 1282 -y 88
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_8 -fixed false -x 1450 -y 141
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 998 -y 84
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1461 -y 175
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[1\] -fixed false -x 1307 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 1758 -y 217
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 -fixed false -x 836 -y 72
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[12\] -fixed false -x 1055 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[25\] -fixed false -x 936 -y 114
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[8\] -fixed false -x 1272 -y 79
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIQLC7\[0\] -fixed false -x 930 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[32\] -fixed false -x 954 -y 106
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[28\] -fixed false -x 1313 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0\[1\] -fixed false -x 1913 -y 270
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[6\] -fixed false -x 1226 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1825 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[23\] -fixed false -x 2398 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1\[1\] -fixed false -x 2188 -y 261
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[3\] -fixed false -x 1384 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/REN_d1_RNIKF421 -fixed false -x 2336 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10\[1\] -fixed false -x 2137 -y 274
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[17\] -fixed false -x 972 -y 112
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_6\[0\] -fixed false -x 1323 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[4\] -fixed false -x 1103 -y 193
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 877 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1\[3\] -fixed false -x 2200 -y 261
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[8\] -fixed false -x 1036 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[1\] -fixed false -x 923 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[35\] -fixed false -x 1073 -y 88
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[1\] -fixed false -x 980 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9\[4\] -fixed false -x 2118 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 1976 -y 237
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 2317 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9\[2\] -fixed false -x 2173 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 1763 -y 217
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 1524 -y 228
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 968 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 2310 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0\[4\] -fixed false -x 2159 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10\[7\] -fixed false -x 2116 -y 265
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_RNO\[7\] -fixed false -x 1267 -y 102
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[1\] -fixed false -x 1641 -y 345
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[40\] -fixed false -x 175 -y 180
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[17\] -fixed false -x 1077 -y 42
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[1\] -fixed false -x 942 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a2 -fixed false -x 2062 -y 282
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[13\] -fixed false -x 1162 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_i_0_i_a2_1\[0\] -fixed false -x 2225 -y 300
set_location -inst_name Controler_0/ADI_SPI_0/counter\[4\] -fixed false -x 1168 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_16_1_sqmuxa_3_3 -fixed false -x 2218 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1\[1\] -fixed false -x 1933 -y 270
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1477 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 2384 -y 334
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 1514 -y 237
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 1702 -y 228
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2_1\[7\] -fixed false -x 1233 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1\[5\] -fixed false -x 2125 -y 273
set_location -inst_name Controler_0/ADI_SPI_1/busy -fixed false -x 1346 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 2372 -y 370
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[2\] -fixed false -x 1383 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 2416 -y 343
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO\[3\] -fixed false -x 877 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 2086 -y 217
set_location -inst_name Communication_0/Communication_CMD_MUX_0/un2_communication_req -fixed false -x 1048 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0\[4\] -fixed false -x 1964 -y 276
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2_1\[9\] -fixed false -x 1233 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[9\] -fixed false -x 2420 -y 336
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[34\] -fixed false -x 1069 -y 70
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[4\] -fixed false -x 948 -y 108
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[3\] -fixed false -x 762 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1\[4\] -fixed false -x 2230 -y 270
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 1082 -y 43
set_location -inst_name Controler_0/gpio_controler_0/state_reg_RNIM95N\[1\] -fixed false -x 1212 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un30_read_enable_0_1.SUM_0_x2\[3\] -fixed false -x 2055 -y 255
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 1922 -y 238
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 1087 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data\[11\] -fixed false -x 1864 -y 271
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[1\] -fixed false -x 1767 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNI1KPL\[1\] -fixed false -x 2319 -y 342
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[5\] -fixed false -x 1942 -y 262
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 1163 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1\[0\] -fixed false -x 2129 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Write_Enable_1 -fixed false -x 2075 -y 289
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[18\] -fixed false -x 1251 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3\[6\] -fixed false -x 2097 -y 265
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 1191 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[10\] -fixed false -x 2258 -y 297
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[54\] -fixed false -x 1365 -y 210
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[14\] -fixed false -x 1028 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1802 -y 226
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0\[4\] -fixed false -x 1980 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9\[2\] -fixed false -x 1912 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[30\] -fixed false -x 765 -y 72
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_RNO\[5\] -fixed false -x 1272 -y 102
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[5\] -fixed false -x 1082 -y 130
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[2\] -fixed false -x 1137 -y 103
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0_m2 -fixed false -x 1049 -y 72
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 1084 -y 130
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[21\] -fixed false -x 942 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0\[6\] -fixed false -x 2095 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state\[0\] -fixed false -x 990 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 2316 -y 316
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 1008 -y 111
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[4\] -fixed false -x 790 -y 70
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 994 -y 97
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[13\] -fixed false -x 1063 -y 97
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[1\] -fixed false -x 1255 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3\[2\] -fixed false -x 1824 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_RNO\[1\] -fixed false -x 2280 -y 300
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[22\] -fixed false -x 1113 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[10\] -fixed false -x 1051 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 2384 -y 373
set_location -inst_name Communication_0/Communication_CMD_MUX_0/Communication_REQ_2 -fixed false -x 1051 -y 78
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 1105 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[22\] -fixed false -x 2457 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1\[3\] -fixed false -x 2100 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_0\[1\] -fixed false -x 2210 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 2348 -y 342
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1348 -y 235
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E -fixed false -x 1208 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2\[1\] -fixed false -x 2235 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[2\] -fixed false -x 2402 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 2303 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24\[6\] -fixed false -x 1931 -y 277
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0\[1\] -fixed false -x 1283 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 1527 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1\[7\] -fixed false -x 2269 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[28\] -fixed false -x 2453 -y 343
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 2303 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3\[7\] -fixed false -x 1914 -y 283
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0\[3\] -fixed false -x 2222 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 987 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[4\] -fixed false -x 2139 -y 300
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 1059 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1008 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9\[7\] -fixed false -x 1885 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23\[4\] -fixed false -x 2290 -y 271
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[7\] -fixed false -x 948 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1053 -y 109
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 1101 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 1527 -y 216
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[10\] -fixed false -x 960 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un14_read_enable_0_0_1.SUM_0\[4\] -fixed false -x 2052 -y 255
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[3\] -fixed false -x 967 -y 85
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[10\] -fixed false -x 1201 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO -fixed false -x 1672 -y 225
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/fwft_Q_r\[2\] -fixed false -x 2275 -y 298
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 1083 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 2377 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1\[2\] -fixed false -x 2179 -y 274
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 2163 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0\[6\] -fixed false -x 2120 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[6\] -fixed false -x 976 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1\[3\] -fixed false -x 2208 -y 280
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[7\] -fixed false -x 1874 -y 244
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO\[8\] -fixed false -x 989 -y 75
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[26\] -fixed false -x 1006 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0\[6\] -fixed false -x 1911 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 2415 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 2302 -y 360
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2\[1\] -fixed false -x 1222 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9\[6\] -fixed false -x 2148 -y 264
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[7\] -fixed false -x 1278 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[2\] -fixed false -x 1102 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 1090 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 2355 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_1_1_sqmuxa_0_a4 -fixed false -x 2229 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0\[7\] -fixed false -x 2005 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9\[3\] -fixed false -x 1942 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9\[7\] -fixed false -x 1894 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 2280 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st\[1\] -fixed false -x 2366 -y 325
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[10\] -fixed false -x 1095 -y 87
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1496 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 1477 -y 213
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9\[2\] -fixed false -x 2181 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 911 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[1\] -fixed false -x 1014 -y 82
set_location -inst_name Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i -fixed false -x 1209 -y 108
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 -fixed false -x 851 -y 72
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[9\] -fixed false -x 1188 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[11\] -fixed false -x 2151 -y 307
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[35\] -fixed false -x 1087 -y 109
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 1219 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg\[11\] -fixed false -x 887 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[19\] -fixed false -x 2256 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_4 -fixed false -x 2301 -y 345
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 1006 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 2232 -y 331
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 1104 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_1_RNIVLK81 -fixed false -x 2205 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/history\[1\] -fixed false -x 2450 -y 352
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 899 -y 91
set_location -inst_name Controler_0/Command_Decoder_0/counter\[21\] -fixed false -x 1113 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 970 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0\[0\] -fixed false -x 1924 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 1218 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2\[1\] -fixed false -x 2442 -y 354
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[8\] -fixed false -x 1255 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1003 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30\[0\] -fixed false -x 1972 -y 265
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1500 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[0\] -fixed false -x 1873 -y 244
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_1\[0\] -fixed false -x 951 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_16_9_sn_m18_0_a4_0 -fixed false -x 2206 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 2412 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9\[0\] -fixed false -x 1947 -y 270
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 1588 -y 253
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 2350 -y 334
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[12\] -fixed false -x 950 -y 174
set_location -inst_name Controler_0/gpio_controler_0/PULSE_MASK\[2\] -fixed false -x 1217 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[29\] -fixed false -x 1065 -y 72
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[24\] -fixed false -x 985 -y 112
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1\[0\] -fixed false -x 1425 -y 135
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 2340 -y 334
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[2\] -fixed false -x 1187 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[2\] -fixed false -x 2445 -y 360
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 1079 -y 124
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 -fixed false -x 1034 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[13\] -fixed false -x 2457 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 2440 -y 346
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 -fixed false -x 993 -y 81
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[5\] -fixed false -x 1300 -y 181
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 1025 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25\[7\] -fixed false -x 1980 -y 265
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[20\] -fixed false -x 1026 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[25\] -fixed false -x 930 -y 112
set_location -inst_name Controler_0/Reset_Controler_0/un4_write_signal_0_a2_2 -fixed false -x 1246 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 883 -y 109
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[2\] -fixed false -x 1482 -y 237
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[18\] -fixed false -x 777 -y 69
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer\[0\] -fixed false -x 1181 -y 87
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[25\] -fixed false -x 942 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_2\[2\] -fixed false -x 2190 -y 277
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_3\[0\] -fixed false -x 971 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 1555 -y 237
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9\[0\] -fixed false -x 1952 -y 282
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 1067 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[7\] -fixed false -x 2317 -y 324
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[0\] -fixed false -x 896 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0\[4\] -fixed false -x 1984 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[37\] -fixed false -x 1090 -y 112
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[13\] -fixed false -x 1189 -y 103
set_location -inst_name Communication_0/Communication_CMD_MUX_0/Communication_vote_vector\[0\] -fixed false -x 1109 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[14\] -fixed false -x 1095 -y 85
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[2\] -fixed false -x 733 -y 175
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[0\] -fixed false -x 960 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3\[1\] -fixed false -x 2041 -y 289
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0\[4\] -fixed false -x 1959 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[13\] -fixed false -x 2326 -y 328
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[3\] -fixed false -x 950 -y 108
set_location -inst_name Controler_0/ADI_SPI_0/state_reg\[1\] -fixed false -x 1233 -y 79
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[20\] -fixed false -x 1050 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_0 -fixed false -x 1437 -y 180
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[4\] -fixed false -x 1920 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 2359 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt\[4\] -fixed false -x 2416 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 2427 -y 370
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1756 -y 220
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 951 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 2048 -y 216
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2 -fixed false -x 1391 -y 138
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 -fixed false -x 1168 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/REN_d1 -fixed false -x 2350 -y 328
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[39\] -fixed false -x 1144 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 2286 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19\[4\] -fixed false -x 2010 -y 283
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9\[1\] -fixed false -x 2110 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[1\] -fixed false -x 776 -y 69
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[1\] -fixed false -x 971 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 2432 -y 343
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[33\] -fixed false -x 1124 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_0 -fixed false -x 2244 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2\[6\] -fixed false -x 2155 -y 304
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[7\] -fixed false -x 1182 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[37\] -fixed false -x 1103 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[4\] -fixed false -x 991 -y 123
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 1063 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_28_9_sn_m12_e_0_a3 -fixed false -x 2032 -y 279
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set -fixed false -x 1554 -y 238
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[4\] -fixed false -x 1149 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 988 -y 88
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2_1\[8\] -fixed false -x 1247 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0\[4\] -fixed false -x 1955 -y 282
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[4\] -fixed false -x 1217 -y 190
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 2345 -y 343
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[8\] -fixed false -x 900 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI7H781\[4\] -fixed false -x 2326 -y 360
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[0\] -fixed false -x 1028 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 1374 -y 237
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 2421 -y 376
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_1 -fixed false -x 1429 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13\[5\] -fixed false -x 2027 -y 265
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1359 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[4\] -fixed false -x 2250 -y 330
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28\[4\] -fixed false -x 1954 -y 283
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 914 -y 97
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[12\] -fixed false -x 1333 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[33\] -fixed false -x 965 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_31_1_sqmuxa_3_0_a2 -fixed false -x 2055 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9s2 -fixed false -x 1941 -y 282
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[8\] -fixed false -x 1453 -y 141
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e -fixed false -x 855 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0\[6\] -fixed false -x 1978 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[3\] -fixed false -x 1064 -y 81
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[11\] -fixed false -x 1065 -y 96
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[26\] -fixed false -x 250 -y 180
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 999 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[30\] -fixed false -x 2227 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3\[4\] -fixed false -x 2056 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_15_1_sqmuxa_0_a2 -fixed false -x 2018 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 1054 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a3_0_0 -fixed false -x 2448 -y 363
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[31\] -fixed false -x 906 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_RNO\[1\] -fixed false -x 2317 -y 357
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING -fixed false -x 1264 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNIBJ8B1\[1\] -fixed false -x 838 -y 75
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[5\] -fixed false -x 1294 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12\[4\] -fixed false -x 1967 -y 283
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg\[3\] -fixed false -x 1169 -y 73
set_location -inst_name Communication_0/Communication_ANW_MUX_0/Communication_vote_vector\[2\] -fixed false -x 1076 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[2\] -fixed false -x 1335 -y 193
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[3\] -fixed false -x 1296 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1PJ51 -fixed false -x 1698 -y 228
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0\[3\] -fixed false -x 2158 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 2239 -y 331
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[0\] -fixed false -x 954 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9\[0\] -fixed false -x 2246 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[6\] -fixed false -x 918 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 2360 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3\[10\] -fixed false -x 2335 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[22\] -fixed false -x 980 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0\[6\] -fixed false -x 1884 -y 270
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1\[13\] -fixed false -x 1232 -y 108
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 867 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1503 -y 229
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[10\] -fixed false -x 1427 -y 133
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[7\] -fixed false -x 1328 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[13\] -fixed false -x 772 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1\[6\] -fixed false -x 2239 -y 264
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[27\] -fixed false -x 1252 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 1050 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[2\] -fixed false -x 1187 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/un1_state_reg_4_i_i_o2 -fixed false -x 2175 -y 300
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 988 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_a4_0_1 -fixed false -x 2051 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[10\] -fixed false -x 850 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[7\] -fixed false -x 1923 -y 265
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[10\] -fixed false -x 1281 -y 154
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[27\] -fixed false -x 1203 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[18\] -fixed false -x 2234 -y 336
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[17\] -fixed false -x 1360 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1502 -y 229
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[3\] -fixed false -x 1195 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[24\] -fixed false -x 2309 -y 331
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[16\] -fixed false -x 1252 -y 181
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 1178 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2\[5\] -fixed false -x 2263 -y 261
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[14\] -fixed false -x 1206 -y 85
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[8\] -fixed false -x 1221 -y 190
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/re_set_RNO -fixed false -x 2241 -y 369
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[1\] -fixed false -x 962 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0\[7\] -fixed false -x 2085 -y 274
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a2_1_a3 -fixed false -x 1470 -y 153
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 2296 -y 370
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z\[5\] -fixed false -x 950 -y 103
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[7\] -fixed false -x 1057 -y 97
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[0\] -fixed false -x 1300 -y 102
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1071 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9\[2\] -fixed false -x 2008 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 907 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9\[4\] -fixed false -x 1938 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 1080 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0\[0\] -fixed false -x 1861 -y 280
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[21\] -fixed false -x 1090 -y 81
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[8\] -fixed false -x 1232 -y 76
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0_i_m4 -fixed false -x 1137 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 1009 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[26\] -fixed false -x 953 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[1\] -fixed false -x 2360 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5\[2\] -fixed false -x 2373 -y 327
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[10\] -fixed false -x 1169 -y 72
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs -fixed false -x 1248 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4\[0\] -fixed false -x 976 -y 84
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[7\] -fixed false -x 1175 -y 109
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[2\] -fixed false -x 951 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 2011 -y 237
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg\[2\] -fixed false -x 2314 -y 349
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[21\] -fixed false -x 1343 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 2404 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21\[3\] -fixed false -x 2107 -y 271
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[0\] -fixed false -x 1886 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/fwft_Q_r\[0\] -fixed false -x 2260 -y 364
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 -fixed false -x 1060 -y 114
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[20\] -fixed false -x 1147 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_7_i_0 -fixed false -x 2056 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_30_1_sqmuxa_2_0_a4 -fixed false -x 1893 -y 273
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[7\] -fixed false -x 1287 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29\[2\] -fixed false -x 2241 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 -fixed false -x 2343 -y 324
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[7\] -fixed false -x 848 -y 109
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7_RNO\[0\] -fixed false -x 1385 -y 138
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9s2 -fixed false -x 2230 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[29\] -fixed false -x 1062 -y 91
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[7\] -fixed false -x 1229 -y 85
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[4\] -fixed false -x 1103 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/fwft_Q_r\[2\] -fixed false -x 2264 -y 364
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 963 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9\[6\] -fixed false -x 2097 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 -fixed false -x 999 -y 78
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[39\] -fixed false -x 912 -y 108
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[9\] -fixed false -x 954 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data\[6\] -fixed false -x 1967 -y 268
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 1493 -y 216
set_location -inst_name Controler_0/Command_Decoder_0/cmd_ID\[5\] -fixed false -x 1135 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 2250 -y 334
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[8\] -fixed false -x 1025 -y 175
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1\[3\] -fixed false -x 986 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count\[6\] -fixed false -x 2443 -y 370
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 1223 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[35\] -fixed false -x 1089 -y 115
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 1213 -y 73
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 1502 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1577 -y 255
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[14\] -fixed false -x 1326 -y 175
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 -fixed false -x 1055 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[24\] -fixed false -x 2135 -y 304
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[4\] -fixed false -x 1300 -y 99
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[21\] -fixed false -x 1213 -y 15
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N -fixed false -x 1210 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0\[5\] -fixed false -x 1928 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/DataBytesInLastIlasFrame\[2\] -fixed false -x 2322 -y 358
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9\[5\] -fixed false -x 1986 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns_a3\[0\] -fixed false -x 2311 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNO\[1\] -fixed false -x 2312 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0\[7\] -fixed false -x 2149 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 1065 -y 73
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 1094 -y 114
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[11\] -fixed false -x 1344 -y 193
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i -fixed false -x 1009 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1\[3\] -fixed false -x 1924 -y 282
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[0\] -fixed false -x 1213 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0\[2\] -fixed false -x 1995 -y 261
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[17\] -fixed false -x 975 -y 127
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 1205 -y 76
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[11\] -fixed false -x 1068 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un29_ilasrawcounter -fixed false -x 2322 -y 342
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1070 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 2408 -y 376
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_fifo_count_1_a2_2\[4\] -fixed false -x 2073 -y 288
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61\[16\] -fixed false -x 964 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 -fixed false -x 1771 -y 219
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNO\[2\] -fixed false -x 2351 -y 321
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[37\] -fixed false -x 1121 -y 88
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[1\] -fixed false -x 1070 -y 129
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[14\] -fixed false -x 1095 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 2374 -y 370
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1\[3\] -fixed false -x 1034 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1\[7\] -fixed false -x 2098 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[21\] -fixed false -x 2293 -y 330
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 2181 -y 216
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[1\] -fixed false -x 904 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 -fixed false -x 1007 -y 63
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[8\] -fixed false -x 1341 -y 193
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st\[5\] -fixed false -x 2367 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 2421 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence\[2\] -fixed false -x 2139 -y 298
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[29\] -fixed false -x 758 -y 69
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[4\] -fixed false -x 1064 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[15\] -fixed false -x 2451 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc6 -fixed false -x 2385 -y 348
set_location -inst_name Clock_Reset_0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_0/I_INIT -fixed false -x 508 -y 2
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 1377 -y 234
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1\[2\] -fixed false -x 2206 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1\[0\] -fixed false -x 2229 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 2412 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_0_1_sqmuxa_0_a2_0 -fixed false -x 2035 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18\[6\] -fixed false -x 1894 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1\[5\] -fixed false -x 2273 -y 270
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[9\] -fixed false -x 1188 -y 91
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[19\] -fixed false -x 1358 -y 181
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[38\] -fixed false -x 1098 -y 78
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[15\] -fixed false -x 1398 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 1587 -y 253
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[14\] -fixed false -x 914 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_0_i_o4_RNIUG7D1 -fixed false -x 2204 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_18_i_0 -fixed false -x 2226 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[22\] -fixed false -x 2431 -y 375
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[9\] -fixed false -x 1062 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 2443 -y 334
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3\[0\] -fixed false -x 1266 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_3_2_sqmuxa_RNITF0P -fixed false -x 2358 -y 360
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 -fixed false -x 1014 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[5\] -fixed false -x 2418 -y 336
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1111 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1363 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[13\] -fixed false -x 2325 -y 327
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1476 -y 208
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[8\] -fixed false -x 2050 -y 253
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 -fixed false -x 2341 -y 324
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1_RNIB1071_0\[3\] -fixed false -x 2208 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2\[0\] -fixed false -x 2442 -y 327
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 1217 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite_RNO\[1\] -fixed false -x 2227 -y 294
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[1\] -fixed false -x 1840 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_31_0_sqmuxa_1 -fixed false -x 2252 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[21\] -fixed false -x 2454 -y 333
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24 -fixed false -x 1243 -y 75
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[12\] -fixed false -x 893 -y 88
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[20\] -fixed false -x 1103 -y 192
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2\[3\] -fixed false -x 1943 -y 268
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1\[30\] -fixed false -x 909 -y 114
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2\[20\] -fixed false -x 945 -y 108
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[21\] -fixed false -x 1010 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_A\[2\] -fixed false -x 2156 -y 304
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[6\] -fixed false -x 1269 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 1254 -y 91
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[23\] -fixed false -x 1185 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 1480 -y 211
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 2088 -y 217
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[30\] -fixed false -x 1352 -y 100
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[13\] -fixed false -x 1303 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 1142 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[8\] -fixed false -x 1919 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3\[2\] -fixed false -x 1824 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0\[6\] -fixed false -x 2155 -y 270
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[34\] -fixed false -x 2080 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 2276 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 2434 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_2\[2\] -fixed false -x 2047 -y 280
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61\[26\] -fixed false -x 1035 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[4\] -fixed false -x 2335 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4\[0\] -fixed false -x 2206 -y 256
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[5\] -fixed false -x 1304 -y 169
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 1545 -y 243
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer\[7\] -fixed false -x 1199 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1\[6\] -fixed false -x 2018 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1508 -y 229
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 1058 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_4 -fixed false -x 2386 -y 369
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[2\] -fixed false -x 799 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9\[3\] -fixed false -x 1911 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc5 -fixed false -x 2416 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1\[3\] -fixed false -x 2090 -y 273
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_2\[12\] -fixed false -x 1175 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_3\[1\] -fixed false -x 2193 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_16_1_sqmuxa_3 -fixed false -x 2217 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19\[6\] -fixed false -x 2098 -y 265
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 1105 -y 70
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[16\] -fixed false -x 1340 -y 174
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[4\] -fixed false -x 1243 -y 85
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[0\] -fixed false -x 1170 -y 88
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 -fixed false -x 995 -y 108
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[15\] -fixed false -x 1025 -y 118
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[12\] -fixed false -x 1069 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0\[3\] -fixed false -x 1955 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[20\] -fixed false -x 1196 -y 61
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[19\] -fixed false -x 1223 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[0\] -fixed false -x 1023 -y 112
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[30\] -fixed false -x 1074 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 2413 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0\[6\] -fixed false -x 2263 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[7\] -fixed false -x 1113 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_22_0_sqmuxa_0 -fixed false -x 2042 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 2390 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 2438 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un4_full_for_all_signallto7_a0_0 -fixed false -x 2108 -y 279
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0 -fixed false -x 1232 -y 78
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[10\] -fixed false -x 1461 -y 141
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[3\] -fixed false -x 2275 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[1\] -fixed false -x 2349 -y 333
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 1366 -y 247
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer\[5\] -fixed false -x 2154 -y 292
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[14\] -fixed false -x 1009 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count\[0\] -fixed false -x 2446 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1\[7\] -fixed false -x 2237 -y 255
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[37\] -fixed false -x 1141 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[27\] -fixed false -x 2232 -y 330
set_location -inst_name Controler_0/ADI_SPI_0/ss_n -fixed false -x 1191 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 1488 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0\[7\] -fixed false -x 2266 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 1053 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[3\] -fixed false -x 1146 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT\[3\] -fixed false -x 2104 -y 280
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2_1\[4\] -fixed false -x 1243 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 2439 -y 346
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[16\] -fixed false -x 1337 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 926 -y 91
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY0\[0\] -fixed false -x 1235 -y 183
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 1528 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9\[3\] -fixed false -x 1909 -y 270
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[7\] -fixed false -x 1461 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14\[1\] -fixed false -x 2146 -y 277
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[4\] -fixed false -x 1165 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[11\] -fixed false -x 1837 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer\[3\] -fixed false -x 2236 -y 301
set_location -inst_name Controler_0/gpio_controler_0/state_reg_RNIB4R9\[1\] -fixed false -x 1218 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9\[2\] -fixed false -x 2180 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 861 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 2366 -y 376
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_1 -fixed false -x 922 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0\[6\] -fixed false -x 2101 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[8\] -fixed false -x 2129 -y 304
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence\[7\] -fixed false -x 2216 -y 298
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[19\] -fixed false -x 1403 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o4_RNIOJPL1_1 -fixed false -x 2189 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 2378 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.SUM_0_o3\[2\] -fixed false -x 2209 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9\[7\] -fixed false -x 2261 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[4\] -fixed false -x 1145 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[26\] -fixed false -x 940 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1\[3\] -fixed false -x 2159 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2\[5\] -fixed false -x 1885 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[17\] -fixed false -x 2261 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0\[3\] -fixed false -x 2014 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_13_i_0 -fixed false -x 2219 -y 270
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361\[2\] -fixed false -x 940 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r\[0\] -fixed false -x 2442 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m12_e_0_a3_0 -fixed false -x 2037 -y 279
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2 -fixed false -x 1381 -y 138
set_location -inst_name Communication_0/Communication_Controler_0/state_reg\[4\] -fixed false -x 1231 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23\[0\] -fixed false -x 2009 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13\[7\] -fixed false -x 2261 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0\[1\] -fixed false -x 1887 -y 264
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1459 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23\[2\] -fixed false -x 2013 -y 271
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 1465 -y 175
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[58\] -fixed false -x 1316 -y 228
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[21\] -fixed false -x 762 -y 70
set_location -inst_name Controler_0/gpio_controler_0/Counter_RF_Input_Last -fixed false -x 1263 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[1\] -fixed false -x 1178 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 2422 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[17\] -fixed false -x 2156 -y 306
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_K\[0\] -fixed false -x 2144 -y 301
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0\[4\] -fixed false -x 1866 -y 280
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 984 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1482 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[3\] -fixed false -x 2130 -y 300
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[20\] -fixed false -x 1057 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[6\] -fixed false -x 1979 -y 265
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[31\] -fixed false -x 1053 -y 117
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 1101 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1\[4\] -fixed false -x 2111 -y 264
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 1033 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 2442 -y 334
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 1027 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14\[3\] -fixed false -x 1932 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st\[2\] -fixed false -x 2381 -y 328
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[2\] -fixed false -x 1098 -y 69
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 955 -y 108
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 883 -y 102
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[1\] -fixed false -x 1158 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_24_0_sqmuxa_0 -fixed false -x 2025 -y 270
set_location -inst_name Communication_0/Communication_Switch_0/Builder_Enable_1 -fixed false -x 1030 -y 105
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[4\] -fixed false -x 1094 -y 75
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1000 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 861 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIBCR9 -fixed false -x 2266 -y 336
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4\[5\] -fixed false -x 1106 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 2357 -y 346
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 -fixed false -x 1004 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 2414 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv_RNO\[7\] -fixed false -x 2362 -y 348
set_location -inst_name Controler_0/ADI_SPI_0/op_eq.divider_enable37_5 -fixed false -x 1174 -y 90
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[6\] -fixed false -x 1159 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9\[4\] -fixed false -x 1930 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[14\] -fixed false -x 2414 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6\[5\] -fixed false -x 2153 -y 256
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 1085 -y 136
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 1079 -y 136
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1\[8\] -fixed false -x 1070 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 1203 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_K\[3\] -fixed false -x 2137 -y 304
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_0\[1\] -fixed false -x 2058 -y 280
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[0\] -fixed false -x 1007 -y 118
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[4\] -fixed false -x 962 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_RNO\[1\] -fixed false -x 2336 -y 324
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[8\] -fixed false -x 1233 -y 73
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[38\] -fixed false -x 1098 -y 76
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[16\] -fixed false -x 1258 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14\[4\] -fixed false -x 1942 -y 271
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[17\] -fixed false -x 1330 -y 180
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[13\] -fixed false -x 1191 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[10\] -fixed false -x 1043 -y 118
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[55\] -fixed false -x 2334 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27\[6\] -fixed false -x 2246 -y 262
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO -fixed false -x 1611 -y 246
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[10\] -fixed false -x 1301 -y 169
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[27\] -fixed false -x 1240 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0\[4\] -fixed false -x 2022 -y 279
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[9\] -fixed false -x 1173 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1140 -y 85
set_location -inst_name Communication_0/Communication_Controler_0/communication_vote_vector8 -fixed false -x 1025 -y 105
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[13\] -fixed false -x 1438 -y 129
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[14\] -fixed false -x 1221 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[39\] -fixed false -x 1085 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[3\] -fixed false -x 1909 -y 253
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9\[5\] -fixed false -x 2096 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 2456 -y 334
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[5\] -fixed false -x 949 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/cmb_lckfrc.un1_lckfrc_nx6_0_0 -fixed false -x 2379 -y 327
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[15\] -fixed false -x 1396 -y 133
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 -fixed false -x 1246 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[1\] -fixed false -x 895 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9\[1\] -fixed false -x 1933 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1\[2\] -fixed false -x 1995 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1\[0\] -fixed false -x 2240 -y 261
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[5\] -fixed false -x 1557 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 2383 -y 375
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty -fixed false -x 972 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/Q\[1\] -fixed false -x 2268 -y 297
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data\[1\] -fixed false -x 1871 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 2239 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 2348 -y 369
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2_1\[3\] -fixed false -x 1237 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 1123 -y 124
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[11\] -fixed false -x 1333 -y 100
set_location -inst_name Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2\[7\] -fixed false -x 1298 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1518 -y 198
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set_RNO -fixed false -x 811 -y 72
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[7\] -fixed false -x 1035 -y 117
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[2\] -fixed false -x 1456 -y 136
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg\[1\] -fixed false -x 966 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2\[4\] -fixed false -x 2255 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/DataBytesInLastIlasFrame\[1\] -fixed false -x 2374 -y 352
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 1593 -y 207
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[16\] -fixed false -x 1192 -y 61
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 1144 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31\[0\] -fixed false -x 2222 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1\[1\] -fixed false -x 2153 -y 273
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1\[20\] -fixed false -x 1025 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9\[3\] -fixed false -x 2141 -y 264
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[24\] -fixed false -x 1308 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_18_0_sqmuxa_1_RNIQ5JN1 -fixed false -x 2039 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 857 -y 73
set_location -inst_name Controler_0/ADI_SPI_1/divider_enable_RNI4BDG -fixed false -x 1321 -y 96
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141\[1\] -fixed false -x 1316 -y 183
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1\[6\] -fixed false -x 2212 -y 268
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[8\] -fixed false -x 1916 -y 274
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[23\] -fixed false -x 1185 -y 180
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[13\] -fixed false -x 1022 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[3\] -fixed false -x 2086 -y 268
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[18\] -fixed false -x 1216 -y 103
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[12\] -fixed false -x 1101 -y 69
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[21\] -fixed false -x 988 -y 127
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[35\] -fixed false -x 1063 -y 64
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_o2_0\[2\] -fixed false -x 2198 -y 300
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1\[0\] -fixed false -x 1977 -y 261
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer\[1\] -fixed false -x 1172 -y 87
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 889 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO\[0\] -fixed false -x 2446 -y 354
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 1492 -y 181
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[20\] -fixed false -x 761 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 983 -y 105
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[0\] -fixed false -x 1088 -y 78
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\] -fixed false -x 1163 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0\[0\] -fixed false -x 2005 -y 270
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[7\] -fixed false -x 1169 -y 103
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[22\] -fixed false -x 923 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\] -fixed false -x 1167 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter_5 -fixed false -x 2303 -y 342
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m21 -fixed false -x 1139 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1733 -y 216
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[49\] -fixed false -x 795 -y 210
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[2\] -fixed false -x 2300 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3\[3\] -fixed false -x 1960 -y 283
set_location -inst_name Controler_0/Reset_Controler_0/SET_PULSE_EXT -fixed false -x 1206 -y 97
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[50\] -fixed false -x 1045 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[25\] -fixed false -x 2457 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9\[4\] -fixed false -x 1931 -y 282
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3 -fixed false -x 1091 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 1371 -y 246
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0\[1\] -fixed false -x 1967 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 -fixed false -x 1022 -y 111
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[30\] -fixed false -x 1070 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28\[0\] -fixed false -x 2177 -y 274
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[29\] -fixed false -x 1076 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Ilas_LastFrame -fixed false -x 2376 -y 358
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11\[0\] -fixed false -x 2190 -y 262
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 -fixed false -x 1430 -y 135
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[14\] -fixed false -x 1107 -y 165
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[10\] -fixed false -x 1295 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[30\] -fixed false -x 1247 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[12\] -fixed false -x 914 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 1522 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0\[5\] -fixed false -x 2093 -y 261
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[2\] -fixed false -x 1256 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 1033 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nRD_o -fixed false -x 835 -y 72
set_location -inst_name Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2_RNIB42F -fixed false -x 1188 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 2074 -y 216
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 1115 -y 118
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[4\] -fixed false -x 1286 -y 85
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_5\[3\] -fixed false -x 1243 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[13\] -fixed false -x 892 -y 82
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[14\] -fixed false -x 1163 -y 85
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 1052 -y 133
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[13\] -fixed false -x 1438 -y 130
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB0 -fixed false -x 1748 -y 341
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[36\] -fixed false -x 1086 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[10\] -fixed false -x 917 -y 118
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[7\] -fixed false -x 1061 -y 82
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[18\] -fixed false -x 1044 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1\[4\] -fixed false -x 2158 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[38\] -fixed false -x 1102 -y 70
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 890 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[12\] -fixed false -x 916 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1543 -y 214
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_1_i_o3\[0\] -fixed false -x 2058 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0\[0\] -fixed false -x 1972 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1\[15\] -fixed false -x 2241 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18\[1\] -fixed false -x 1903 -y 268
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 985 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.3.un28_input_k_array_2 -fixed false -x 2245 -y 294
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[28\] -fixed false -x 955 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22\[1\] -fixed false -x 1933 -y 283
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[8\] -fixed false -x 1292 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 2271 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1\[7\] -fixed false -x 1908 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 1136 -y 88
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31 -fixed false -x 1136 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 1828 -y 262
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 1014 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 2411 -y 372
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1476 -y 246
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY0\[0\] -fixed false -x 1232 -y 183
set_location -inst_name Communication_0/Communication_ANW_MUX_0/state_reg_Z\[0\] -fixed false -x 1062 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st\[3\] -fixed false -x 2372 -y 328
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[4\] -fixed false -x 1227 -y 181
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[9\] -fixed false -x 825 -y 133
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z\[6\] -fixed false -x 953 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3\[0\] -fixed false -x 2065 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13\[4\] -fixed false -x 1918 -y 268
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 1553 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 2345 -y 334
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[8\] -fixed false -x 1405 -y 126
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[13\] -fixed false -x 885 -y 82
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNICTGM1\[4\] -fixed false -x 1320 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 1545 -y 207
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 -fixed false -x 860 -y 111
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[4\] -fixed false -x 1305 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1\[9\] -fixed false -x 1060 -y 117
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[1\] -fixed false -x 1054 -y 96
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[0\] -fixed false -x 1264 -y 168
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_29_i_a4 -fixed false -x 2036 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[8\] -fixed false -x 1074 -y 63
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 -fixed false -x 965 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1357 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27\[0\] -fixed false -x 1972 -y 262
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[4\] -fixed false -x 977 -y 112
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0\[5\] -fixed false -x 1139 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 2401 -y 334
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[1\] -fixed false -x 1291 -y 97
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[4\] -fixed false -x 1268 -y 79
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[11\] -fixed false -x 1267 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[31\] -fixed false -x 902 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[28\] -fixed false -x 2454 -y 336
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[14\] -fixed false -x 1053 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82\[5\] -fixed false -x 1032 -y 108
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[26\] -fixed false -x 800 -y 70
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[2\] -fixed false -x 1214 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1\[1\] -fixed false -x 1959 -y 264
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[22\] -fixed false -x 1163 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9\[3\] -fixed false -x 1938 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1\[6\] -fixed false -x 2016 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 919 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 1777 -y 217
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[4\] -fixed false -x 1320 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 2385 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/fwft_Q_r\[1\] -fixed false -x 2436 -y 334
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 -fixed false -x 1058 -y 114
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[10\] -fixed false -x 1178 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0\[13\] -fixed false -x 991 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/OutputK_iv\[0\] -fixed false -x 2308 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 2387 -y 376
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1\[3\] -fixed false -x 2252 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 2352 -y 372
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 852 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc5 -fixed false -x 2358 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1\[5\] -fixed false -x 2232 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2\[27\] -fixed false -x 1068 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT\[5\] -fixed false -x 2106 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_29_9_sn_m6_e_0_a4_0_a3 -fixed false -x 2024 -y 270
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[2\] -fixed false -x 1032 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[5\] -fixed false -x 2306 -y 324
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/fwft_Q_r\[3\] -fixed false -x 2440 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9\[7\] -fixed false -x 1878 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[28\] -fixed false -x 1106 -y 87
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 1082 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg\[0\] -fixed false -x 805 -y 73
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[8\] -fixed false -x 842 -y 76
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 993 -y 97
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[3\] -fixed false -x 1235 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 2435 -y 351
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[50\] -fixed false -x 537 -y 42
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[17\] -fixed false -x 1351 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1719 -y 216
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[4\] -fixed false -x 1099 -y 82
set_location -inst_name Controler_0/REGISTERS_0/state_reg_RNO\[2\] -fixed false -x 1215 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[6\] -fixed false -x 857 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 1536 -y 244
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 1109 -y 88
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[20\] -fixed false -x 1084 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9\[5\] -fixed false -x 2171 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_2\[0\] -fixed false -x 957 -y 102
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[2\] -fixed false -x 1302 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[22\] -fixed false -x 1068 -y 118
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[7\] -fixed false -x 688 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[10\] -fixed false -x 966 -y 100
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_rep\[2\] -fixed false -x 1352 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2\[0\] -fixed false -x 1404 -y 138
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[3\] -fixed false -x 926 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0\[5\] -fixed false -x 2006 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 1142 -y 115
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 1056 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30\[2\] -fixed false -x 2173 -y 265
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[7\] -fixed false -x 1436 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9\[1\] -fixed false -x 1965 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 1577 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 -fixed false -x 2329 -y 324
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[14\] -fixed false -x 1395 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a2 -fixed false -x 2037 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[14\] -fixed false -x 2238 -y 336
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1515 -y 225
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2\[0\] -fixed false -x 2317 -y 315
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[22\] -fixed false -x 1403 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_22_i_a4_0 -fixed false -x 2211 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9\[1\] -fixed false -x 2101 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 1106 -y 118
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0_i_o4 -fixed false -x 1145 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg\[5\] -fixed false -x 1179 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 2398 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9\[1\] -fixed false -x 1919 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 2454 -y 316
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 2430 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 2300 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1\[7\] -fixed false -x 2268 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0\[6\] -fixed false -x 1953 -y 270
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 867 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0\[6\] -fixed false -x 2002 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[38\] -fixed false -x 1146 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19\[1\] -fixed false -x 2002 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 2322 -y 316
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 881 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 1573 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3\[11\] -fixed false -x 2336 -y 361
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1513 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 2400 -y 345
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[23\] -fixed false -x 920 -y 114
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[18\] -fixed false -x 1303 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 -fixed false -x 1181 -y 63
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[5\] -fixed false -x 849 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1466 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 1491 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 1929 -y 237
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[0\] -fixed false -x 1179 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10\[2\] -fixed false -x 2147 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9\[0\] -fixed false -x 1972 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_0 -fixed false -x 2203 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 917 -y 109
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 1062 -y 64
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO\[1\] -fixed false -x 2447 -y 369
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1378 -y 247
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 943 -y 117
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 1083 -y 85
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[4\] -fixed false -x 1284 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[17\] -fixed false -x 1072 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/STX_Detect -fixed false -x 995 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 2254 -y 336
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 921 -y 85
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[13\] -fixed false -x 1397 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 2328 -y 373
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[39\] -fixed false -x 1138 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[2\] -fixed false -x 978 -y 112
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[0\] -fixed false -x 945 -y 90
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[1\] -fixed false -x 1435 -y 144
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0\[5\] -fixed false -x 2015 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[35\] -fixed false -x 1063 -y 63
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1 -fixed false -x 1432 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9\[3\] -fixed false -x 1942 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 2354 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4\[3\] -fixed false -x 2118 -y 265
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1519 -y 208
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[3\] -fixed false -x 1268 -y 88
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[10\] -fixed false -x 1085 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19\[0\] -fixed false -x 1996 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 2406 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 2384 -y 376
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 2375 -y 370
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/busy -fixed false -x 1230 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 1013 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 1827 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_19_1_sqmuxa_1_0_a4 -fixed false -x 2020 -y 276
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[15\] -fixed false -x 1201 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0\[0\] -fixed false -x 2043 -y 289
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[11\] -fixed false -x 982 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9\[4\] -fixed false -x 1924 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 1060 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 887 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 2415 -y 373
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 1375 -y 235
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 -fixed false -x 975 -y 105
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[12\] -fixed false -x 986 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0\[6\] -fixed false -x 2014 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 1397 -y 243
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1562 -y 208
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1008 -y 117
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv\[12\] -fixed false -x 1277 -y 90
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[17\] -fixed false -x 1230 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1_RNIBVCM_0\[3\] -fixed false -x 2232 -y 270
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[41\] -fixed false -x 1335 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 968 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 2403 -y 349
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[18\] -fixed false -x 1076 -y 42
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9\[4\] -fixed false -x 2118 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 915 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[9\] -fixed false -x 1718 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2\[0\] -fixed false -x 2253 -y 363
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2\[1\] -fixed false -x 907 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 962 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1477 -y 211
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1\[0\] -fixed false -x 2144 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9\[7\] -fixed false -x 2116 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1732 -y 217
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 1925 -y 237
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1\[1\] -fixed false -x 1933 -y 271
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[6\] -fixed false -x 952 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[5\] -fixed false -x 2421 -y 336
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa_1 -fixed false -x 1286 -y 168
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un6_read_enable_0_1.SUM_0\[3\] -fixed false -x 2062 -y 255
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[35\] -fixed false -x 961 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO\[11\] -fixed false -x 984 -y 78
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[5\] -fixed false -x 765 -y 69
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[10\] -fixed false -x 1088 -y 73
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1044 -y 118
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[12\] -fixed false -x 1221 -y 108
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[11\] -fixed false -x 1179 -y 181
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[18\] -fixed false -x 1155 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 2244 -y 337
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 1546 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0\[7\] -fixed false -x 2006 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[1\] -fixed false -x 1050 -y 87
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary\[2\] -fixed false -x 1013 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 1038 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 2377 -y 346
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1006 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_26_0_sqmuxa_0_RNITHK42 -fixed false -x 1908 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_21_1_sqmuxa_3_2 -fixed false -x 2211 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 870 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[28\] -fixed false -x 953 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data\[2\] -fixed false -x 1866 -y 265
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1550 -y 220
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2\[1\] -fixed false -x 2260 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[8\] -fixed false -x 873 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv_RNO\[7\] -fixed false -x 2373 -y 357
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[21\] -fixed false -x 924 -y 114
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2\[17\] -fixed false -x 1079 -y 111
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa -fixed false -x 1210 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1515 -y 238
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 1046 -y 112
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[4\] -fixed false -x 1202 -y 96
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[5\] -fixed false -x 1229 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2\[1\] -fixed false -x 2316 -y 349
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1034 -y 117
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[11\] -fixed false -x 1223 -y 184
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1524 -y 222
set_location -inst_name Controler_0/gpio_controler_0/un8_write_signal -fixed false -x 1235 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[28\] -fixed false -x 2315 -y 331
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/state_RNO\[1\] -fixed false -x 1262 -y 99
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[0\] -fixed false -x 1301 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable -fixed false -x 1385 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9\[4\] -fixed false -x 2138 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 1594 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 2377 -y 333
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/REN_d1 -fixed false -x 864 -y 82
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[17\] -fixed false -x 218 -y 87
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[15\] -fixed false -x 1463 -y 144
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[23\] -fixed false -x 1604 -y 342
set_location -inst_name Controler_0/gpio_controler_0/un12_write_signal -fixed false -x 1246 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[24\] -fixed false -x 1020 -y 114
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1495 -y 181
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[12\] -fixed false -x 1270 -y 168
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[16\] -fixed false -x 900 -y 114
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[3\] -fixed false -x 894 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 2288 -y 325
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[27\] -fixed false -x 924 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1530 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array -fixed false -x 2257 -y 294
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1045 -y 88
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[21\] -fixed false -x 1181 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1477 -y 208
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 841 -y 109
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[8\] -fixed false -x 894 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 964 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9\[2\] -fixed false -x 1914 -y 279
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1374 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1\[5\] -fixed false -x 2106 -y 264
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[5\] -fixed false -x 1338 -y 193
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13\[3\] -fixed false -x 2257 -y 265
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int -fixed false -x 1158 -y 70
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2\[1\] -fixed false -x 1002 -y 84
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[24\] -fixed false -x 1079 -y 84
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 1071 -y 130
set_location -inst_name Controler_0/gpio_controler_0/un23_read_signal_1_0 -fixed false -x 1245 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1975 -y 235
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[1\] -fixed false -x 1081 -y 63
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1\[3\] -fixed false -x 1913 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[2\] -fixed false -x 2303 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 2391 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1\[6\] -fixed false -x 2157 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 1075 -y 91
set_location -inst_name Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2 -fixed false -x 1350 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1\[7\] -fixed false -x 2015 -y 264
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[3\] -fixed false -x 1407 -y 139
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[2\] -fixed false -x 2416 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24\[4\] -fixed false -x 2118 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_29_9_sn_m12_e_0_a3 -fixed false -x 2250 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[31\] -fixed false -x 1246 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 1761 -y 217
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[1\] -fixed false -x 899 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[36\] -fixed false -x 960 -y 112
set_location -inst_name Communication_0/Communication_Switch_0/Builder_Enable -fixed false -x 1030 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter_6 -fixed false -x 2300 -y 348
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/STX_Detect -fixed false -x 1168 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1972 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 2347 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 2419 -y 345
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 857 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 2052 -y 216
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 1040 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[34\] -fixed false -x 1129 -y 87
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[3\] -fixed false -x 1239 -y 181
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[13\] -fixed false -x 943 -y 102
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[18\] -fixed false -x 1331 -y 180
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[13\] -fixed false -x 771 -y 70
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[5\] -fixed false -x 1304 -y 168
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[28\] -fixed false -x 2244 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_1_RNILHPL1 -fixed false -x 2184 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1531 -y 211
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[3\] -fixed false -x 741 -y 229
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 1097 -y 118
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1065 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 863 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9\[7\] -fixed false -x 1917 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 2398 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_7_1_sqmuxa_2_a2_0 -fixed false -x 2251 -y 270
set_location -inst_name Controler_0/gpio_controler_0/PULSE_MASK\[7\] -fixed false -x 1234 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[5\] -fixed false -x 890 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1\[6\] -fixed false -x 2257 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT\[1\] -fixed false -x 2102 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1\[5\] -fixed false -x 2148 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1\[3\] -fixed false -x 2090 -y 270
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 1497 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22\[2\] -fixed false -x 2092 -y 274
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 858 -y 55
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg\[3\] -fixed false -x 2306 -y 349
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2\[35\] -fixed false -x 1078 -y 81
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg\[6\] -fixed false -x 1176 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[29\] -fixed false -x 2221 -y 336
set_location -inst_name Controler_0/gpio_controler_0/un19_read_signal -fixed false -x 1225 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 1201 -y 69
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 1034 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[8\] -fixed false -x 1081 -y 115
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 -fixed false -x 1177 -y 63
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[32\] -fixed false -x 1130 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[9\] -fixed false -x 1051 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3\[1\] -fixed false -x 2068 -y 255
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[12\] -fixed false -x 1056 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_29_i_0 -fixed false -x 2211 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 1491 -y 217
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[9\] -fixed false -x 764 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 1485 -y 210
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 2301 -y 370
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 1024 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 2406 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1\[4\] -fixed false -x 1916 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 2353 -y 334
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1072 -y 97
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[10\] -fixed false -x 1200 -y 102
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[2\] -fixed false -x 1068 -y 130
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[10\] -fixed false -x 1464 -y 136
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[6\] -fixed false -x 1293 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 2408 -y 349
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[5\] -fixed false -x 1218 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[30\] -fixed false -x 1075 -y 114
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO\[0\] -fixed false -x 1269 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[3\] -fixed false -x 1457 -y 136
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[4\] -fixed false -x 1345 -y 181
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 -fixed false -x 1147 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 2304 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[23\] -fixed false -x 2295 -y 330
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[11\] -fixed false -x 1289 -y 168
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1368 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1\[4\] -fixed false -x 2250 -y 261
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1145 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNIBO651 -fixed false -x 2333 -y 327
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[0\] -fixed false -x 810 -y 72
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1047 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_1\[1\] -fixed false -x 1293 -y 165
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9\[3\] -fixed false -x 1898 -y 267
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 1378 -y 237
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNIH34I\[4\] -fixed false -x 1341 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[0\] -fixed false -x 1116 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[24\] -fixed false -x 2394 -y 342
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 2028 -y 219
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1118 -y 79
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[13\] -fixed false -x 1458 -y 138
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.SUM_0_o3\[2\] -fixed false -x 2063 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/un1_orcomparatordata_a_i_1_a2_0_RNIQAST -fixed false -x 2225 -y 294
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 2006 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9\[6\] -fixed false -x 2110 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 1100 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1499 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1\[1\] -fixed false -x 2186 -y 261
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[13\] -fixed false -x 1105 -y 78
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[13\] -fixed false -x 942 -y 114
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[23\] -fixed false -x 1043 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[21\] -fixed false -x 2152 -y 307
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st\[0\] -fixed false -x 2387 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1\[7\] -fixed false -x 2003 -y 282
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[15\] -fixed false -x 921 -y 114
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 1454 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9\[2\] -fixed false -x 2185 -y 255
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1054 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array_4 -fixed false -x 2157 -y 306
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[5\] -fixed false -x 1312 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[2\] -fixed false -x 2427 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/REN_d1_RNIO3EQ -fixed false -x 2337 -y 327
set_location -inst_name Controler_0/ADI_SPI_0/op_eq.divider_enable37_4 -fixed false -x 1175 -y 90
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2\[4\] -fixed false -x 1242 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[3\] -fixed false -x 1142 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last\[1\] -fixed false -x 2456 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0\[6\] -fixed false -x 2151 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 2348 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[31\] -fixed false -x 2222 -y 336
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[9\] -fixed false -x 1000 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0\[1\] -fixed false -x 2228 -y 300
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 929 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[4\] -fixed false -x 2251 -y 330
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1804 -y 226
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 1781 -y 216
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID_RNI3KNC\[0\] -fixed false -x 1140 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 1361 -y 247
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[24\] -fixed false -x 1069 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1\[5\] -fixed false -x 2136 -y 307
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 868 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 2045 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0\[5\] -fixed false -x 1923 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[20\] -fixed false -x 764 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1442 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5\[6\] -fixed false -x 2270 -y 268
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 854 -y 103
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[3\] -fixed false -x 1262 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[28\] -fixed false -x 937 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 2425 -y 376
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1801 -y 226
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1\[5\] -fixed false -x 2184 -y 261
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 -fixed false -x 1355 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30\[4\] -fixed false -x 1892 -y 274
set_location -inst_name Controler_0/ADI_SPI_1/counter_3\[0\] -fixed false -x 1328 -y 105
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[10\] -fixed false -x 970 -y 97
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 894 -y 76
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[6\] -fixed false -x 1179 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNILLH11\[3\] -fixed false -x 2337 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[11\] -fixed false -x 2456 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_7_9_sn_m6_i_o4 -fixed false -x 2241 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[15\] -fixed false -x 2137 -y 306
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNICHA4 -fixed false -x 2332 -y 327
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY1\[0\] -fixed false -x 1345 -y 207
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[6\] -fixed false -x 1348 -y 174
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[8\] -fixed false -x 841 -y 75
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[11\] -fixed false -x 1262 -y 102
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 1083 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1\[0\] -fixed false -x 2000 -y 279
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1117 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[16\] -fixed false -x 2262 -y 297
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 1505 -y 181
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[1\] -fixed false -x 998 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[24\] -fixed false -x 1020 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9\[7\] -fixed false -x 2199 -y 264
set_location -inst_name Controler_0/Reset_Controler_0/CLEAR_PULSE_INT -fixed false -x 1224 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27\[5\] -fixed false -x 2233 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0\[6\] -fixed false -x 2010 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 886 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 902 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2\[3\] -fixed false -x 2058 -y 256
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[7\] -fixed false -x 923 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 852 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[6\] -fixed false -x 1106 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[16\] -fixed false -x 1123 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[11\] -fixed false -x 2265 -y 336
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 1031 -y 127
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[23\] -fixed false -x 1096 -y 64
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2\[1\] -fixed false -x 2156 -y 307
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[11\] -fixed false -x 2297 -y 331
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82\[8\] -fixed false -x 932 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0 -fixed false -x 1167 -y 162
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2\[4\] -fixed false -x 2229 -y 265
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[22\] -fixed false -x 2230 -y 117
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece\[1\] -fixed false -x 992 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[8\] -fixed false -x 2425 -y 336
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1753 -y 220
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_i_0_i_o2_0\[0\] -fixed false -x 2223 -y 294
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[3\] -fixed false -x 1153 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[1\] -fixed false -x 2126 -y 301
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[9\] -fixed false -x 1271 -y 181
set_location -inst_name Communication_0/Communication_Switch_0/DataFifo_RD_u_1_1 -fixed false -x 1026 -y 105
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 1014 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 1140 -y 78
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 1090 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 1592 -y 207
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[1\] -fixed false -x 1711 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9s2 -fixed false -x 2028 -y 270
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[6\] -fixed false -x 1210 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0\[0\] -fixed false -x 1946 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1472 -y 211
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[8\] -fixed false -x 1085 -y 126
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary\[1\] -fixed false -x 1175 -y 76
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 -fixed false -x 966 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer\[4\] -fixed false -x 2153 -y 292
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[19\] -fixed false -x 930 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 2425 -y 334
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Other_Detect -fixed false -x 1166 -y 73
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[2\] -fixed false -x 1293 -y 168
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[0\] -fixed false -x 1160 -y 82
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 -fixed false -x 1437 -y 129
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 1045 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[0\] -fixed false -x 1381 -y 133
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 878 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9\[0\] -fixed false -x 2135 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[14\] -fixed false -x 2250 -y 297
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[28\] -fixed false -x 1412 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[28\] -fixed false -x 2240 -y 330
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2\[16\] -fixed false -x 1047 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/fwft_Q_r\[3\] -fixed false -x 2257 -y 364
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 1365 -y 202
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[19\] -fixed false -x 2220 -y 330
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 1528 -y 223
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[15\] -fixed false -x 915 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0\[6\] -fixed false -x 2262 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[21\] -fixed false -x 922 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 2419 -y 348
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[13\] -fixed false -x 1256 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1062 -y 79
set_location -inst_name Controler_0/Command_Decoder_0/counter\[30\] -fixed false -x 1122 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3\[6\] -fixed false -x 831 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0\[2\] -fixed false -x 2010 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1646 -y 223
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a2_0 -fixed false -x 2034 -y 282
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 1760 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 2336 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3_RNO -fixed false -x 2388 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a4_1_0 -fixed false -x 2071 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 922 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 2333 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2\[7\] -fixed false -x 2099 -y 271
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 1762 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9\[3\] -fixed false -x 1910 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[9\] -fixed false -x 2101 -y 250
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[28\] -fixed false -x 791 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 1779 -y 253
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[15\] -fixed false -x 921 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[8\] -fixed false -x 1453 -y 142
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 2359 -y 363
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[6\] -fixed false -x 1219 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[9\] -fixed false -x 1463 -y 136
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[12\] -fixed false -x 1225 -y 190
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[18\] -fixed false -x 2226 -y 331
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23 -fixed false -x 1332 -y 96
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[22\] -fixed false -x 1140 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1378 -y 238
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[31\] -fixed false -x 1132 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[5\] -fixed false -x 931 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 2391 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0\[5\] -fixed false -x 2275 -y 274
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 -fixed false -x 1113 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 2371 -y 349
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[1\] -fixed false -x 1267 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 970 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 -fixed false -x 1468 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1\[4\] -fixed false -x 1917 -y 273
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3_5 -fixed false -x 1090 -y 132
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 2360 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh\[4\] -fixed false -x 2457 -y 352
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[7\] -fixed false -x 868 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 1075 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 853 -y 78
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\] -fixed false -x 1164 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31\[7\] -fixed false -x 1929 -y 265
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[6\] -fixed false -x 1354 -y 207
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[2\] -fixed false -x 1297 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_10_1_sqmuxa_0_a4 -fixed false -x 2147 -y 267
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[34\] -fixed false -x 2079 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[4\] -fixed false -x 1095 -y 79
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[14\] -fixed false -x 1211 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 1080 -y 118
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[22\] -fixed false -x 1277 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 2338 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1\[7\] -fixed false -x 2023 -y 276
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 1034 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_2_0_iv_0\[5\] -fixed false -x 2301 -y 351
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0\[7\] -fixed false -x 2215 -y 267
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2\[12\] -fixed false -x 1243 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[6\] -fixed false -x 896 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 -fixed false -x 1064 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1550 -y 219
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1378 -y 246
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1\[2\] -fixed false -x 2280 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 -fixed false -x 863 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2\[0\] -fixed false -x 2135 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1\[5\] -fixed false -x 1920 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[0\] -fixed false -x 936 -y 127
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[0\] -fixed false -x 1320 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9\[6\] -fixed false -x 2238 -y 264
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19 -fixed false -x 1242 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 2092 -y 217
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0 -fixed false -x 1170 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17\[7\] -fixed false -x 1998 -y 265
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 1463 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_17_0_sqmuxa_0 -fixed false -x 2176 -y 276
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 1059 -y 136
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[6\] -fixed false -x 1270 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26\[1\] -fixed false -x 1919 -y 271
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[2\] -fixed false -x 1097 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1004 -y 97
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[39\] -fixed false -x 1146 -y 81
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[7\] -fixed false -x 1055 -y 115
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[10\] -fixed false -x 1068 -y 42
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[14\] -fixed false -x 1453 -y 138
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1494 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17\[0\] -fixed false -x 2108 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 2396 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31\[5\] -fixed false -x 1918 -y 265
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 2048 -y 217
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[25\] -fixed false -x 930 -y 111
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 1040 -y 132
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 1193 -y 79
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[14\] -fixed false -x 1201 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 1534 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 2378 -y 333
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[11\] -fixed false -x 1249 -y 81
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[16\] -fixed false -x 763 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array -fixed false -x 2251 -y 297
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[37\] -fixed false -x 1481 -y 69
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_1_0 -fixed false -x 1384 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1\[7\] -fixed false -x 1945 -y 279
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[7\] -fixed false -x 1434 -y 144
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[3\] -fixed false -x 1336 -y 102
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 884 -y 82
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[39\] -fixed false -x 1881 -y 315
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer\[1\] -fixed false -x 2234 -y 301
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 -fixed false -x 995 -y 78
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1147 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[27\] -fixed false -x 924 -y 118
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[4\] -fixed false -x 1327 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 1215 -y 73
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[10\] -fixed false -x 1254 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4\[6\] -fixed false -x 2103 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 2240 -y 336
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_ret_RNO -fixed false -x 1171 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1533 -y 210
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9s2 -fixed false -x 2214 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27\[3\] -fixed false -x 2249 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0\[5\] -fixed false -x 1900 -y 270
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[11\] -fixed false -x 1250 -y 82
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 944 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 2379 -y 334
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[9\] -fixed false -x 1134 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1040 -y 111
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[7\] -fixed false -x 1254 -y 85
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[13\] -fixed false -x 1256 -y 175
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 1119 -y 124
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1000 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[4\] -fixed false -x 954 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_1_RNILHPL1 -fixed false -x 2051 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1963 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12\[3\] -fixed false -x 2152 -y 277
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2 -fixed false -x 1234 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1\[1\] -fixed false -x 2056 -y 289
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 944 -y 115
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0\[4\] -fixed false -x 1160 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 1137 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1545 -y 208
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[7\] -fixed false -x 1230 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1358 -y 247
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 -fixed false -x 1150 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0_x2\[2\] -fixed false -x 1834 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNII5VA1\[0\] -fixed false -x 2455 -y 327
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1132 -y 79
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[14\] -fixed false -x 1282 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3\[4\] -fixed false -x 1864 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[23\] -fixed false -x 796 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[9\] -fixed false -x 1825 -y 265
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 1130 -y 85
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[48\] -fixed false -x 838 -y 144
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[13\] -fixed false -x 947 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2\[7\] -fixed false -x 1926 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_RNIV9QL\[2\] -fixed false -x 2224 -y 297
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1521 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1\[7\] -fixed false -x 1993 -y 282
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary\[3\] -fixed false -x 1018 -y 79
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 1073 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 2395 -y 337
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 1376 -y 234
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array_4 -fixed false -x 2253 -y 294
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1479 -y 229
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[9\] -fixed false -x 1170 -y 102
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[6\] -fixed false -x 1231 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1\[2\] -fixed false -x 2250 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1\[3\] -fixed false -x 1901 -y 267
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[10\] -fixed false -x 1422 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1137 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 1539 -y 244
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 1559 -y 220
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[21\] -fixed false -x 930 -y 114
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 878 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1\[7\] -fixed false -x 1896 -y 264
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[1\] -fixed false -x 1254 -y 81
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[22\] -fixed false -x 1406 -y 136
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 -fixed false -x 1006 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0\[2\] -fixed false -x 2265 -y 267
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_Z\[15\] -fixed false -x 1252 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1525 -y 234
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[27\] -fixed false -x 928 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 1534 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1\[4\] -fixed false -x 1959 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[4\] -fixed false -x 897 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_3 -fixed false -x 1268 -y 171
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 1057 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[18\] -fixed false -x 981 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 2412 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9\[6\] -fixed false -x 1987 -y 261
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_In_Process -fixed false -x 1348 -y 181
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[2\] -fixed false -x 1315 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[10\] -fixed false -x 1391 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[3\] -fixed false -x 2436 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1_RNI4ED01\[1\] -fixed false -x 2017 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9\[5\] -fixed false -x 2258 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 2308 -y 370
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 918 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[5\] -fixed false -x 986 -y 126
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2\[1\] -fixed false -x 985 -y 75
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 1148 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_A\[1\] -fixed false -x 2254 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_a4 -fixed false -x 2077 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9\[5\] -fixed false -x 2007 -y 267
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1790 -y 225
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3\[7\] -fixed false -x 2259 -y 277
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1048 -y 106
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[17\] -fixed false -x 192 -y 117
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 885 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 1011 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg\[0\] -fixed false -x 2220 -y 298
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[15\] -fixed false -x 775 -y 69
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 1210 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[18\] -fixed false -x 999 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[12\] -fixed false -x 2236 -y 334
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[32\] -fixed false -x 1088 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1530 -y 201
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array -fixed false -x 2144 -y 300
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[2\] -fixed false -x 2403 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[19\] -fixed false -x 2339 -y 333
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1112 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_a4_0_2 -fixed false -x 2049 -y 282
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1073 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[3\] -fixed false -x 2367 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 2402 -y 376
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61\[13\] -fixed false -x 941 -y 108
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[32\] -fixed false -x 1087 -y 70
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_0_RNO\[0\] -fixed false -x 1391 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1344 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_4 -fixed false -x 2307 -y 348
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[29\] -fixed false -x 923 -y 90
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 905 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a2_1_RNI68E91 -fixed false -x 2027 -y 288
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[24\] -fixed false -x 1237 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1\[3\] -fixed false -x 2100 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 937 -y 111
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[5\] -fixed false -x 1326 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 854 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19\[6\] -fixed false -x 1987 -y 262
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1 -fixed false -x 1748 -y 206
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[3\] -fixed false -x 1228 -y 181
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 -fixed false -x 994 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0\[5\] -fixed false -x 1949 -y 270
set_location -inst_name Data_Block_0/Communication_Builder_0/event_ram_r_data_status -fixed false -x 1391 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Write_Enable_1 -fixed false -x 2109 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1\[0\] -fixed false -x 1939 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[30\] -fixed false -x 2140 -y 304
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1440 -y 207
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[10\] -fixed false -x 865 -y 55
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0\[4\] -fixed false -x 2129 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[2\] -fixed false -x 942 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1\[1\] -fixed false -x 2106 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[7\] -fixed false -x 957 -y 127
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[3\] -fixed false -x 962 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2\[3\] -fixed false -x 1919 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[6\] -fixed false -x 940 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[8\] -fixed false -x 1694 -y 262
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1578 -y 244
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1446 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25\[5\] -fixed false -x 1981 -y 262
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 1100 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/re_set -fixed false -x 2242 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5\[4\] -fixed false -x 2251 -y 268
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[16\] -fixed false -x 1048 -y 115
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[8\] -fixed false -x 1320 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1\[5\] -fixed false -x 2132 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1556 -y 220
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1\[2\] -fixed false -x 2017 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82\[9\] -fixed false -x 1059 -y 117
set_location -inst_name Controler_0/ADI_SPI_1/counter\[2\] -fixed false -x 1320 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[8\] -fixed false -x 1283 -y 168
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17\[1\] -fixed false -x 2101 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0\[7\] -fixed false -x 2073 -y 289
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/REN_d1 -fixed false -x 2336 -y 334
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[10\] -fixed false -x 1058 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9\[5\] -fixed false -x 2014 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0\[13\] -fixed false -x 1184 -y 75
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[8\] -fixed false -x 900 -y 118
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[7\] -fixed false -x 1873 -y 316
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[14\] -fixed false -x 2235 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[24\] -fixed false -x 2399 -y 343
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 1086 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[8\] -fixed false -x 933 -y 100
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[15\] -fixed false -x 1236 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[9\] -fixed false -x 1178 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[31\] -fixed false -x 1066 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 2238 -y 331
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[12\] -fixed false -x 1282 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[36\] -fixed false -x 1066 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1141 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[6\] -fixed false -x 1122 -y 87
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO\[1\] -fixed false -x 1268 -y 99
set_location -inst_name Controler_0/ADI_SPI_1/sdio_cl -fixed false -x 1355 -y 97
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer_RNO\[0\] -fixed false -x 1307 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNI93J01 -fixed false -x 1139 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0\[5\] -fixed false -x 2003 -y 273
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[2\] -fixed false -x 1557 -y 175
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[11\] -fixed false -x 1041 -y 111
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Detect.4.un17_trg_detect_vector_0_a3 -fixed false -x 1473 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1550 -y 207
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 -fixed false -x 884 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[1\] -fixed false -x 2425 -y 360
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1351 -y 235
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[1\] -fixed false -x 884 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[0\] -fixed false -x 1000 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_22_i_0_0 -fixed false -x 2023 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[3\] -fixed false -x 894 -y 112
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 911 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9\[2\] -fixed false -x 2147 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 841 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4 -fixed false -x 2079 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_16_1_sqmuxa_3_0 -fixed false -x 2185 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[2\] -fixed false -x 1148 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc2 -fixed false -x 2384 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1\[0\] -fixed false -x 2248 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1\[7\] -fixed false -x 1921 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 955 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 1101 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 2354 -y 361
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/state_RNO\[0\] -fixed false -x 1270 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0\[3\] -fixed false -x 1943 -y 267
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[6\] -fixed false -x 1292 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[20\] -fixed false -x 2457 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/Q\[0\] -fixed false -x 2444 -y 333
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 1460 -y 184
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[9\] -fixed false -x 1125 -y 84
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3_4 -fixed false -x 1089 -y 132
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 2423 -y 373
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 841 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1967 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 2358 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9\[5\] -fixed false -x 2027 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 -fixed false -x 1167 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9\[4\] -fixed false -x 1989 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2\[4\] -fixed false -x 2233 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_RNO\[1\] -fixed false -x 2352 -y 321
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 1211 -y 70
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 1016 -y 124
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO -fixed false -x 1111 -y 81
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 1177 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt\[1\] -fixed false -x 2413 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0\[6\] -fixed false -x 2139 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 1090 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 1481 -y 214
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 1532 -y 228
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles\[0\] -fixed false -x 1282 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter -fixed false -x 2300 -y 351
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10 -fixed false -x 1044 -y 129
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[4\] -fixed false -x 1052 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[12\] -fixed false -x 1023 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0\[3\] -fixed false -x 1934 -y 279
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[10\] -fixed false -x 1465 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[3\] -fixed false -x 1917 -y 253
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[36\] -fixed false -x 1086 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 1575 -y 244
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1\[1\] -fixed false -x 2268 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0\[4\] -fixed false -x 2088 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9\[6\] -fixed false -x 1962 -y 282
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[4\] -fixed false -x 1316 -y 175
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2\[3\] -fixed false -x 886 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1646 -y 222
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1\[3\] -fixed false -x 2283 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 1092 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_RNO -fixed false -x 2349 -y 342
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 840 -y 105
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\] -fixed false -x 1168 -y 70
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[0\] -fixed false -x 1003 -y 82
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[9\] -fixed false -x 536 -y 42
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 1081 -y 87
set_location -inst_name Communication_0/Communication_ANW_MUX_0/state_reg_ns_0_x4\[1\] -fixed false -x 1058 -y 99
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[16\] -fixed false -x 1111 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_5 -fixed false -x 2299 -y 351
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[7\] -fixed false -x 1456 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9\[5\] -fixed false -x 1890 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int -fixed false -x 1004 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[6\] -fixed false -x 1965 -y 268
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1483 -y 210
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[8\] -fixed false -x 1294 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3\[8\] -fixed false -x 2372 -y 352
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st\[1\] -fixed false -x 2382 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count\[8\] -fixed false -x 2433 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 2323 -y 372
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[3\] -fixed false -x 941 -y 97
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[12\] -fixed false -x 1302 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[18\] -fixed false -x 2337 -y 333
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[3\] -fixed false -x 1432 -y 145
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[15\] -fixed false -x 1240 -y 73
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 1251 -y 91
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[14\] -fixed false -x 1335 -y 180
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[10\] -fixed false -x 1317 -y 153
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 897 -y 109
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[36\] -fixed false -x 742 -y 309
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1538 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.SUM_0_x3\[0\] -fixed false -x 2056 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61\[28\] -fixed false -x 1079 -y 108
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO\[11\] -fixed false -x 1222 -y 87
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[32\] -fixed false -x 919 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_0\[0\] -fixed false -x 2351 -y 324
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 1222 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 984 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[9\] -fixed false -x 2257 -y 297
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[6\] -fixed false -x 1548 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 2047 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 2361 -y 373
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[36\] -fixed false -x 1163 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 2246 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.2.un24_input_k_array_2 -fixed false -x 2154 -y 303
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 -fixed false -x 1582 -y 208
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[31\] -fixed false -x 1146 -y 87
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_4\[0\] -fixed false -x 1157 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1\[7\] -fixed false -x 2217 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 915 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9\[1\] -fixed false -x 2267 -y 270
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1518 -y 226
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.N_17_i -fixed false -x 2087 -y 288
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[25\] -fixed false -x 1026 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2\[1\] -fixed false -x 1213 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 2417 -y 352
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[6\] -fixed false -x 1339 -y 193
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1\[4\] -fixed false -x 1934 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 1528 -y 235
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary\[2\] -fixed false -x 1154 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 2304 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 2364 -y 370
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[10\] -fixed false -x 1916 -y 280
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[12\] -fixed false -x 944 -y 102
set_location -inst_name Controler_0/gpio_controler_0/un4_write_signal -fixed false -x 1234 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[11\] -fixed false -x 2150 -y 306
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4\[1\] -fixed false -x 1962 -y 277
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1823 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9\[6\] -fixed false -x 2212 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 -fixed false -x 1120 -y 114
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2\[21\] -fixed false -x 1069 -y 111
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_5\[0\] -fixed false -x 1408 -y 138
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync\[0\] -fixed false -x 2361 -y 322
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1_RNIK1UE_0\[2\] -fixed false -x 2240 -y 270
set_location -inst_name Controler_0/ADI_SPI_0/divider_enable_RNI2FLL -fixed false -x 1192 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1368 -y 228
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 1242 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 -fixed false -x 2360 -y 327
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 897 -y 73
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9\[0\] -fixed false -x 1144 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM\[1\] -fixed false -x 2193 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1\[4\] -fixed false -x 1986 -y 276
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[7\] -fixed false -x 1178 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0\[7\] -fixed false -x 1968 -y 273
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[27\] -fixed false -x 1076 -y 75
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[15\] -fixed false -x 1198 -y 91
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8\[13\] -fixed false -x 1239 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_5 -fixed false -x 2283 -y 348
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_2_sqmuxa -fixed false -x 1226 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9\[7\] -fixed false -x 2085 -y 273
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8\[6\] -fixed false -x 1234 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 -fixed false -x 967 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn_RNO -fixed false -x 2348 -y 321
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9\[1\] -fixed false -x 1902 -y 265
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 873 -y 82
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[11\] -fixed false -x 1172 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 960 -y 106
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[6\] -fixed false -x 795 -y 70
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[3\] -fixed false -x 549 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 1509 -y 228
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[7\] -fixed false -x 1111 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[26\] -fixed false -x 2417 -y 376
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[0\] -fixed false -x 953 -y 175
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO -fixed false -x 993 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer\[0\] -fixed false -x 2233 -y 301
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1044 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 2421 -y 352
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[25\] -fixed false -x 2241 -y 330
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 1399 -y 243
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[30\] -fixed false -x 1100 -y 72
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[1\] -fixed false -x 1275 -y 180
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[18\] -fixed false -x 922 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1512 -y 226
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[9\] -fixed false -x 850 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1\[6\] -fixed false -x 2108 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc0 -fixed false -x 2412 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/OutputData_3_2_sqmuxa -fixed false -x 2319 -y 348
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 1086 -y 88
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 -fixed false -x 1108 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1\[5\] -fixed false -x 1890 -y 261
set_location -inst_name Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT -fixed false -x 1152 -y 162
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[8\] -fixed false -x 2456 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1\[3\] -fixed false -x 2244 -y 255
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 1092 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 1308 -y 201
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 -fixed false -x 976 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 1536 -y 207
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61\[32\] -fixed false -x 1078 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[39\] -fixed false -x 1058 -y 78
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 -fixed false -x 1279 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1\[5\] -fixed false -x 2259 -y 261
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1354 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 2415 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1\[2\] -fixed false -x 1920 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 1180 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 2250 -y 337
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[6\] -fixed false -x 794 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 2413 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0\[6\] -fixed false -x 2149 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0\[3\] -fixed false -x 1897 -y 273
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/mosi_cl -fixed false -x 1269 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 2272 -y 373
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 1052 -y 136
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[37\] -fixed false -x 1106 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 2365 -y 349
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[7\] -fixed false -x 1261 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[13\] -fixed false -x 1086 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 1157 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4\[7\] -fixed false -x 2120 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 2362 -y 361
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[13\] -fixed false -x 1325 -y 175
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 1195 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0\[5\] -fixed false -x 2247 -y 276
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_3_sqmuxa -fixed false -x 1230 -y 102
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[48\] -fixed false -x 794 -y 210
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_a2_0_0\[1\] -fixed false -x 2221 -y 300
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[34\] -fixed false -x 1056 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3\[4\] -fixed false -x 1945 -y 277
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[33\] -fixed false -x 1075 -y 82
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[18\] -fixed false -x 1146 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer\[4\] -fixed false -x 2237 -y 301
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1524 -y 217
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary\[0\] -fixed false -x 1021 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[4\] -fixed false -x 1394 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0\[4\] -fixed false -x 2118 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9\[0\] -fixed false -x 2013 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[5\] -fixed false -x 1214 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1440 -y 208
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[5\] -fixed false -x 1118 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16\[7\] -fixed false -x 1907 -y 280
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[3\] -fixed false -x 802 -y 207
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1051 -y 82
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[19\] -fixed false -x 979 -y 108
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[12\] -fixed false -x 1164 -y 102
set_location -inst_name Controler_0/Command_Decoder_0/counter\[8\] -fixed false -x 1100 -y 100
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[8\] -fixed false -x 1176 -y 84
set_location -inst_name Communication_0/Communication_Controler_0/state_reg_ns_a2_0_0\[0\] -fixed false -x 1233 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 1113 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\] -fixed false -x 1161 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1524 -y 234
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[2\] -fixed false -x 1098 -y 70
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[9\] -fixed false -x 931 -y 111
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[51\] -fixed false -x 597 -y 342
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[20\] -fixed false -x 1024 -y 118
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[5\] -fixed false -x 1272 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_6_1_sqmuxa_2_1_a2 -fixed false -x 2061 -y 276
set_location -inst_name Data_Block_0/Communication_Builder_0/Status_Event_WriteDone -fixed false -x 1285 -y 175
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[14\] -fixed false -x 1227 -y 82
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_ns_a2\[1\] -fixed false -x 1151 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 -fixed false -x 901 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1455 -y 217
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[11\] -fixed false -x 1061 -y 132
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[13\] -fixed false -x 1233 -y 108
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2\[1\] -fixed false -x 944 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 2432 -y 352
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9\[3\] -fixed false -x 1988 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[19\] -fixed false -x 2271 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 -fixed false -x 2457 -y 351
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[22\] -fixed false -x 912 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[6\] -fixed false -x 1392 -y 138
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_6 -fixed false -x 985 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 869 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[6\] -fixed false -x 996 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 1736 -y 216
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 1040 -y 88
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[3\] -fixed false -x 1292 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1375 -y 229
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[20\] -fixed false -x 901 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0\[1\] -fixed false -x 2169 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[14\] -fixed false -x 1100 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[24\] -fixed false -x 2235 -y 330
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 899 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/pll_inst_0_DELAY -fixed false -x 7 -y 4
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 2400 -y 373
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[7\] -fixed false -x 1693 -y 262
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 1065 -y 130
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 1220 -y 75
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIFL97\[10\] -fixed false -x 968 -y 126
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[0\] -fixed false -x 1252 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1\[0\] -fixed false -x 1944 -y 270
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 1083 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4\[3\] -fixed false -x 1970 -y 277
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 937 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 842 -y 73
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_0\[7\] -fixed false -x 1275 -y 168
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3\[6\] -fixed false -x 2139 -y 277
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[3\] -fixed false -x 1248 -y 175
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 1111 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_29_i_a2 -fixed false -x 2063 -y 282
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[2\] -fixed false -x 1341 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 -fixed false -x 2411 -y 342
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[7\] -fixed false -x 1196 -y 73
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[9\] -fixed false -x 1310 -y 100
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[13\] -fixed false -x 1354 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1360 -y 247
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17\[7\] -fixed false -x 2108 -y 268
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2\[18\] -fixed false -x 980 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 1196 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter -fixed false -x 2319 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 2447 -y 346
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[8\] -fixed false -x 1137 -y 78
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1116 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1\[4\] -fixed false -x 1943 -y 276
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[1\] -fixed false -x 1258 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[23\] -fixed false -x 1026 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[29\] -fixed false -x 2230 -y 337
set_location -inst_name Controler_0/ADI_SPI_1/counter\[6\] -fixed false -x 1324 -y 106
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[5\] -fixed false -x 1179 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 2005 -y 238
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2\[36\] -fixed false -x 1085 -y 72
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 856 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 1045 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 990 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 -fixed false -x 2060 -y 219
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 1573 -y 244
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_1_0_iv\[7\] -fixed false -x 2325 -y 342
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[5\] -fixed false -x 1386 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite\[1\] -fixed false -x 2143 -y 295
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[7\] -fixed false -x 1187 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 870 -y 72
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 966 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2\[4\] -fixed false -x 2320 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9s2 -fixed false -x 2018 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9\[0\] -fixed false -x 1927 -y 279
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 1079 -y 130
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[2\] -fixed false -x 1226 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1\[5\] -fixed false -x 2023 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[2\] -fixed false -x 1144 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9\[5\] -fixed false -x 2126 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9\[6\] -fixed false -x 2136 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[21\] -fixed false -x 2435 -y 376
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[0\] -fixed false -x 1150 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[30\] -fixed false -x 1206 -y 61
set_location -inst_name Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD -fixed false -x 2463 -y 163
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_15_i_0_1 -fixed false -x 2035 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[28\] -fixed false -x 966 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIJ87S3\[0\] -fixed false -x 2440 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[12\] -fixed false -x 2415 -y 375
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a4_1 -fixed false -x 2240 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 2290 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_2\[3\] -fixed false -x 2045 -y 280
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 1061 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1\[0\] -fixed false -x 2003 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence\[5\] -fixed false -x 2214 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1\[4\] -fixed false -x 2017 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9s2 -fixed false -x 2050 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9\[3\] -fixed false -x 1925 -y 276
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[4\] -fixed false -x 1428 -y 129
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[5\] -fixed false -x 1105 -y 165
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[0\] -fixed false -x 1062 -y 246
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[11\] -fixed false -x 959 -y 111
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[11\] -fixed false -x 1248 -y 82
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv\[3\] -fixed false -x 1259 -y 87
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[49\] -fixed false -x 499 -y 243
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 2397 -y 376
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[30\] -fixed false -x 1072 -y 79
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 -fixed false -x 982 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[6\] -fixed false -x 1262 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data\[0\] -fixed false -x 1870 -y 271
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[20\] -fixed false -x 947 -y 118
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1119 -y 79
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 -fixed false -x 1092 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 931 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[28\] -fixed false -x 1267 -y 166
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[0\] -fixed false -x 2437 -y 333
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1961 -y 238
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[13\] -fixed false -x 891 -y 82
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 861 -y 76
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 1035 -y 133
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[3\] -fixed false -x 1046 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data\[11\] -fixed false -x 1871 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21\[4\] -fixed false -x 2023 -y 283
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0\[4\] -fixed false -x 2257 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1\[7\] -fixed false -x 2017 -y 276
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[15\] -fixed false -x 1392 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[18\] -fixed false -x 2450 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite_50_i_0_a2\[2\] -fixed false -x 2220 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp\[0\] -fixed false -x 2439 -y 355
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[30\] -fixed false -x 1133 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv\[0\] -fixed false -x 2339 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1\[3\] -fixed false -x 2210 -y 268
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[8\] -fixed false -x 1335 -y 181
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[9\] -fixed false -x 1064 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1533 -y 235
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[16\] -fixed false -x 980 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1_RNIBVCM\[3\] -fixed false -x 2239 -y 270
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 1064 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28\[1\] -fixed false -x 2115 -y 277
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2_1\[2\] -fixed false -x 1221 -y 87
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 889 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 1370 -y 235
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[28\] -fixed false -x 1241 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 -fixed false -x 1175 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5\[3\] -fixed false -x 1954 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 2307 -y 370
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 900 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 983 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1\[1\] -fixed false -x 2133 -y 304
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[15\] -fixed false -x 2245 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1\[7\] -fixed false -x 2002 -y 283
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 920 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9\[5\] -fixed false -x 2256 -y 270
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 1082 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 2245 -y 331
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[7\] -fixed false -x 1232 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[4\] -fixed false -x 918 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 2283 -y 199
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[26\] -fixed false -x 1035 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 -fixed false -x 1375 -y 237
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[36\] -fixed false -x 942 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 2318 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0\[5\] -fixed false -x 1891 -y 264
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[54\] -fixed false -x 1969 -y 180
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[24\] -fixed false -x 974 -y 117
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[48\] -fixed false -x 728 -y 144
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 1102 -y 43
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[12\] -fixed false -x 924 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[9\] -fixed false -x 1231 -y 76
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[2\] -fixed false -x 1065 -y 42
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[38\] -fixed false -x 1054 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_0_1_sqmuxa_0_a4 -fixed false -x 2226 -y 267
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 1371 -y 202
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[1\] -fixed false -x 736 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 1759 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1\[16\] -fixed false -x 2239 -y 333
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2\[1\] -fixed false -x 1261 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2\[1\] -fixed false -x 950 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 2413 -y 349
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 946 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9\[6\] -fixed false -x 1894 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 906 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9\[1\] -fixed false -x 1916 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 -fixed false -x 1176 -y 75
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[30\] -fixed false -x 970 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 1013 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[23\] -fixed false -x 1104 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9\[7\] -fixed false -x 2125 -y 261
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1\[11\] -fixed false -x 1217 -y 105
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[10\] -fixed false -x 1280 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite\[0\] -fixed false -x 2140 -y 295
set_location -inst_name Controler_0/ADI_SPI_1/state_reg\[2\] -fixed false -x 1339 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61\[31\] -fixed false -x 1022 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_1_i_o3\[1\] -fixed false -x 2052 -y 288
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO\[13\] -fixed false -x 990 -y 78
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_1 -fixed false -x 2465 -y 376
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[9\] -fixed false -x 1011 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0\[6\] -fixed false -x 1875 -y 273
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[7\] -fixed false -x 1254 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[29\] -fixed false -x 925 -y 115
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[1\] -fixed false -x 776 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 2403 -y 337
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1779 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI20FM1\[0\] -fixed false -x 2287 -y 360
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[4\] -fixed false -x 1195 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 -fixed false -x 877 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0\[0\] -fixed false -x 891 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1647 -y 223
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_1\[14\] -fixed false -x 1305 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1346 -y 235
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1\[7\] -fixed false -x 1329 -y 102
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[5\] -fixed false -x 1217 -y 184
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 918 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[30\] -fixed false -x 1411 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1459 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10\[6\] -fixed false -x 1922 -y 274
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[13\] -fixed false -x 1035 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 2413 -y 376
set_location -inst_name Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N -fixed false -x 1203 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[10\] -fixed false -x 1199 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[23\] -fixed false -x 2260 -y 294
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 1927 -y 238
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 1559 -y 208
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[5\] -fixed false -x 1097 -y 69
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[19\] -fixed false -x 1378 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 2301 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_6 -fixed false -x 2286 -y 348
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 1089 -y 69
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8\[1\] -fixed false -x 1215 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 896 -y 75
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2\[22\] -fixed false -x 1066 -y 117
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 -fixed false -x 1061 -y 114
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[27\] -fixed false -x 965 -y 106
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[7\] -fixed false -x 1197 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[19\] -fixed false -x 940 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9\[5\] -fixed false -x 2124 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_3_1_sqmuxa_3_0_a4 -fixed false -x 1996 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[36\] -fixed false -x 1086 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1\[0\] -fixed false -x 2245 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9\[3\] -fixed false -x 1926 -y 282
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[18\] -fixed false -x 913 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0\[0\] -fixed false -x 2359 -y 321
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 -fixed false -x 1185 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1478 -y 214
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0\[0\] -fixed false -x 2004 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un1_next_state_0_sqmuxa_0_0 -fixed false -x 2143 -y 291
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[6\] -fixed false -x 1301 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_m2s2 -fixed false -x 2373 -y 354
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[3\] -fixed false -x 1014 -y 111
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[20\] -fixed false -x 595 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[20\] -fixed false -x 992 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_1 -fixed false -x 2395 -y 375
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1\[1\] -fixed false -x 2163 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1\[4\] -fixed false -x 2241 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid_RNIGFVF1 -fixed false -x 2421 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 2382 -y 349
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value\[2\] -fixed false -x 1169 -y 76
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2\[22\] -fixed false -x 973 -y 108
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 1012 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_11_1_sqmuxa_0_a4 -fixed false -x 2213 -y 273
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[16\] -fixed false -x 1311 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync\[1\] -fixed false -x 2358 -y 322
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[11\] -fixed false -x 959 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1526 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2\[0\] -fixed false -x 2259 -y 295
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_2\[0\] -fixed false -x 2219 -y 283
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[1\] -fixed false -x 1295 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 2442 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[8\] -fixed false -x 846 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_10_i_0 -fixed false -x 2047 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 2354 -y 337
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0 -fixed false -x 1342 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25\[6\] -fixed false -x 2256 -y 268
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[8\] -fixed false -x 1462 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 2352 -y 343
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4 -fixed false -x 1419 -y 132
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2\[23\] -fixed false -x 1176 -y 180
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 -fixed false -x 1115 -y 96
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 1045 -y 127
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[1\] -fixed false -x 944 -y 126
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z\[3\] -fixed false -x 956 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0\[2\] -fixed false -x 2156 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[20\] -fixed false -x 2307 -y 330
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[3\] -fixed false -x 945 -y 117
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[14\] -fixed false -x 1431 -y 129
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[31\] -fixed false -x 957 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[27\] -fixed false -x 2456 -y 343
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1767 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_OR2_RX_IDLE_0 -fixed false -x 2373 -y 324
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[6\] -fixed false -x 1101 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 -fixed false -x 2455 -y 351
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNIEMDP\[9\] -fixed false -x 2300 -y 345
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[10\] -fixed false -x 1032 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0\[6\] -fixed false -x 2006 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 870 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61\[24\] -fixed false -x 995 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 2401 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4\[2\] -fixed false -x 2205 -y 256
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 -fixed false -x 1182 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 1377 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1\[4\] -fixed false -x 1925 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1\[5\] -fixed false -x 1927 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[1\] -fixed false -x 1178 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 2412 -y 376
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.1.un20_input_k_array -fixed false -x 2246 -y 297
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_0 -fixed false -x 2074 -y 279
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1443 -y 208
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[7\] -fixed false -x 1133 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a3 -fixed false -x 2255 -y 276
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns\[6\] -fixed false -x 1172 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[15\] -fixed false -x 939 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 2437 -y 334
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 1104 -y 112
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[7\] -fixed false -x 1316 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 1357 -y 198
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[6\] -fixed false -x 2446 -y 343
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 1097 -y 43
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3\[3\] -fixed false -x 1948 -y 277
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2_i_m2 -fixed false -x 1472 -y 180
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[3\] -fixed false -x 1235 -y 166
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc1 -fixed false -x 2375 -y 360
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_set -fixed false -x 1046 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_1 -fixed false -x 2366 -y 345
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[28\] -fixed false -x 1267 -y 165
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r\[2\] -fixed false -x 2447 -y 364
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5_0 -fixed false -x 1187 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 1511 -y 207
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1540 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 2342 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_RNI1KPL\[1\] -fixed false -x 2319 -y 351
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNIKK512\[2\] -fixed false -x 2355 -y 321
set_location -inst_name Controler_0/ADI_SPI_0/counter\[1\] -fixed false -x 1165 -y 91
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[7\] -fixed false -x 1172 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 2379 -y 337
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 945 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 1124 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNIKK512\[2\] -fixed false -x 2347 -y 324
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[22\] -fixed false -x 1081 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1647 -y 222
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[15\] -fixed false -x 1469 -y 136
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 1058 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[2\] -fixed false -x 2132 -y 300
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9\[5\] -fixed false -x 1907 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 2345 -y 364
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[22\] -fixed false -x 1958 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0\[3\] -fixed false -x 1905 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 957 -y 118
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 995 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[5\] -fixed false -x 1097 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.0.un32_input_k_array_2 -fixed false -x 2277 -y 297
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[23\] -fixed false -x 1146 -y 90
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[19\] -fixed false -x 1352 -y 193
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0\[6\] -fixed false -x 1892 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1001 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9\[6\] -fixed false -x 2103 -y 273
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2\[5\] -fixed false -x 1082 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0\[3\] -fixed false -x 1951 -y 267
set_location -inst_name Controler_0/REGISTERS_0/state_reg_ns\[0\] -fixed false -x 1220 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 1024 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[4\] -fixed false -x 1045 -y 81
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[7\] -fixed false -x 939 -y 127
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[1\] -fixed false -x 1287 -y 103
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 843 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 921 -y 118
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 1030 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_13_i_0_RNO -fixed false -x 2034 -y 276
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[43\] -fixed false -x 1715 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RE_d1 -fixed false -x 2289 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[19\] -fixed false -x 2224 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data\[9\] -fixed false -x 1871 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5\[2\] -fixed false -x 2254 -y 268
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_11 -fixed false -x 1442 -y 144
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2\[11\] -fixed false -x 982 -y 111
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[11\] -fixed false -x 1169 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9\[6\] -fixed false -x 1931 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0\[5\] -fixed false -x 2274 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st\[1\] -fixed false -x 2390 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2\[1\] -fixed false -x 2215 -y 261
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1465 -y 211
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1\[6\] -fixed false -x 2157 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_12_1_sqmuxa_0_a2 -fixed false -x 2018 -y 288
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[9\] -fixed false -x 1295 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[21\] -fixed false -x 2260 -y 336
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2 -fixed false -x 1088 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid_RNI3C4F -fixed false -x 2245 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31\[7\] -fixed false -x 2230 -y 262
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 910 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[16\] -fixed false -x 912 -y 117
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[8\] -fixed false -x 1155 -y 82
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 1511 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0\[6\] -fixed false -x 2145 -y 301
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9s2 -fixed false -x 2000 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[6\] -fixed false -x 2146 -y 301
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1041 -y 115
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse_d1 -fixed false -x 809 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[32\] -fixed false -x 918 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0\[0\] -fixed false -x 2259 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 2394 -y 375
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3\[0\] -fixed false -x 2343 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3 -fixed false -x 1012 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[18\] -fixed false -x 2222 -y 330
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[18\] -fixed false -x 1558 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2\[7\] -fixed false -x 2284 -y 352
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg\[0\] -fixed false -x 2325 -y 358
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[25\] -fixed false -x 2259 -y 297
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_a4_1_1 -fixed false -x 2222 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1\[2\] -fixed false -x 2258 -y 298
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[20\] -fixed false -x 987 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[30\] -fixed false -x 1484 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[9\] -fixed false -x 2430 -y 369
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[21\] -fixed false -x 1110 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[27\] -fixed false -x 1096 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1\[2\] -fixed false -x 2060 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/Q\[3\] -fixed false -x 2439 -y 333
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 1029 -y 88
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa -fixed false -x 1261 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_10_i_0_1 -fixed false -x 2227 -y 279
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 2285 -y 199
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput\[0\] -fixed false -x 2450 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1\[2\] -fixed false -x 2202 -y 261
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 1372 -y 237
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 898 -y 85
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer_RNO\[17\] -fixed false -x 1154 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 1009 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 2099 -y 216
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[0\] -fixed false -x 960 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[25\] -fixed false -x 964 -y 106
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2\[8\] -fixed false -x 1081 -y 126
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[7\] -fixed false -x 1153 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 2058 -y 217
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1478 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_A\[0\] -fixed false -x 2269 -y 298
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 -fixed false -x 962 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0\[6\] -fixed false -x 1967 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11\[7\] -fixed false -x 2187 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0_x2_i\[1\] -fixed false -x 1863 -y 279
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 -fixed false -x 1225 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 2408 -y 369
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1524 -y 235
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[9\] -fixed false -x 1421 -y 135
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa -fixed false -x 1203 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 1560 -y 210
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1\[6\] -fixed false -x 2351 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 1026 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[9\] -fixed false -x 954 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/IlasSeqCount.un13_ilascountergolto7_4 -fixed false -x 2217 -y 297
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 996 -y 106
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 1057 -y 136
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[9\] -fixed false -x 882 -y 90
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[14\] -fixed false -x 1393 -y 130
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 1088 -y 43
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9\[3\] -fixed false -x 2022 -y 282
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[5\] -fixed false -x 1291 -y 175
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 -fixed false -x 1135 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6\[0\] -fixed false -x 1948 -y 274
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2_1\[13\] -fixed false -x 1240 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 2353 -y 345
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[20\] -fixed false -x 993 -y 111
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3\[2\] -fixed false -x 1478 -y 141
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9\[0\] -fixed false -x 2243 -y 262
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 1059 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9\[6\] -fixed false -x 1984 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1\[1\] -fixed false -x 2017 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1\[2\] -fixed false -x 2012 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0\[2\] -fixed false -x 2121 -y 255
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[2\] -fixed false -x 1170 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/re_set -fixed false -x 2440 -y 352
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1\[2\] -fixed false -x 978 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 1525 -y 208
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[12\] -fixed false -x 1353 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer\[2\] -fixed false -x 2235 -y 301
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0\[4\] -fixed false -x 2143 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 1093 -y 43
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[38\] -fixed false -x 1082 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[12\] -fixed false -x 1082 -y 84
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[8\] -fixed false -x 1414 -y 132
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 2284 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20\[7\] -fixed false -x 1917 -y 280
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[18\] -fixed false -x 1231 -y 82
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[52\] -fixed false -x 1319 -y 246
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1450 -y 208
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[10\] -fixed false -x 1087 -y 136
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[5\] -fixed false -x 1142 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[2\] -fixed false -x 2380 -y 360
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1768 -y 253
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[32\] -fixed false -x 1105 -y 72
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[38\] -fixed false -x 1098 -y 75
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[5\] -fixed false -x 1196 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[1\] -fixed false -x 2413 -y 372
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 1014 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 2330 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30\[2\] -fixed false -x 1976 -y 265
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[16\] -fixed false -x 904 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 2417 -y 337
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1032 -y 115
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[10\] -fixed false -x 1264 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[18\] -fixed false -x 1009 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_8_1_sqmuxa_0_a2 -fixed false -x 2033 -y 282
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[4\] -fixed false -x 1334 -y 181
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[7\] -fixed false -x 1271 -y 79
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z\[2\] -fixed false -x 954 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_0_0 -fixed false -x 2199 -y 273
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1120 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 996 -y 85
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[10\] -fixed false -x 1035 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26\[7\] -fixed false -x 2096 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1\[5\] -fixed false -x 1901 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[7\] -fixed false -x 2381 -y 360
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z\[4\] -fixed false -x 952 -y 103
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[30\] -fixed false -x 1060 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15\[3\] -fixed false -x 2290 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9\[6\] -fixed false -x 1886 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 2408 -y 346
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[33\] -fixed false -x 965 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[28\] -fixed false -x 2131 -y 304
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1\[0\] -fixed false -x 2011 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[25\] -fixed false -x 1105 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9\[6\] -fixed false -x 2234 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 1591 -y 207
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 1356 -y 240
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 882 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 2367 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg\[1\] -fixed false -x 2227 -y 298
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[8\] -fixed false -x 1030 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 -fixed false -x 903 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 2404 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.2.un44_ilas_enablelto10 -fixed false -x 2314 -y 342
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[20\] -fixed false -x 1153 -y 106
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[9\] -fixed false -x 1328 -y 181
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[0\] -fixed false -x 1264 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 2351 -y 370
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[3\] -fixed false -x 1299 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4\[0\] -fixed false -x 1151 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 2287 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9\[1\] -fixed false -x 2156 -y 270
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[2\] -fixed false -x 1290 -y 102
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1124 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1041 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE344\[0\] -fixed false -x 2455 -y 315
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[13\] -fixed false -x 1249 -y 181
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[39\] -fixed false -x 1878 -y 315
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[3\] -fixed false -x 1074 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 2325 -y 373
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0\[1\] -fixed false -x 988 -y 78
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_0 -fixed false -x 965 -y 123
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[5\] -fixed false -x 966 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0_RNISQQP3 -fixed false -x 2025 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 1149 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last\[0\] -fixed false -x 2457 -y 370
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[10\] -fixed false -x 763 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 1589 -y 253
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_16_i_a4_1 -fixed false -x 2040 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0\[7\] -fixed false -x 1955 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit\[0\] -fixed false -x 1010 -y 82
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 935 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[13\] -fixed false -x 2137 -y 307
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[26\] -fixed false -x 950 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1\[0\] -fixed false -x 2062 -y 289
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1544 -y 238
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[27\] -fixed false -x 1067 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns\[13\] -fixed false -x 998 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1453 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1\[6\] -fixed false -x 1891 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_8_i_a4 -fixed false -x 2228 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[0\] -fixed false -x 2423 -y 333
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0 -fixed false -x 1498 -y 154
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 1105 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 913 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 2359 -y 346
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1\[1\] -fixed false -x 1679 -y 226
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 1090 -y 70
set_location -inst_name Controler_0/Command_Decoder_0/counter\[31\] -fixed false -x 1123 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0\[4\] -fixed false -x 2288 -y 274
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[1\] -fixed false -x 981 -y 127
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[26\] -fixed false -x 1022 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9s2 -fixed false -x 2048 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15\[2\] -fixed false -x 2008 -y 274
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 951 -y 117
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg\[2\] -fixed false -x 1003 -y 79
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[6\] -fixed false -x 1088 -y 69
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 1095 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count\[7\] -fixed false -x 2444 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st\[1\] -fixed false -x 2375 -y 325
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[23\] -fixed false -x 1084 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 1028 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 2349 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_RNO\[3\] -fixed false -x 2323 -y 357
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 984 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 854 -y 111
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[7\] -fixed false -x 1434 -y 145
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[37\] -fixed false -x 1089 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14\[3\] -fixed false -x 2136 -y 256
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 963 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 2333 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1\[4\] -fixed false -x 2289 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0\[3\] -fixed false -x 1907 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 -fixed false -x 1038 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[10\] -fixed false -x 2251 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_1_0_RNO -fixed false -x 2289 -y 345
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[6\] -fixed false -x 1277 -y 169
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_1 -fixed false -x 1270 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 -fixed false -x 1078 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0\[6\] -fixed false -x 2257 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 2403 -y 370
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 1041 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO\[1\] -fixed false -x 2435 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_a4_1 -fixed false -x 2073 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid_RNI80SQ1 -fixed false -x 1052 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc6 -fixed false -x 2423 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 2431 -y 337
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[18\] -fixed false -x 999 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0\[7\] -fixed false -x 2011 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[5\] -fixed false -x 880 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[1\] -fixed false -x 2387 -y 345
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 1548 -y 219
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[3\] -fixed false -x 431 -y 171
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 2346 -y 364
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[12\] -fixed false -x 867 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1520 -y 225
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 963 -y 106
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 1049 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence\[6\] -fixed false -x 2323 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1\[3\] -fixed false -x 2250 -y 264
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2\[22\] -fixed false -x 1184 -y 180
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3 -fixed false -x 1149 -y 108
set_location -inst_name Controler_0/gpio_controler_0/state_reg\[2\] -fixed false -x 1214 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 1046 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 1016 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[12\] -fixed false -x 761 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2\[4\] -fixed false -x 1921 -y 282
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[8\] -fixed false -x 767 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 1038 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st\[5\] -fixed false -x 2370 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9\[3\] -fixed false -x 2250 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 2248 -y 337
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 2062 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0\[5\] -fixed false -x 2119 -y 264
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[6\] -fixed false -x 1083 -y 72
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[15\] -fixed false -x 1343 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_3\[3\] -fixed false -x 2188 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_86_i_i -fixed false -x 2051 -y 279
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2\[7\] -fixed false -x 1082 -y 126
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[8\] -fixed false -x 1056 -y 90
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1\[21\] -fixed false -x 1182 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1139 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 1516 -y 226
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3\[4\] -fixed false -x 2103 -y 256
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[10\] -fixed false -x 1331 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 883 -y 73
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[25\] -fixed false -x 1092 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[2\] -fixed false -x 2133 -y 301
set_location -inst_name Controler_0/REGISTERS_0/state_reg_ns_a2\[4\] -fixed false -x 1216 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 926 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 1212 -y 75
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[5\] -fixed false -x 936 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2\[7\] -fixed false -x 1925 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[17\] -fixed false -x 925 -y 112
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[14\] -fixed false -x 773 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 2433 -y 349
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[26\] -fixed false -x 800 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9\[0\] -fixed false -x 2016 -y 267
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0 -fixed false -x 1048 -y 129
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2\[7\] -fixed false -x 1171 -y 87
set_location -inst_name Controler_0/ADI_SPI_1/counter\[4\] -fixed false -x 1327 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[15\] -fixed false -x 1178 -y 180
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[4\] -fixed false -x 1304 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[31\] -fixed false -x 952 -y 111
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[3\] -fixed false -x 1185 -y 103
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[16\] -fixed false -x 1050 -y 115
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[0\] -fixed false -x 1193 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[10\] -fixed false -x 844 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[3\] -fixed false -x 798 -y 211
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1580 -y 247
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[27\] -fixed false -x 1071 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9\[3\] -fixed false -x 2079 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 2308 -y 361
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[0\] -fixed false -x 1103 -y 64
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNITN23 -fixed false -x 2437 -y 363
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[15\] -fixed false -x 946 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9\[5\] -fixed false -x 2279 -y 270
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1514 -y 238
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 1694 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_a3_0_0\[4\] -fixed false -x 2382 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 2419 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 2429 -y 352
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 -fixed false -x 1093 -y 96
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[2\] -fixed false -x 1211 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/re_set_RNO -fixed false -x 2262 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1\[6\] -fixed false -x 2089 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 1376 -y 246
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1\[1\] -fixed false -x 2158 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[13\] -fixed false -x 1082 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_18_i_0_0 -fixed false -x 2038 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 -fixed false -x 986 -y 81
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[4\] -fixed false -x 1262 -y 228
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[35\] -fixed false -x 1074 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 1089 -y 64
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[34\] -fixed false -x 1068 -y 70
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 888 -y 76
set_location -inst_name Controler_0/gpio_controler_0/PULSE_MASK\[0\] -fixed false -x 1227 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[9\] -fixed false -x 1229 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1\[6\] -fixed false -x 2359 -y 352
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[8\] -fixed false -x 1111 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[29\] -fixed false -x 959 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 1245 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/OutputData_3_2_sqmuxa_RNITF0P -fixed false -x 2313 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1\[3\] -fixed false -x 2217 -y 280
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 -fixed false -x 1028 -y 60
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[39\] -fixed false -x 1069 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1483 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 2417 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[1\] -fixed false -x 2125 -y 300
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2\[2\] -fixed false -x 2000 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc1 -fixed false -x 2374 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0\[7\] -fixed false -x 1913 -y 282
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1568 -y 243
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 856 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5\[5\] -fixed false -x 1950 -y 271
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[8\] -fixed false -x 887 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 2353 -y 358
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0 -fixed false -x 2460 -y 377
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 2332 -y 330
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 973 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9\[6\] -fixed false -x 1922 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1532 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 2445 -y 334
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2 -fixed false -x 1419 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1\[0\] -fixed false -x 2265 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0\[2\] -fixed false -x 2120 -y 255
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[8\] -fixed false -x 1303 -y 181
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[12\] -fixed false -x 1131 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 2270 -y 373
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 2000 -y 238
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1538 -y 214
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv_0\[5\] -fixed false -x 2372 -y 357
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1125 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc2 -fixed false -x 2377 -y 375
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[23\] -fixed false -x 1162 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 2338 -y 373
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[6\] -fixed false -x 1157 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[0\] -fixed false -x 881 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3\[0\] -fixed false -x 2225 -y 265
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 866 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[37\] -fixed false -x 924 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m12_e_0_a3 -fixed false -x 2196 -y 276
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 -fixed false -x 1434 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Synchronizer_0_2/Chain\[0\] -fixed false -x 2395 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1\[3\] -fixed false -x 2150 -y 307
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9\[5\] -fixed false -x 2209 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 848 -y 78
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa -fixed false -x 1234 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[8\] -fixed false -x 1340 -y 184
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[17\] -fixed false -x 1265 -y 181
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[37\] -fixed false -x 933 -y 109
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0\[0\] -fixed false -x 1282 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9\[4\] -fixed false -x 2290 -y 270
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[11\] -fixed false -x 895 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[12\] -fixed false -x 1008 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9\[3\] -fixed false -x 1986 -y 267
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1763 -y 220
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1530 -y 211
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/REN_d1_RNISTB71 -fixed false -x 2439 -y 351
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[37\] -fixed false -x 1084 -y 64
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg\[5\] -fixed false -x 978 -y 124
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 -fixed false -x 1183 -y 63
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1\[1\] -fixed false -x 2119 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/Q\[2\] -fixed false -x 2443 -y 333
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[27\] -fixed false -x 1348 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[21\] -fixed false -x 1105 -y 84
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[3\] -fixed false -x 1197 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a4 -fixed false -x 2063 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1076 -y 64
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[0\] -fixed false -x 1347 -y 181
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1\[0\] -fixed false -x 960 -y 108
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[10\] -fixed false -x 1196 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[24\] -fixed false -x 1074 -y 84
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[10\] -fixed false -x 1338 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 -fixed false -x 1473 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[23\] -fixed false -x 2303 -y 331
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1478 -y 213
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1123 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[25\] -fixed false -x 961 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[13\] -fixed false -x 1081 -y 81
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[1\] -fixed false -x 1202 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 2221 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12\[6\] -fixed false -x 1962 -y 283
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1480 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 2400 -y 348
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[6\] -fixed false -x 1410 -y 138
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0\[3\] -fixed false -x 2344 -y 324
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[10\] -fixed false -x 2263 -y 337
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[33\] -fixed false -x 1077 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9\[5\] -fixed false -x 2113 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 874 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[23\] -fixed false -x 913 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1\[1\] -fixed false -x 1899 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5\[2\] -fixed false -x 2399 -y 327
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[9\] -fixed false -x 1283 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2\[2\] -fixed false -x 2203 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0\[4\] -fixed false -x 2150 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8\[7\] -fixed false -x 2130 -y 262
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[26\] -fixed false -x 955 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm\[0\] -fixed false -x 2359 -y 322
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[24\] -fixed false -x 1058 -y 63
set_location -inst_name Communication_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable -fixed false -x 1106 -y 78
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 1063 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 1522 -y 235
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 1045 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[2\] -fixed false -x 2316 -y 369
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 -fixed false -x 1129 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0\[5\] -fixed false -x 2096 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputK_iv\[3\] -fixed false -x 2369 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[22\] -fixed false -x 2300 -y 330
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 2307 -y 361
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[0\] -fixed false -x 806 -y 288
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[9\] -fixed false -x 1281 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[15\] -fixed false -x 944 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9\[5\] -fixed false -x 1921 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_23_1_sqmuxa_1_0_a4 -fixed false -x 2253 -y 270
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 1014 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[12\] -fixed false -x 939 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[9\] -fixed false -x 1189 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 -fixed false -x 997 -y 63
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/AND2_0 -fixed false -x 2289 -y 351
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[6\] -fixed false -x 1080 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2\[6\] -fixed false -x 1906 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0\[5\] -fixed false -x 1888 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[38\] -fixed false -x 1047 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 2232 -y 337
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[1\] -fixed false -x 1298 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[10\] -fixed false -x 1095 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 -fixed false -x 1137 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_0_a3\[0\] -fixed false -x 2219 -y 279
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 1054 -y 127
set_location -inst_name Controler_0/ADI_SPI_1/counter\[3\] -fixed false -x 1321 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg\[0\] -fixed false -x 2074 -y 289
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 1094 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 2362 -y 373
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 1082 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3\[6\] -fixed false -x 2147 -y 277
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[15\] -fixed false -x 1158 -y 85
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[36\] -fixed false -x 694 -y 315
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18\[4\] -fixed false -x 2138 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3\[3\] -fixed false -x 2081 -y 274
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[26\] -fixed false -x 944 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st\[0\] -fixed false -x 2332 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 2402 -y 334
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 1107 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_20_i_a4 -fixed false -x 2230 -y 273
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[15\] -fixed false -x 1454 -y 139
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite_50_i_0_a2\[2\] -fixed false -x 2141 -y 294
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[31\] -fixed false -x 815 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[6\] -fixed false -x 2435 -y 337
set_location -inst_name Controler_0/gpio_controler_0/un3_write_signal -fixed false -x 1244 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9\[5\] -fixed false -x 2277 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19\[3\] -fixed false -x 2254 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 2305 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 2223 -y 337
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 1487 -y 229
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg\[4\] -fixed false -x 1186 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 1522 -y 226
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[25\] -fixed false -x 2458 -y 346
set_location -inst_name Data_Block_0/FIFOs_Reader_0/un4_event_in_process_set_0_o3 -fixed false -x 1352 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[11\] -fixed false -x 1395 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 1700 -y 228
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 1754 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a2 -fixed false -x 2051 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29\[7\] -fixed false -x 1987 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15\[0\] -fixed false -x 2013 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 2399 -y 330
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 998 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[30\] -fixed false -x 1062 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 1112 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 1483 -y 228
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 1107 -y 70
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[5\] -fixed false -x 1558 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_6 -fixed false -x 2302 -y 342
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1542 -y 207
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[3\] -fixed false -x 1267 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 2407 -y 370
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[1\] -fixed false -x 1148 -y 76
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[10\] -fixed false -x 1006 -y 61
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[1\] -fixed false -x 1214 -y 190
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[24\] -fixed false -x 2304 -y 330
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0\[2\] -fixed false -x 2110 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[17\] -fixed false -x 940 -y 115
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[7\] -fixed false -x 977 -y 127
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 -fixed false -x 1474 -y 180
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[13\] -fixed false -x 1295 -y 168
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[11\] -fixed false -x 799 -y 69
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 1060 -y 136
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[13\] -fixed false -x 1058 -y 133
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[11\] -fixed false -x 1465 -y 136
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 1142 -y 78
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2\[15\] -fixed false -x 940 -y 108
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[4\] -fixed false -x 1288 -y 85
set_location -inst_name Controler_0/Command_Decoder_0/counter\[23\] -fixed false -x 1115 -y 100
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[3\] -fixed false -x 1303 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 1920 -y 238
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1538 -y 238
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1527 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0/Chain\[0\] -fixed false -x 2339 -y 325
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[25\] -fixed false -x 1070 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 -fixed false -x 1007 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0_2/Chain\[1\] -fixed false -x 2282 -y 319
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1066 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 915 -y 112
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[4\] -fixed false -x 1149 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9\[6\] -fixed false -x 2256 -y 267
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0 -fixed false -x 1339 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[3\] -fixed false -x 2426 -y 333
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1484 -y 208
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[40\] -fixed false -x 199 -y 150
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 954 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 1581 -y 244
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1034 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[9\] -fixed false -x 995 -y 87
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[0\] -fixed false -x 1191 -y 106
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_5_1_1\[1\] -fixed false -x 1239 -y 99
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[7\] -fixed false -x 1315 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30\[3\] -fixed false -x 1945 -y 268
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 928 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3\[7\] -fixed false -x 2106 -y 256
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 1200 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23\[1\] -fixed false -x 2267 -y 271
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 1142 -y 88
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n -fixed false -x 1264 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[36\] -fixed false -x 1062 -y 84
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[22\] -fixed false -x 1058 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 2349 -y 373
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[3\] -fixed false -x 1002 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 1364 -y 247
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 -fixed false -x 1245 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 -fixed false -x 1017 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9\[1\] -fixed false -x 2269 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 1371 -y 235
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 1487 -y 211
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2\[1\] -fixed false -x 1930 -y 264
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[4\] -fixed false -x 1290 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 1512 -y 234
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 957 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 2387 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 2391 -y 376
set_location -inst_name Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2_RNID63O -fixed false -x 1326 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count\[3\] -fixed false -x 2440 -y 370
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa -fixed false -x 962 -y 126
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[16\] -fixed false -x 908 -y 144
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[20\] -fixed false -x 1113 -y 78
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 880 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0\[7\] -fixed false -x 2191 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9\[2\] -fixed false -x 1924 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[1\] -fixed false -x 1025 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1472 -y 210
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[8\] -fixed false -x 1226 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a4_1_0 -fixed false -x 2030 -y 288
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1997 -y 238
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[6\] -fixed false -x 1399 -y 139
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[18\] -fixed false -x 732 -y 153
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0_1 -fixed false -x 15 -y 164
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1\[6\] -fixed false -x 1225 -y 105
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 917 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 2372 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 2356 -y 370
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1513 -y 234
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_0\[4\] -fixed false -x 2041 -y 280
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 1787 -y 255
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles\[2\] -fixed false -x 1138 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 2056 -y 217
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[2\] -fixed false -x 1321 -y 181
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[59\] -fixed false -x 1095 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0\[5\] -fixed false -x 1950 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9\[5\] -fixed false -x 1948 -y 282
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 1150 -y 115
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[11\] -fixed false -x 1249 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[26\] -fixed false -x 901 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 1376 -y 235
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[8\] -fixed false -x 1031 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o4_RNIOJPL1_0 -fixed false -x 2048 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 2450 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0_0/Chain\[0\] -fixed false -x 2328 -y 325
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[29\] -fixed false -x 1242 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 2355 -y 360
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[24\] -fixed false -x 1228 -y 91
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 -fixed false -x 1059 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 2350 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_x3\[3\] -fixed false -x 2188 -y 279
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1501 -y 228
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17 -fixed false -x 1339 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1\[7\] -fixed false -x 2148 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[27\] -fixed false -x 2280 -y 324
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m12_e_0_a3 -fixed false -x 2038 -y 273
set_location -inst_name Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3 -fixed false -x 1384 -y 180
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1116 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_7 -fixed false -x 2357 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9\[6\] -fixed false -x 2107 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_12_1_sqmuxa_0_a2 -fixed false -x 2159 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[12\] -fixed false -x 2147 -y 307
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 936 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 871 -y 109
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 1124 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNI55BF1 -fixed false -x 1447 -y 135
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 931 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3\[4\] -fixed false -x 2132 -y 304
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[5\] -fixed false -x 2420 -y 360
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1369 -y 229
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61\[11\] -fixed false -x 1068 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/CTRL_Synced_0_a2_0_a3_0_a2 -fixed false -x 2227 -y 300
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[9\] -fixed false -x 2412 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_0_i_o4_RNI893S -fixed false -x 2045 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.N_46_i -fixed false -x 2087 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[22\] -fixed false -x 921 -y 117
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2\[3\] -fixed false -x 975 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[1\] -fixed false -x 1157 -y 87
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[32\] -fixed false -x 1104 -y 72
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_2 -fixed false -x 1478 -y 174
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 866 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1533 -y 228
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[13\] -fixed false -x 2232 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint -fixed false -x 1751 -y 368
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 2431 -y 376
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[1\] -fixed false -x 2251 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2\[0\] -fixed false -x 1975 -y 277
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[8\] -fixed false -x 1197 -y 73
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[19\] -fixed false -x 1050 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0\[1\] -fixed false -x 2170 -y 273
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[6\] -fixed false -x 1311 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0\[8\] -fixed false -x 2354 -y 355
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[8\] -fixed false -x 848 -y 76
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_3 -fixed false -x 1274 -y 168
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[3\] -fixed false -x 1259 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1\[7\] -fixed false -x 2012 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.Read_Data_Empty_Signal_GEN.3.un26_read_data_empty_signallto6_i -fixed false -x 2099 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61\[39\] -fixed false -x 1083 -y 108
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[21\] -fixed false -x 1274 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[17\] -fixed false -x 2157 -y 307
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[5\] -fixed false -x 1218 -y 190
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 -fixed false -x 1229 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1\[5\] -fixed false -x 2277 -y 270
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[10\] -fixed false -x 1660 -y 226
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0\[4\] -fixed false -x 2350 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0\[7\] -fixed false -x 2278 -y 295
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[0\] -fixed false -x 2424 -y 333
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1512 -y 238
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[39\] -fixed false -x 1087 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0\[0\] -fixed false -x 2135 -y 270
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[17\] -fixed false -x 1242 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1549 -y 220
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a2_0 -fixed false -x 2216 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0\[0\] -fixed false -x 2315 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0\[6\] -fixed false -x 2299 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1_RNIK1UE\[2\] -fixed false -x 2238 -y 270
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[57\] -fixed false -x 1709 -y 69
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[7\] -fixed false -x 1112 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 1552 -y 220
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[36\] -fixed false -x 1085 -y 109
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 896 -y 76
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[6\] -fixed false -x 1438 -y 144
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[0\] -fixed false -x 893 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5\[7\] -fixed false -x 1945 -y 271
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value\[2\] -fixed false -x 1165 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_22_1_sqmuxa_3_0_a2 -fixed false -x 2037 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1\[6\] -fixed false -x 1936 -y 282
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[11\] -fixed false -x 1337 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer\[2\] -fixed false -x 2151 -y 292
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1739 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh\[5\] -fixed false -x 2448 -y 352
set_location -inst_name Controler_0/ADI_SPI_1/un1_state_reg_9_i_0 -fixed false -x 1351 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 1213 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 991 -y 118
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[9\] -fixed false -x 1086 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0\[5\] -fixed false -x 2139 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 2354 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1\[3\] -fixed false -x 1940 -y 270
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[0\] -fixed false -x 762 -y 268
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[0\] -fixed false -x 1181 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9\[1\] -fixed false -x 2271 -y 267
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 1529 -y 211
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9\[7\] -fixed false -x 2099 -y 270
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[2\] -fixed false -x 1427 -y 135
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 2281 -y 361
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2 -fixed false -x 1241 -y 75
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[0\] -fixed false -x 1332 -y 103
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[2\] -fixed false -x 1876 -y 316
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1\[7\] -fixed false -x 2116 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 1008 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 884 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0\[4\] -fixed false -x 2265 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[0\] -fixed false -x 1083 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0\[3\] -fixed false -x 2088 -y 270
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 1094 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12\[0\] -fixed false -x 2150 -y 277
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[0\] -fixed false -x 916 -y 90
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[20\] -fixed false -x 1404 -y 136
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 893 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[20\] -fixed false -x 1036 -y 115
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1086 -y 70
set_location -inst_name Communication_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO\[0\] -fixed false -x 1109 -y 78
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_cnst_i\[1\] -fixed false -x 1280 -y 168
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[14\] -fixed false -x 1073 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1\[1\] -fixed false -x 2270 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1\[5\] -fixed false -x 1900 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 1100 -y 43
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 2375 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m12_e_0_a3 -fixed false -x 2036 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 866 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[6\] -fixed false -x 1005 -y 82
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[39\] -fixed false -x 1073 -y 64
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[4\] -fixed false -x 2439 -y 345
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[8\] -fixed false -x 1056 -y 91
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[4\] -fixed false -x 864 -y 106
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 866 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[11\] -fixed false -x 2264 -y 297
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 952 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 2400 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer\[0\] -fixed false -x 2185 -y 301
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 2424 -y 361
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_1\[12\] -fixed false -x 1307 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9\[6\] -fixed false -x 2154 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2\[8\] -fixed false -x 894 -y 84
set_location -inst_name Controler_0/ADI_SPI_1/counter\[8\] -fixed false -x 1326 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[9\] -fixed false -x 2301 -y 327
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[14\] -fixed false -x 1206 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 883 -y 106
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[0\] -fixed false -x 1164 -y 114
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 -fixed false -x 1091 -y 123
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set -fixed false -x 1047 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 1534 -y 235
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[1\] -fixed false -x 1260 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/re_set_RNO -fixed false -x 2333 -y 333
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[20\] -fixed false -x 1233 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 1206 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_29_i_a4_1 -fixed false -x 2212 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[9\] -fixed false -x 1033 -y 91
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[36\] -fixed false -x 1110 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2\[2\] -fixed false -x 1185 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 2360 -y 346
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[7\] -fixed false -x 1155 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0\[1\] -fixed false -x 1943 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 2301 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8\[6\] -fixed false -x 2113 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2\[6\] -fixed false -x 2147 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0\[3\] -fixed false -x 1991 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 1135 -y 180
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 1099 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[25\] -fixed false -x 2412 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1\[0\] -fixed false -x 1962 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_15_i_0 -fixed false -x 2034 -y 270
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 1117 -y 123
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2_1\[5\] -fixed false -x 1245 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO\[5\] -fixed false -x 978 -y 123
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i -fixed false -x 852 -y 105
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[9\] -fixed false -x 1059 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1\[4\] -fixed false -x 2218 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6_2 -fixed false -x 2365 -y 345
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 1301 -y 201
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[5\] -fixed false -x 1106 -y 75
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[8\] -fixed false -x 1285 -y 174
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[4\] -fixed false -x 1305 -y 168
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv\[7\] -fixed false -x 2370 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0\[0\] -fixed false -x 2141 -y 274
set_location -inst_name Communication_0/Communication_Controler_0/state_reg_RNO\[2\] -fixed false -x 1224 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_3\[4\] -fixed false -x 2190 -y 280
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[25\] -fixed false -x 1310 -y 91
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv\[0\] -fixed false -x 1269 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.CO1 -fixed false -x 2211 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9\[7\] -fixed false -x 2155 -y 255
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2\[5\] -fixed false -x 866 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 -fixed false -x 1209 -y 60
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/REN_d1 -fixed false -x 2431 -y 352
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_15_1_sqmuxa_0_a4 -fixed false -x 2248 -y 270
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i -fixed false -x 1117 -y 114
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2\[4\] -fixed false -x 1350 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 -fixed false -x 1489 -y 180
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[39\] -fixed false -x 1063 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un8_and_lane_data_go_1 -fixed false -x 2141 -y 291
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/IlasRawCounter_1_0_sqmuxa -fixed false -x 2291 -y 342
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[7\] -fixed false -x 1263 -y 85
set_location -inst_name Controler_0/Command_Decoder_0/Perif_BUSY -fixed false -x 1221 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1788 -y 225
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[23\] -fixed false -x 1162 -y 87
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1050 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[19\] -fixed false -x 2272 -y 295
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[21\] -fixed false -x 1087 -y 115
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO -fixed false -x 1090 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 1244 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6\[4\] -fixed false -x 2148 -y 256
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 1213 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9\[5\] -fixed false -x 2276 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0\[3\] -fixed false -x 1953 -y 282
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNI35JG -fixed false -x 1133 -y 81
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_0_RNO_0\[0\] -fixed false -x 1385 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[26\] -fixed false -x 2225 -y 337
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2 -fixed false -x 1405 -y 138
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg\[7\] -fixed false -x 879 -y 115
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[35\] -fixed false -x 1091 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 1584 -y 253
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast\[5\] -fixed false -x 830 -y 73
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 1102 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence\[2\] -fixed false -x 2307 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 2421 -y 348
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[1\] -fixed false -x 1303 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2\[3\] -fixed false -x 2280 -y 352
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0\[5\] -fixed false -x 2024 -y 265
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[0\] -fixed false -x 902 -y 85
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[16\] -fixed false -x 1400 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array -fixed false -x 2150 -y 303
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0\[1\] -fixed false -x 2009 -y 264
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[7\] -fixed false -x 1178 -y 85
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[2\] -fixed false -x 1975 -y 315
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1\[1\] -fixed false -x 1943 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[7\] -fixed false -x 953 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0\[4\] -fixed false -x 2124 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1\[6\] -fixed false -x 1977 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[4\] -fixed false -x 1046 -y 81
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[34\] -fixed false -x 1079 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1445 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 2295 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29\[4\] -fixed false -x 1910 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9\[7\] -fixed false -x 2238 -y 255
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 1097 -y 76
set_location -inst_name Communication_0/Communication_Controler_0/state_reg_RNILU05\[5\] -fixed false -x 1228 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 897 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[7\] -fixed false -x 1230 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out -fixed false -x 1463 -y 139
set_location -inst_name Controler_0/Command_Decoder_0/counter\[22\] -fixed false -x 1114 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_i_a2\[3\] -fixed false -x 1222 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 1204 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data\[9\] -fixed false -x 1847 -y 265
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 855 -y 79
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[5\] -fixed false -x 1105 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[16\] -fixed false -x 1451 -y 142
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_12_9_sn_m12_e_0_a3 -fixed false -x 2248 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 2337 -y 370
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[8\] -fixed false -x 1089 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 2405 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0\[4\] -fixed false -x 1934 -y 277
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 862 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 2409 -y 372
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[9\] -fixed false -x 535 -y 42
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_6 -fixed false -x 2336 -y 342
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1\[15\] -fixed false -x 1213 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/re_set -fixed false -x 2386 -y 364
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[1\] -fixed false -x 1296 -y 181
set_location -inst_name Controler_0/gpio_controler_0/PULSE_MASK\[9\] -fixed false -x 1228 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 1789 -y 225
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1\[4\] -fixed false -x 1937 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 2356 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput\[1\] -fixed false -x 2451 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_7_i_0_0 -fixed false -x 2059 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9\[0\] -fixed false -x 2135 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[5\] -fixed false -x 1039 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 1653 -y 222
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 2293 -y 361
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 1058 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_24_0_sqmuxa_0_RNIQ0V92 -fixed false -x 1931 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23\[5\] -fixed false -x 1887 -y 262
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 1136 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25\[2\] -fixed false -x 2259 -y 268
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_Z\[8\] -fixed false -x 1268 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0_x2\[2\] -fixed false -x 2071 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 2390 -y 375
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame\[3\] -fixed false -x 2290 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNI0Q7T -fixed false -x 2431 -y 351
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_16_1_sqmuxa_2_0_a4 -fixed false -x 2213 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 858 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0\[7\] -fixed false -x 2015 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 -fixed false -x 2275 -y 369
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 1204 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3\[3\] -fixed false -x 1828 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count\[2\] -fixed false -x 2439 -y 370
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 1022 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[0\] -fixed false -x 1146 -y 76
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[14\] -fixed false -x 1106 -y 72
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[10\] -fixed false -x 1223 -y 190
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 1478 -y 219
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[5\] -fixed false -x 966 -y 84
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_ns_a2\[3\] -fixed false -x 1148 -y 96
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11 -fixed false -x 1208 -y 105
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[4\] -fixed false -x 1092 -y 70
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 -fixed false -x 1158 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1577 -y 244
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 2335 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9\[1\] -fixed false -x 2236 -y 268
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 1383 -y 244
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[28\] -fixed false -x 1081 -y 78
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2\[35\] -fixed false -x 1090 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0\[1\] -fixed false -x 1956 -y 282
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[19\] -fixed false -x 1232 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[20\] -fixed false -x 2221 -y 330
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22\[4\] -fixed false -x 1931 -y 283
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9\[4\] -fixed false -x 2103 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_2\[4\] -fixed false -x 2043 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0\[0\] -fixed false -x 2122 -y 255
set_location -inst_name Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2_RNIAT0R -fixed false -x 1190 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1\[0\] -fixed false -x 1980 -y 288
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 2281 -y 199
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[15\] -fixed false -x 1057 -y 117
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[11\] -fixed false -x 1418 -y 132
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[6\] -fixed false -x 1196 -y 91
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE -fixed false -x 1771 -y 211
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[10\] -fixed false -x 1250 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1\[1\] -fixed false -x 2003 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 1098 -y 43
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82\[6\] -fixed false -x 968 -y 111
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[54\] -fixed false -x 1919 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_8_9_sn_m12_e_0_a3 -fixed false -x 2035 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv\[7\] -fixed false -x 2366 -y 357
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0\[4\] -fixed false -x 1278 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[2\] -fixed false -x 1203 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 1732 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[11\] -fixed false -x 2299 -y 330
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[10\] -fixed false -x 1222 -y 184
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 1221 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9\[1\] -fixed false -x 2210 -y 261
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[2\] -fixed false -x 946 -y 127
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[38\] -fixed false -x 1093 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0\[7\] -fixed false -x 1947 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[2\] -fixed false -x 2323 -y 315
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[9\] -fixed false -x 1201 -y 109
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[2\] -fixed false -x 1170 -y 97
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[8\] -fixed false -x 1197 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2\[0\] -fixed false -x 2457 -y 354
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 1009 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1\[5\] -fixed false -x 1886 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3\[9\] -fixed false -x 2334 -y 361
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1650 -y 223
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1824 -y 262
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1364 -y 238
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 -fixed false -x 1035 -y 111
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[1\] -fixed false -x 1070 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 2396 -y 343
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 1495 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 2231 -y 331
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[0\] -fixed false -x 1111 -y 87
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 923 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 998 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 2426 -y 334
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1447 -y 207
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN_0 -fixed false -x 812 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 2362 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 2384 -y 345
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 975 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[7\] -fixed false -x 1415 -y 132
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r\[3\] -fixed false -x 2249 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0\[2\] -fixed false -x 1968 -y 264
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[14\] -fixed false -x 1245 -y 103
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[28\] -fixed false -x 955 -y 111
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[39\] -fixed false -x 1854 -y 315
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIM2FD1 -fixed false -x 2443 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 2430 -y 343
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 1021 -y 88
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[0\] -fixed false -x 1003 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1484 -y 213
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[10\] -fixed false -x 1294 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 2309 -y 370
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[11\] -fixed false -x 973 -y 117
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 -fixed false -x 873 -y 105
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[6\] -fixed false -x 2000 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[11\] -fixed false -x 2432 -y 337
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_RNO\[0\] -fixed false -x 1308 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15\[4\] -fixed false -x 2017 -y 280
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 1483 -y 175
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[26\] -fixed false -x 1173 -y 166
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 1089 -y 43
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 1094 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 1590 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 2367 -y 364
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[16\] -fixed false -x 1316 -y 180
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 896 -y 85
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2\[13\] -fixed false -x 1240 -y 102
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[5\] -fixed false -x 1230 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1\[3\] -fixed false -x 1952 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0\[3\] -fixed false -x 2264 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1\[1\] -fixed false -x 1956 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[1\] -fixed false -x 927 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[2\] -fixed false -x 897 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_o2\[2\] -fixed false -x 2226 -y 300
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI7LM3\[8\] -fixed false -x 946 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[4\] -fixed false -x 787 -y 70
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs -fixed false -x 1251 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[1\] -fixed false -x 926 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 2222 -y 331
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[1\] -fixed false -x 1551 -y 175
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[0\] -fixed false -x 1253 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[25\] -fixed false -x 1406 -y 133
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[0\] -fixed false -x 1195 -y 84
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 1058 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[29\] -fixed false -x 2125 -y 304
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 2444 -y 328
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[5\] -fixed false -x 969 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[14\] -fixed false -x 1050 -y 42
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0\[6\] -fixed false -x 2206 -y 267
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 1780 -y 216
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[32\] -fixed false -x 1130 -y 87
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[18\] -fixed false -x 1014 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2\[5\] -fixed false -x 1892 -y 267
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1476 -y 210
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt\[3\] -fixed false -x 2415 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0\[5\] -fixed false -x 2132 -y 276
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[11\] -fixed false -x 1418 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0\[0\] -fixed false -x 2014 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0\[1\] -fixed false -x 1178 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 2284 -y 364
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[15\] -fixed false -x 1206 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25\[5\] -fixed false -x 2258 -y 262
set_location -inst_name Controler_0/gpio_controler_0/un11_read_signal_2 -fixed false -x 1233 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence\[2\] -fixed false -x 2319 -y 346
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[6\] -fixed false -x 1233 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1\[3\] -fixed false -x 2219 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 2458 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_write_enable_1_4_u_0_a3\[6\] -fixed false -x 2074 -y 288
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1999 -y 238
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[15\] -fixed false -x 1201 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[9\] -fixed false -x 979 -y 181
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 949 -y 118
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[4\] -fixed false -x 1151 -y 103
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[8\] -fixed false -x 1059 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 1557 -y 237
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[13\] -fixed false -x 1257 -y 97
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs -fixed false -x 1262 -y 87
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[0\] -fixed false -x 1321 -y 91
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1\[2\] -fixed false -x 1223 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 2349 -y 337
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[35\] -fixed false -x 1073 -y 82
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[14\] -fixed false -x 1453 -y 139
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[6\] -fixed false -x 919 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 1049 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 2347 -y 334
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO\[13\] -fixed false -x 1410 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1\[1\] -fixed false -x 1939 -y 270
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX1\[0\] -fixed false -x 1344 -y 207
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[29\] -fixed false -x 956 -y 112
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 882 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit\[0\] -fixed false -x 1185 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode\[1\] -fixed false -x 2336 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 2274 -y 373
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[0\] -fixed false -x 956 -y 127
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 871 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 2420 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7\[7\] -fixed false -x 2199 -y 265
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_2\[15\] -fixed false -x 1163 -y 102
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[20\] -fixed false -x 1101 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 2328 -y 331
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[15\] -fixed false -x 1203 -y 99
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[59\] -fixed false -x 1350 -y 237
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0\[1\] -fixed false -x 2216 -y 261
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[32\] -fixed false -x 877 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[24\] -fixed false -x 2454 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 2331 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 2410 -y 376
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 2385 -y 375
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 840 -y 73
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[5\] -fixed false -x 975 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 2426 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 -fixed false -x 2354 -y 321
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[10\] -fixed false -x 1448 -y 133
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 -fixed false -x 957 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[8\] -fixed false -x 847 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9\[2\] -fixed false -x 2254 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_fast\[2\] -fixed false -x 830 -y 72
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1\[7\] -fixed false -x 1053 -y 114
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 872 -y 108
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[7\] -fixed false -x 1148 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_0\[2\] -fixed false -x 2214 -y 280
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[21\] -fixed false -x 947 -y 115
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[26\] -fixed false -x 1251 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 1923 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1\[5\] -fixed false -x 1889 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o4_RNIOJPL1_2 -fixed false -x 2193 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 1082 -y 63
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL\[8\] -fixed false -x 1037 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 1528 -y 211
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28\[6\] -fixed false -x 1952 -y 280
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 -fixed false -x 1354 -y 99
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[4\] -fixed false -x 1325 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_16_i_0_1 -fixed false -x 2058 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_27_1_sqmuxa_1_0_a4 -fixed false -x 1922 -y 270
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[8\] -fixed false -x 1155 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[6\] -fixed false -x 2014 -y 265
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[28\] -fixed false -x 938 -y 111
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 844 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer\[5\] -fixed false -x 2238 -y 301
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[10\] -fixed false -x 1223 -y 82
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo_3 -fixed false -x 1352 -y 183
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[13\] -fixed false -x 1154 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3\[1\] -fixed false -x 1927 -y 265
set_location -inst_name Controler_0/Command_Decoder_0/counter\[26\] -fixed false -x 1118 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI0F7S\[7\] -fixed false -x 1472 -y 183
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1075 -y 64
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[8\] -fixed false -x 1460 -y 207
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 1377 -y 201
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 1389 -y 244
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 -fixed false -x 1071 -y 117
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[3\] -fixed false -x 1336 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13\[6\] -fixed false -x 2266 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite\[2\] -fixed false -x 2136 -y 295
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0\[4\] -fixed false -x 1865 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0\[6\] -fixed false -x 1937 -y 282
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMKPL\[4\] -fixed false -x 1091 -y 42
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 890 -y 73
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2\[8\] -fixed false -x 1317 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[8\] -fixed false -x 2425 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1\[1\] -fixed false -x 2000 -y 264
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[0\] -fixed false -x 1285 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_o3\[3\] -fixed false -x 2195 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0\[7\] -fixed false -x 2256 -y 264
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[7\] -fixed false -x 1448 -y 198
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[0\] -fixed false -x 1064 -y 42
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[26\] -fixed false -x 1134 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9s2 -fixed false -x 2236 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1\[4\] -fixed false -x 1032 -y 90
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_i_m2\[21\] -fixed false -x 1148 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 2365 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0\[0\] -fixed false -x 2115 -y 255
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[12\] -fixed false -x 936 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2\[0\] -fixed false -x 991 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_0 -fixed false -x 2229 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[6\] -fixed false -x 947 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 2272 -y 370
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1987 -y 234
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[13\] -fixed false -x 1404 -y 129
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[14\] -fixed false -x 1207 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0\[3\] -fixed false -x 2101 -y 270
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1525 -y 223
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2_1\[6\] -fixed false -x 1232 -y 87
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 872 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1485 -y 208
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 2078 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 2402 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[11\] -fixed false -x 2253 -y 336
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[36\] -fixed false -x 1087 -y 63
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[23\] -fixed false -x 1080 -y 78
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[2\] -fixed false -x 1259 -y 175
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[2\] -fixed false -x 1061 -y 96
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[2\] -fixed false -x 1193 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 2295 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1\[7\] -fixed false -x 2254 -y 270
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1114 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 2376 -y 346
set_location -inst_name Controler_0/Command_Decoder_0/counter\[3\] -fixed false -x 1095 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 -fixed false -x 1034 -y 114
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[5\] -fixed false -x 1161 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1\[2\] -fixed false -x 1971 -y 261
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[18\] -fixed false -x 1254 -y 181
set_location -inst_name BUFD_0 -fixed false -x 1765 -y 210
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 1385 -y 244
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[13\] -fixed false -x 1298 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[0\] -fixed false -x 2316 -y 324
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 1734 -y 216
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[2\] -fixed false -x 1302 -y 103
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 1031 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1753 -y 217
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[13\] -fixed false -x 1189 -y 61
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[25\] -fixed false -x 275 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 2404 -y 373
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 956 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[1\] -fixed false -x 1149 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0\[7\] -fixed false -x 2080 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 1111 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 1373 -y 235
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[10\] -fixed false -x 1281 -y 153
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9\[6\] -fixed false -x 2098 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[2\] -fixed false -x 2428 -y 361
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1352 -y 235
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[10\] -fixed false -x 1347 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3\[3\] -fixed false -x 2108 -y 256
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[4\] -fixed false -x 1207 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_12_i_0 -fixed false -x 2037 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1\[2\] -fixed false -x 2069 -y 256
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1520 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2\[6\] -fixed false -x 2143 -y 270
set_location -inst_name Controler_0/ADI_SPI_0/state_reg\[0\] -fixed false -x 1235 -y 79
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[4\] -fixed false -x 1173 -y 85
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[7\] -fixed false -x 1192 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg\[6\] -fixed false -x 878 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a2_1_RNIB6V11 -fixed false -x 2022 -y 288
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[4\] -fixed false -x 1235 -y 85
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[2\] -fixed false -x 1257 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[9\] -fixed false -x 851 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a4_0 -fixed false -x 2072 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 940 -y 112
set_location -inst_name Data_Block_0/Communication_Builder_0/event_ram_r_data_status_4 -fixed false -x 1390 -y 180
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 1092 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[7\] -fixed false -x 1036 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 2342 -y 364
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 1502 -y 228
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[22\] -fixed false -x 1072 -y 70
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[10\] -fixed false -x 1004 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[25\] -fixed false -x 2260 -y 298
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 -fixed false -x 967 -y 105
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[4\] -fixed false -x 1289 -y 91
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_1_a3 -fixed false -x 1465 -y 144
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[23\] -fixed false -x 2159 -y 307
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 2452 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_28_1_sqmuxa_0_a4 -fixed false -x 1954 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 1100 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.0.un32_input_k_array -fixed false -x 2269 -y 297
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 890 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0_2/Chain\[0\] -fixed false -x 2281 -y 319
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 -fixed false -x 1343 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[0\] -fixed false -x 945 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1_RNIB1071\[3\] -fixed false -x 2053 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 2395 -y 331
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[35\] -fixed false -x 190 -y 261
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[33\] -fixed false -x 2186 -y 288
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[26\] -fixed false -x 1173 -y 165
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1\[2\] -fixed false -x 2134 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_25_i_o2 -fixed false -x 2029 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[2\] -fixed false -x 2383 -y 345
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1532 -y 211
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[8\] -fixed false -x 1178 -y 82
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs -fixed false -x 1289 -y 84
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[11\] -fixed false -x 1352 -y 174
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO -fixed false -x 1025 -y 114
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 1095 -y 73
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[9\] -fixed false -x 1342 -y 193
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[4\] -fixed false -x 1323 -y 181
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_2 -fixed false -x 1068 -y 138
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[13\] -fixed false -x 2418 -y 375
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st\[4\] -fixed false -x 2364 -y 325
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 1546 -y 214
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[24\] -fixed false -x 1060 -y 64
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[17\] -fixed false -x 1047 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO -fixed false -x 834 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 2434 -y 337
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2\[4\] -fixed false -x 1300 -y 168
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[23\] -fixed false -x 1095 -y 63
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0\[1\] -fixed false -x 1923 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[3\] -fixed false -x 1033 -y 111
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[24\] -fixed false -x 1405 -y 133
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[4\] -fixed false -x 1088 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 2348 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[31\] -fixed false -x 2421 -y 358
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[12\] -fixed false -x 1162 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[3\] -fixed false -x 929 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9\[0\] -fixed false -x 2149 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[34\] -fixed false -x 1069 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5_RNIEGMB3\[2\] -fixed false -x 2375 -y 327
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 -fixed false -x 859 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9\[5\] -fixed false -x 2105 -y 261
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_2\[13\] -fixed false -x 1190 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 2355 -y 370
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 1238 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[3\] -fixed false -x 760 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 1486 -y 211
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_fifo_count_1_o3\[5\] -fixed false -x 2077 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24\[3\] -fixed false -x 1925 -y 277
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[11\] -fixed false -x 1186 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 942 -y 112
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[2\] -fixed false -x 1303 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9\[2\] -fixed false -x 2232 -y 261
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_2 -fixed false -x 1038 -y 126
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[1\] -fixed false -x 1400 -y 139
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 986 -y 88
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[1\] -fixed false -x 1304 -y 103
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 987 -y 85
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[15\] -fixed false -x 1159 -y 111
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[4\] -fixed false -x 1337 -y 193
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 2388 -y 373
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[4\] -fixed false -x 958 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a3 -fixed false -x 2032 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1\[2\] -fixed false -x 2212 -y 280
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 -fixed false -x 1428 -y 135
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[9\] -fixed false -x 1303 -y 168
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[13\] -fixed false -x 1075 -y 136
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12 -fixed false -x 1211 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 2399 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1\[3\] -fixed false -x 1912 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0\[2\] -fixed false -x 2298 -y 345
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[26\] -fixed false -x 1069 -y 82
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[25\] -fixed false -x 1129 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0_x2\[1\] -fixed false -x 1868 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary\[3\] -fixed false -x 1011 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 1517 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24\[4\] -fixed false -x 1924 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9\[0\] -fixed false -x 2002 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_RNIRSJA2 -fixed false -x 2323 -y 342
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8\[5\] -fixed false -x 1246 -y 87
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[3\] -fixed false -x 1019 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[37\] -fixed false -x 1052 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 1095 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[21\] -fixed false -x 2450 -y 343
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[3\] -fixed false -x 762 -y 73
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[8\] -fixed false -x 1182 -y 100
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[31\] -fixed false -x 1081 -y 75
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 1078 -y 130
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 1026 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[20\] -fixed false -x 761 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[31\] -fixed false -x 2397 -y 360
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[25\] -fixed false -x 1158 -y 88
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36\[1\] -fixed false -x 1156 -y 163
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[6\] -fixed false -x 967 -y 127
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2\[5\] -fixed false -x 883 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0\[7\] -fixed false -x 1872 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[18\] -fixed false -x 2420 -y 355
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[22\] -fixed false -x 920 -y 117
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[40\] -fixed false -x 793 -y 210
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[2\] -fixed false -x 1159 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[9\] -fixed false -x 1115 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4\[0\] -fixed false -x 1976 -y 277
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[7\] -fixed false -x 1199 -y 109
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[31\] -fixed false -x 807 -y 72
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[31\] -fixed false -x 922 -y 115
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 1090 -y 130
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[39\] -fixed false -x 1129 -y 78
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[19\] -fixed false -x 1460 -y 139
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 -fixed false -x 1151 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[7\] -fixed false -x 1391 -y 136
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3\[1\] -fixed false -x 1259 -y 189
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO -fixed false -x 1838 -y 225
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[4\] -fixed false -x 2439 -y 343
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 1368 -y 235
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[39\] -fixed false -x 1128 -y 78
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[31\] -fixed false -x 1010 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 1517 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 2389 -y 343
set_location -inst_name Controler_0/Command_Decoder_0/counter\[24\] -fixed false -x 1116 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[8\] -fixed false -x 973 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 1523 -y 226
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[10\] -fixed false -x 2412 -y 363
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer\[0\] -fixed false -x 1266 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_12_i_0_RNO -fixed false -x 2036 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2\[14\] -fixed false -x 1052 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 2411 -y 351
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1\[5\] -fixed false -x 1915 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a2 -fixed false -x 2242 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 2311 -y 369
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1484 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg\[2\] -fixed false -x 2226 -y 298
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNIPV8A1 -fixed false -x 1470 -y 183
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[34\] -fixed false -x 1128 -y 87
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_RNO\[6\] -fixed false -x 1354 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i\[2\] -fixed false -x 2444 -y 354
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0\[5\] -fixed false -x 1165 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 1062 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 2233 -y 333
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[4\] -fixed false -x 1216 -y 184
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1\[4\] -fixed false -x 1224 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1\[2\] -fixed false -x 2237 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 2314 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0\[0\] -fixed false -x 2221 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[39\] -fixed false -x 1069 -y 64
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary\[3\] -fixed false -x 1159 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[8\] -fixed false -x 1109 -y 108
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[36\] -fixed false -x 1060 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 1957 -y 237
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[11\] -fixed false -x 1022 -y 118
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1120 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 2425 -y 352
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 1071 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[23\] -fixed false -x 2459 -y 361
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1122 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[8\] -fixed false -x 1030 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 2430 -y 352
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[35\] -fixed false -x 1147 -y 82
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[7\] -fixed false -x 847 -y 75
set_location -inst_name Controler_0/ADI_SPI_0/sdio_cl_RNO -fixed false -x 1194 -y 81
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[22\] -fixed false -x 574 -y 63
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_i_2_1\[11\] -fixed false -x 1215 -y 87
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[5\] -fixed false -x 1183 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 930 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg\[4\] -fixed false -x 2179 -y 301
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_2_i_o2 -fixed false -x 2253 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 1074 -y 124
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[4\] -fixed false -x 925 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 878 -y 91
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[5\] -fixed false -x 1346 -y 174
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[41\] -fixed false -x 1467 -y 237
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/IlasSeqCount.Last_ILAS_Seq_3 -fixed false -x 2219 -y 297
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1474 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9\[5\] -fixed false -x 2261 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 2395 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 -fixed false -x 952 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0\[4\] -fixed false -x 2134 -y 270
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns\[2\] -fixed false -x 831 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 1384 -y 244
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1482 -y 214
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 1095 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2\[1\] -fixed false -x 889 -y 114
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[6\] -fixed false -x 912 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 2401 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array_1 -fixed false -x 2153 -y 309
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1\[4\] -fixed false -x 1870 -y 280
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ\[4\] -fixed false -x 971 -y 117
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[8\] -fixed false -x 1176 -y 81
set_location -inst_name Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0 -fixed false -x 1325 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_15_9_sn_m6_e_0_a2 -fixed false -x 2021 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1\[4\] -fixed false -x 2211 -y 280
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT -fixed false -x 1266 -y 96
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[8\] -fixed false -x 1168 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[17\] -fixed false -x 2332 -y 333
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\] -fixed false -x 1160 -y 70
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[7\] -fixed false -x 770 -y 70
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 868 -y 82
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 908 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[9\] -fixed false -x 1222 -y 190
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1121 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18\[3\] -fixed false -x 1898 -y 268
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[19\] -fixed false -x 941 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[31\] -fixed false -x 1084 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28\[1\] -fixed false -x 1953 -y 280
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[28\] -fixed false -x 1350 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 2176 -y 217
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[13\] -fixed false -x 1194 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9\[4\] -fixed false -x 2111 -y 273
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[17\] -fixed false -x 1401 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[4\] -fixed false -x 2311 -y 324
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29\[1\] -fixed false -x 2266 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0\[4\] -fixed false -x 2018 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[31\] -fixed false -x 945 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0\[0\] -fixed false -x 1965 -y 274
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 1561 -y 207
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[12\] -fixed false -x 1136 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9\[0\] -fixed false -x 2131 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9\[2\] -fixed false -x 1931 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 1140 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15\[1\] -fixed false -x 2269 -y 271
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 1074 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 2450 -y 334
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1\[5\] -fixed false -x 1227 -y 105
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[14\] -fixed false -x 949 -y 117
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 885 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9\[4\] -fixed false -x 2262 -y 264
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[6\] -fixed false -x 1063 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[1\] -fixed false -x 2245 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_14_9_sn_m12_e_0_a3 -fixed false -x 2033 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9\[5\] -fixed false -x 1903 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23\[4\] -fixed false -x 1983 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt\[6\] -fixed false -x 2418 -y 328
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 876 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[0\] -fixed false -x 1384 -y 136
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[6\] -fixed false -x 1144 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0\[4\] -fixed false -x 2183 -y 255
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 879 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 891 -y 109
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUOM01\[0\] -fixed false -x 971 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0\[3\] -fixed false -x 2275 -y 295
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[2\] -fixed false -x 998 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 1063 -y 72
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[3\] -fixed false -x 1293 -y 96
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 1072 -y 130
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_7 -fixed false -x 878 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0\[7\] -fixed false -x 1893 -y 270
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_a3_0\[0\] -fixed false -x 1355 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[21\] -fixed false -x 2296 -y 331
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[29\] -fixed false -x 1313 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_18_1_sqmuxa_3_2 -fixed false -x 2199 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9\[5\] -fixed false -x 2096 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_10_i_a4_2 -fixed false -x 2072 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 1785 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9\[5\] -fixed false -x 2126 -y 261
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[0\] -fixed false -x 743 -y 288
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[17\] -fixed false -x 1071 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1\[4\] -fixed false -x 1913 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1\[4\] -fixed false -x 2132 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9\[0\] -fixed false -x 2159 -y 261
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[5\] -fixed false -x 1229 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9\[7\] -fixed false -x 1907 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 1188 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0\[5\] -fixed false -x 2259 -y 270
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[4\] -fixed false -x 922 -y 103
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[37\] -fixed false -x 1052 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0\[6\] -fixed false -x 2352 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1\[0\] -fixed false -x 2065 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_86_i_i -fixed false -x 2214 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNIBJD3 -fixed false -x 2453 -y 351
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/sample_0_a2 -fixed false -x 2439 -y 372
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO -fixed false -x 1141 -y 108
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 1117 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 1589 -y 207
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 -fixed false -x 1247 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1537 -y 214
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 2365 -y 364
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[6\] -fixed false -x 1196 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[9\] -fixed false -x 1012 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st_RNIINHQ\[2\] -fixed false -x 2381 -y 327
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 1116 -y 124
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 906 -y 96
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_0\[11\] -fixed false -x 1257 -y 87
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 851 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 942 -y 115
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[41\] -fixed false -x 1311 -y 234
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 1780 -y 253
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3\[6\] -fixed false -x 2370 -y 352
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[26\] -fixed false -x 1062 -y 63
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG\[0\] -fixed false -x 1149 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 2375 -y 349
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[25\] -fixed false -x 941 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/Q\[3\] -fixed false -x 2256 -y 363
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 980 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 2394 -y 346
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1532 -y 222
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4\[5\] -fixed false -x 1966 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2\[0\] -fixed false -x 2235 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[31\] -fixed false -x 815 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1\[6\] -fixed false -x 1948 -y 270
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[3\] -fixed false -x 1172 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29\[5\] -fixed false -x 2261 -y 262
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[2\] -fixed false -x 1149 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[17\] -fixed false -x 1253 -y 181
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[29\] -fixed false -x 989 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 918 -y 117
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[33\] -fixed false -x 1056 -y 72
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY1\[0\] -fixed false -x 1350 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19\[4\] -fixed false -x 2253 -y 265
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[7\] -fixed false -x 1268 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1493 -y 181
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[21\] -fixed false -x 1246 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[33\] -fixed false -x 967 -y 103
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[3\] -fixed false -x 1215 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9\[1\] -fixed false -x 2218 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 2421 -y 343
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 -fixed false -x 1122 -y 91
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[10\] -fixed false -x 1234 -y 181
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1\[9\] -fixed false -x 1221 -y 105
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[5\] -fixed false -x 1460 -y 142
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[9\] -fixed false -x 1060 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[1\] -fixed false -x 1529 -y 238
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[3\] -fixed false -x 1034 -y 109
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1083 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1486 -y 208
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 1908 -y 234
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[31\] -fixed false -x 2379 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[8\] -fixed false -x 973 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5_RNO -fixed false -x 2398 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[19\] -fixed false -x 2419 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9\[5\] -fixed false -x 1906 -y 265
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIF3F1\[0\] -fixed false -x 1103 -y 42
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[30\] -fixed false -x 1095 -y 70
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1473 -y 183
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1515 -y 226
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2\[5\] -fixed false -x 2151 -y 304
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[15\] -fixed false -x 1399 -y 136
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[2\] -fixed false -x 1286 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m6_e_0_a2_0_a3 -fixed false -x 2241 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty -fixed false -x 2414 -y 373
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[6\] -fixed false -x 1184 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[9\] -fixed false -x 759 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 1696 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[30\] -fixed false -x 2450 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2\[4\] -fixed false -x 1937 -y 277
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 1049 -y 129
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[5\] -fixed false -x 1290 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[32\] -fixed false -x 1134 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[34\] -fixed false -x 1103 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3_RNIB1071_0\[0\] -fixed false -x 2037 -y 276
set_location -inst_name Controler_0/ADI_SPI_0/divider_enable -fixed false -x 1173 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 1148 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 2418 -y 376
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[7\] -fixed false -x 1176 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29\[1\] -fixed false -x 1948 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2\[0\] -fixed false -x 1896 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9\[6\] -fixed false -x 2274 -y 270
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1537 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg\[2\] -fixed false -x 2181 -y 301
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[22\] -fixed false -x 1075 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[0\] -fixed false -x 1876 -y 244
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[6\] -fixed false -x 1275 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 1051 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9\[0\] -fixed false -x 1888 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1\[6\] -fixed false -x 1999 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 2389 -y 345
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 843 -y 109
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[11\] -fixed false -x 1191 -y 96
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[3\] -fixed false -x 1289 -y 175
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_4_0\[0\] -fixed false -x 1173 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 1931 -y 237
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX0\[0\] -fixed false -x 1293 -y 180
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[17\] -fixed false -x 946 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[31\] -fixed false -x 2421 -y 357
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[14\] -fixed false -x 1096 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 2430 -y 334
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 1403 -y 243
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[0\] -fixed false -x 1259 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[0\] -fixed false -x 1024 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i -fixed false -x 946 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1484 -y 211
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9\[6\] -fixed false -x 2266 -y 270
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[12\] -fixed false -x 1068 -y 127
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[9\] -fixed false -x 1087 -y 127
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 975 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value\[0\] -fixed false -x 1012 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 941 -y 112
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[31\] -fixed false -x 1485 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer\[6\] -fixed false -x 2155 -y 292
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[3\] -fixed false -x 2363 -y 336
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg\[8\] -fixed false -x 1164 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_20_i_0_0 -fixed false -x 2081 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/Q\[2\] -fixed false -x 2444 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data\[8\] -fixed false -x 1887 -y 265
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 1127 -y 124
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 -fixed false -x 1176 -y 63
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29\[0\] -fixed false -x 2016 -y 268
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[58\] -fixed false -x 971 -y 228
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i -fixed false -x 876 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[7\] -fixed false -x 1003 -y 88
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[0\] -fixed false -x 1444 -y 142
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn -fixed false -x 2350 -y 325
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[19\] -fixed false -x 788 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[10\] -fixed false -x 1943 -y 280
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 904 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2\[2\] -fixed false -x 2318 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st\[2\] -fixed false -x 2373 -y 328
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61\[21\] -fixed false -x 1072 -y 111
set_location -inst_name Controler_0/Reset_Controler_0/state_reg_RNO\[2\] -fixed false -x 1218 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array_2 -fixed false -x 2157 -y 303
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[29\] -fixed false -x 1025 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 2382 -y 373
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[26\] -fixed false -x 939 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[5\] -fixed false -x 1147 -y 76
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[36\] -fixed false -x 1090 -y 64
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/un1_state_reg_4_i_i -fixed false -x 2224 -y 300
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm\[3\] -fixed false -x 2353 -y 322
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid_RNIGFVF1 -fixed false -x 2432 -y 351
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 2415 -y 348
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 -fixed false -x 1001 -y 63
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1\[2\] -fixed false -x 2111 -y 270
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[18\] -fixed false -x 1330 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[13\] -fixed false -x 1467 -y 136
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[7\] -fixed false -x 1235 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 1257 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 1101 -y 126
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[30\] -fixed false -x 765 -y 73
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[2\] -fixed false -x 1293 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 -fixed false -x 1059 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 1372 -y 246
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[33\] -fixed false -x 1077 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[12\] -fixed false -x 1071 -y 112
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[28\] -fixed false -x 1099 -y 63
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 2283 -y 361
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 1115 -y 124
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_3\[11\] -fixed false -x 1251 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_a2_0\[2\] -fixed false -x 2222 -y 297
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 2426 -y 352
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[8\] -fixed false -x 930 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 2327 -y 372
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 1129 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO -fixed false -x 2456 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9\[7\] -fixed false -x 2106 -y 255
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 1027 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n4 -fixed false -x 895 -y 117
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 919 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 993 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[9\] -fixed false -x 840 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[22\] -fixed false -x 2227 -y 331
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[22\] -fixed false -x 914 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int -fixed false -x 885 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh\[1\] -fixed false -x 2443 -y 355
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[5\] -fixed false -x 1039 -y 111
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg\[2\] -fixed false -x 814 -y 73
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 1051 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 -fixed false -x 997 -y 78
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[8\] -fixed false -x 1111 -y 108
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 1017 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[12\] -fixed false -x 1188 -y 61
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[17\] -fixed false -x 798 -y 69
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[4\] -fixed false -x 1104 -y 166
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count\[0\] -fixed false -x 2437 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_22_0_sqmuxa_0 -fixed false -x 2186 -y 279
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[2\] -fixed false -x 1262 -y 172
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3\[2\] -fixed false -x 1257 -y 183
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[4\] -fixed false -x 1262 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9\[3\] -fixed false -x 2249 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2\[2\] -fixed false -x 2012 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 2278 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0\[3\] -fixed false -x 2123 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 1121 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out -fixed false -x 1453 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[11\] -fixed false -x 2265 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0\[0\] -fixed false -x 1954 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value\[3\] -fixed false -x 1166 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30\[1\] -fixed false -x 1949 -y 268
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[6\] -fixed false -x 1209 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 1065 -y 64
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_2_0_iv_0_RNIAIHG\[5\] -fixed false -x 2298 -y 351
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[27\] -fixed false -x 951 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[31\] -fixed false -x 2220 -y 336
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 -fixed false -x 1082 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 -fixed false -x 1056 -y 123
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[7\] -fixed false -x 977 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 1128 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1\[1\] -fixed false -x 2240 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[39\] -fixed false -x 912 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1\[1\] -fixed false -x 2160 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[27\] -fixed false -x 2139 -y 304
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[15\] -fixed false -x 1011 -y 61
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 933 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg\[8\] -fixed false -x 883 -y 115
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 1191 -y 79
set_location -inst_name Controler_0/gpio_controler_0/state_reg\[4\] -fixed false -x 1221 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_22_1_sqmuxa_2_1 -fixed false -x 2034 -y 288
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[9\] -fixed false -x 846 -y 76
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[17\] -fixed false -x 1229 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1\[0\] -fixed false -x 2263 -y 264
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[3\] -fixed false -x 1100 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 2381 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 2371 -y 370
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[15\] -fixed false -x 1151 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[14\] -fixed false -x 997 -y 124
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 -fixed false -x 979 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 938 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[5\] -fixed false -x 1217 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[17\] -fixed false -x 976 -y 126
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 1249 -y 91
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[26\] -fixed false -x 1136 -y 81
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[23\] -fixed false -x 1308 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9\[5\] -fixed false -x 1895 -y 261
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[14\] -fixed false -x 1285 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 1030 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 1049 -y 124
set_location -inst_name Controler_0/Command_Decoder_0/counter\[0\] -fixed false -x 1098 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[12\] -fixed false -x 953 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9\[5\] -fixed false -x 2091 -y 261
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 -fixed false -x 1067 -y 108
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[18\] -fixed false -x 1340 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 1123 -y 88
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[8\] -fixed false -x 1167 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[3\] -fixed false -x 979 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[14\] -fixed false -x 910 -y 114
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[1\] -fixed false -x 1551 -y 174
set_location -inst_name Controler_0/ADI_SPI_0/counter\[3\] -fixed false -x 1167 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0\[0\] -fixed false -x 2009 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[13\] -fixed false -x 1159 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[9\] -fixed false -x 1115 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 2406 -y 349
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg\[1\] -fixed false -x 1005 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[7\] -fixed false -x 971 -y 85
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3 -fixed false -x 1146 -y 108
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 857 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer\[9\] -fixed false -x 2242 -y 301
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[15\] -fixed false -x 1300 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL\[8\] -fixed false -x 1230 -y 90
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[6\] -fixed false -x 1260 -y 87
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[23\] -fixed false -x 913 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 1104 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 2327 -y 370
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_RNIHM9C\[6\] -fixed false -x 1172 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 2367 -y 349
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[4\] -fixed false -x 1318 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock -fixed false -x 2453 -y 364
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[15\] -fixed false -x 1102 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1_RNIOOLJ\[3\] -fixed false -x 2055 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 1441 -y 207
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[22\] -fixed false -x 1113 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[5\] -fixed false -x 1031 -y 118
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 1018 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 -fixed false -x 1044 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1\[2\] -fixed false -x 1916 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[1\] -fixed false -x 970 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0\[7\] -fixed false -x 2112 -y 264
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A -fixed false -x 1184 -y 108
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2\[14\] -fixed false -x 1245 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 -fixed false -x 1208 -y 60
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7\[3\] -fixed false -x 2023 -y 280
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 1102 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1473 -y 211
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[0\] -fixed false -x 1219 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[2\] -fixed false -x 2312 -y 330
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1645 -y 223
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[7\] -fixed false -x 1556 -y 175
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 921 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/REN_d1 -fixed false -x 2262 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9\[2\] -fixed false -x 2126 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2\[3\] -fixed false -x 2443 -y 363
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 891 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[26\] -fixed false -x 1068 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.un1_rptr_fwft_cmb -fixed false -x 2374 -y 360
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 -fixed false -x 1333 -y 96
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[8\] -fixed false -x 1294 -y 175
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 1082 -y 112
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[31\] -fixed false -x 1352 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[3\] -fixed false -x 1314 -y 220
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 2318 -y 369
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 -fixed false -x 1045 -y 117
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[0\] -fixed false -x 1322 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set -fixed false -x 1160 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1\[7\] -fixed false -x 2179 -y 264
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[23\] -fixed false -x 1028 -y 109
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 875 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array_1 -fixed false -x 2234 -y 294
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_2\[11\] -fixed false -x 1282 -y 78
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[18\] -fixed false -x 1002 -y 117
set_location -inst_name Controler_0/Command_Decoder_0/counter\[6\] -fixed false -x 1098 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2\[4\] -fixed false -x 1213 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st\[4\] -fixed false -x 2393 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 2455 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/puls\[7\] -fixed false -x 2421 -y 328
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[11\] -fixed false -x 1177 -y 181
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[15\] -fixed false -x 1222 -y 108
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv\[8\] -fixed false -x 1283 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_3_2_sqmuxa_RNIAJ3E -fixed false -x 2357 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 2269 -y 373
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 1558 -y 208
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1591 -y 246
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[20\] -fixed false -x 1401 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 2425 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[18\] -fixed false -x 2420 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0\[3\] -fixed false -x 1826 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0\[4\] -fixed false -x 2123 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0\[6\] -fixed false -x 2166 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg\[4\] -fixed false -x 2320 -y 358
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24\[6\] -fixed false -x 2121 -y 274
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 1062 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 1699 -y 229
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[26\] -fixed false -x 901 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 1097 -y 124
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[3\] -fixed false -x 979 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_2 -fixed false -x 921 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence\[4\] -fixed false -x 2321 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_25_1_sqmuxa_1_a4_0_o3 -fixed false -x 2216 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 1200 -y 76
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles\[1\] -fixed false -x 1136 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[14\] -fixed false -x 923 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[8\] -fixed false -x 2294 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1_RNIB1071\[3\] -fixed false -x 2228 -y 279
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[15\] -fixed false -x 1280 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9\[0\] -fixed false -x 2165 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 2353 -y 372
set_location -inst_name Communication_0/Communication_ANW_MUX_0/communication_vote_vector8 -fixed false -x 1076 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[27\] -fixed false -x 990 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncTemp\[0\] -fixed false -x 2454 -y 352
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3\[5\] -fixed false -x 1914 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9s2 -fixed false -x 2237 -y 270
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[7\] -fixed false -x 1075 -y 42
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/IlasRawCounter_1_0_sqmuxa -fixed false -x 2374 -y 351
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3 -fixed false -x 1786 -y 208
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 -fixed false -x 901 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[14\] -fixed false -x 2414 -y 358
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[1\] -fixed false -x 1266 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 1509 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2\[8\] -fixed false -x 2285 -y 352
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1084 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[29\] -fixed false -x 1058 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1\[4\] -fixed false -x 2225 -y 261
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1\[14\] -fixed false -x 1216 -y 108
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[4\] -fixed false -x 1153 -y 76
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[0\] -fixed false -x 1295 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 865 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[9\] -fixed false -x 840 -y 76
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1044 -y 88
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 1051 -y 135
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 921 -y 106
set_location -inst_name Controler_0/ADI_SPI_1/counter\[7\] -fixed false -x 1325 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[3\] -fixed false -x 1836 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 2401 -y 348
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1117 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[2\] -fixed false -x 998 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 2241 -y 334
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1117 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/op_ge.un6_and_lane_data_golto9_5 -fixed false -x 2145 -y 291
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1\[2\] -fixed false -x 2146 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 841 -y 79
set_location -inst_name Controler_0/ADI_SPI_0/divider_enable_RNI0DLL -fixed false -x 1197 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2\[3\] -fixed false -x 1942 -y 274
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 919 -y 112
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 980 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[5\] -fixed false -x 1332 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 2270 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count\[4\] -fixed false -x 2429 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc6 -fixed false -x 2386 -y 375
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1\[5\] -fixed false -x 2358 -y 352
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[5\] -fixed false -x 1118 -y 91
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2\[34\] -fixed false -x 1091 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 1398 -y 243
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 1029 -y 82
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[6\] -fixed false -x 1291 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0\[4\] -fixed false -x 2142 -y 261
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[22\] -fixed false -x 1180 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[25\] -fixed false -x 1282 -y 165
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 2426 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9\[7\] -fixed false -x 2276 -y 270
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 2003 -y 238
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2 -fixed false -x 1329 -y 96
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[10\] -fixed false -x 1064 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 1770 -y 217
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 2046 -y 216
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[3\] -fixed false -x 1193 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2\[30\] -fixed false -x 963 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[3\] -fixed false -x 1872 -y 244
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[5\] -fixed false -x 1000 -y 82
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 1494 -y 175
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[18\] -fixed false -x 915 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9\[3\] -fixed false -x 1939 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 2331 -y 328
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[5\] -fixed false -x 1052 -y 135
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.N_104_i_i -fixed false -x 2049 -y 288
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[32\] -fixed false -x 918 -y 109
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 -fixed false -x 854 -y 90
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[6\] -fixed false -x 1198 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[30\] -fixed false -x 2424 -y 375
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[27\] -fixed false -x 2427 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter -fixed false -x 2301 -y 348
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_2\[11\] -fixed false -x 1197 -y 102
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[37\] -fixed false -x 1087 -y 72
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[24\] -fixed false -x 1509 -y 222
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_1 -fixed false -x 894 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[0\] -fixed false -x 1885 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st\[6\] -fixed false -x 2395 -y 328
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[1\] -fixed false -x 1063 -y 42
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[15\] -fixed false -x 1310 -y 181
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1 -fixed false -x 2450 -y 164
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[17\] -fixed false -x 1398 -y 133
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[21\] -fixed false -x 942 -y 103
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[16\] -fixed false -x 929 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[30\] -fixed false -x 2397 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_3_9_sn_m18_0_a2 -fixed false -x 2228 -y 273
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[27\] -fixed false -x 1225 -y 166
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 1084 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 1779 -y 219
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[23\] -fixed false -x 1088 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 1033 -y 88
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_Z\[6\] -fixed false -x 1279 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1118 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9\[2\] -fixed false -x 2105 -y 255
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1765 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 2385 -y 364
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[56\] -fixed false -x 189 -y 261
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[11\] -fixed false -x 1285 -y 168
set_location -inst_name Controler_0/gpio_controler_0/state_reg\[3\] -fixed false -x 1213 -y 97
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[13\] -fixed false -x 1204 -y 84
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[4\] -fixed false -x 1410 -y 126
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[27\] -fixed false -x 1481 -y 136
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1051 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 1122 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 2239 -y 337
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 883 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[3\] -fixed false -x 1406 -y 139
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[59\] -fixed false -x 1272 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5\[0\] -fixed false -x 2370 -y 324
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82\[2\] -fixed false -x 974 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1784 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 2346 -y 343
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[4\] -fixed false -x 1446 -y 133
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[4\] -fixed false -x 1164 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[12\] -fixed false -x 928 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9\[4\] -fixed false -x 2251 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0\[1\] -fixed false -x 2104 -y 261
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[14\] -fixed false -x 1160 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 1557 -y 219
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9s2 -fixed false -x 2152 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27\[7\] -fixed false -x 1964 -y 265
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 936 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[31\] -fixed false -x 2457 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RE_d1 -fixed false -x 2263 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9\[4\] -fixed false -x 1988 -y 267
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[0\] -fixed false -x 1429 -y 144
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_0_0 -fixed false -x 2188 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[13\] -fixed false -x 989 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 1588 -y 207
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[3\] -fixed false -x 1145 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 1095 -y 124
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[33\] -fixed false -x 1142 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 2265 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2\[0\] -fixed false -x 2221 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode\[1\] -fixed false -x 2352 -y 322
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_19_1_sqmuxa_4 -fixed false -x 2229 -y 279
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 1784 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16\[0\] -fixed false -x 1904 -y 280
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[5\] -fixed false -x 1052 -y 42
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[8\] -fixed false -x 1455 -y 141
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[3\] -fixed false -x 742 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m12_e_0_a3 -fixed false -x 2204 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 915 -y 85
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[2\] -fixed false -x 1098 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNIBJD3 -fixed false -x 2451 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_23_1_sqmuxa_1_0_a4 -fixed false -x 2025 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_1 -fixed false -x 2346 -y 324
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e -fixed false -x 1057 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0\[4\] -fixed false -x 1937 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 2431 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5\[3\] -fixed false -x 2288 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[20\] -fixed false -x 2261 -y 294
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg\[9\] -fixed false -x 963 -y 124
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 -fixed false -x 1353 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1\[6\] -fixed false -x 2088 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 1053 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg\[3\] -fixed false -x 2173 -y 301
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21\[1\] -fixed false -x 2218 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 2397 -y 331
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 846 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 2254 -y 337
set_location -inst_name Controler_0/Command_Decoder_0/counter_RNO\[0\] -fixed false -x 1098 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 1563 -y 208
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 1757 -y 217
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[9\] -fixed false -x 1189 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[36\] -fixed false -x 1062 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 992 -y 118
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[1\] -fixed false -x 1202 -y 90
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[19\] -fixed false -x 1159 -y 105
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[9\] -fixed false -x 1439 -y 129
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[12\] -fixed false -x 1023 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[30\] -fixed false -x 1019 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_rep\[11\] -fixed false -x 1293 -y 166
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_18_1_sqmuxa_1 -fixed false -x 2216 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 2362 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer\[7\] -fixed false -x 2156 -y 292
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2\[1\] -fixed false -x 2252 -y 363
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 1535 -y 235
set_location -inst_name Controler_0/gpio_controler_0/un11_read_signal -fixed false -x 1228 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_RNO\[0\] -fixed false -x 963 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer\[2\] -fixed false -x 2187 -y 301
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[7\] -fixed false -x 2427 -y 361
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 874 -y 55
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[32\] -fixed false -x 1079 -y 100
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 -fixed false -x 1089 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0\[4\] -fixed false -x 1951 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26\[1\] -fixed false -x 2160 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26\[3\] -fixed false -x 2093 -y 271
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1448 -y 208
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[19\] -fixed false -x 1075 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 2413 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm\[4\] -fixed false -x 2360 -y 322
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[6\] -fixed false -x 1210 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[18\] -fixed false -x 1100 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 2111 -y 219
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 1507 -y 228
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1579 -y 244
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1538 -y 213
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 1056 -y 88
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[7\] -fixed false -x 594 -y 96
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[2\] -fixed false -x 979 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13\[7\] -fixed false -x 1908 -y 268
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 884 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt\[0\] -fixed false -x 2420 -y 328
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 1523 -y 235
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[29\] -fixed false -x 1123 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_3\[2\] -fixed false -x 2184 -y 280
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[11\] -fixed false -x 1247 -y 103
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[7\] -fixed false -x 1288 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 2418 -y 363
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI39V71\[2\] -fixed false -x 940 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2\[4\] -fixed false -x 990 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[18\] -fixed false -x 954 -y 117
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[22\] -fixed false -x 1067 -y 118
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[3\] -fixed false -x 1188 -y 84
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNI8DLR -fixed false -x 1468 -y 183
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1576 -y 244
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 884 -y 109
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 1089 -y 127
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[21\] -fixed false -x 1220 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1527 -y 211
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.N_104_i_i -fixed false -x 2190 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[6\] -fixed false -x 1037 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[6\] -fixed false -x 1390 -y 136
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[30\] -fixed false -x 1315 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9s2 -fixed false -x 2062 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1053 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9\[4\] -fixed false -x 1967 -y 282
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[1\] -fixed false -x 1306 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3\[2\] -fixed false -x 2060 -y 289
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 -fixed false -x 1434 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAUKH\[0\] -fixed false -x 2371 -y 372
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 865 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1537 -y 213
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputK_iv\[0\] -fixed false -x 2382 -y 357
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0\[15\] -fixed false -x 1278 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 2329 -y 333
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[23\] -fixed false -x 908 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[32\] -fixed false -x 1090 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 2233 -y 334
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1968 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[3\] -fixed false -x 2287 -y 324
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0\[3\] -fixed false -x 2143 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0\[4\] -fixed false -x 2005 -y 282
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 954 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1479 -y 214
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r\[2\] -fixed false -x 2248 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0\[5\] -fixed false -x 2157 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 2342 -y 346
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[7\] -fixed false -x 1220 -y 190
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 2396 -y 361
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 1015 -y 118
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[30\] -fixed false -x 909 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0\[4\] -fixed false -x 1930 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1\[4\] -fixed false -x 1922 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_7_i_0 -fixed false -x 2259 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_2_i_a4_1 -fixed false -x 2250 -y 273
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[7\] -fixed false -x 1189 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 -fixed false -x 1086 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 1009 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2 -fixed false -x 1417 -y 129
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[9\] -fixed false -x 1185 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 862 -y 76
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/busy -fixed false -x 1225 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 1379 -y 235
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[10\] -fixed false -x 1175 -y 85
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[1\] -fixed false -x 1380 -y 138
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[13\] -fixed false -x 2415 -y 358
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 2316 -y 325
set_location -inst_name Communication_0/Communication_CMD_MUX_0/Communication_REQ -fixed false -x 1051 -y 79
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[0\] -fixed false -x 1309 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 1212 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 2454 -y 337
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\] -fixed false -x 1162 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_m0\[7\] -fixed false -x 2298 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9\[0\] -fixed false -x 2247 -y 255
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[30\] -fixed false -x 959 -y 115
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[33\] -fixed false -x 1070 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[1\] -fixed false -x 1115 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3\[0\] -fixed false -x 2057 -y 289
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 2404 -y 334
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[4\] -fixed false -x 1287 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14\[7\] -fixed false -x 1910 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[0\] -fixed false -x 2436 -y 343
set_location -inst_name Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z\[6\] -fixed false -x 901 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[11\] -fixed false -x 2424 -y 369
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 1529 -y 229
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 924 -y 91
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[11\] -fixed false -x 1191 -y 97
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 873 -y 55
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2\[5\] -fixed false -x 2241 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r\[1\] -fixed false -x 2254 -y 364
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_2\[2\] -fixed false -x 1178 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[6\] -fixed false -x 1935 -y 256
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 -fixed false -x 1115 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[26\] -fixed false -x 2223 -y 336
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_3\[4\] -fixed false -x 1274 -y 84
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_RNIFK9C\[4\] -fixed false -x 1168 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1444 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9\[4\] -fixed false -x 1954 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29\[6\] -fixed false -x 1909 -y 277
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 -fixed false -x 979 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 2352 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[12\] -fixed false -x 2235 -y 333
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[27\] -fixed false -x 1225 -y 165
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[7\] -fixed false -x 936 -y 105
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[5\] -fixed false -x 1205 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 871 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1\[1\] -fixed false -x 1926 -y 279
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_dummy\[1\] -fixed false -x 1158 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 879 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1\[1\] -fixed false -x 1941 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[35\] -fixed false -x 1077 -y 81
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[5\] -fixed false -x 1113 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 1372 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 -fixed false -x 2344 -y 321
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[23\] -fixed false -x 1227 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1\[1\] -fixed false -x 2175 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_108_i_i -fixed false -x 2218 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[3\] -fixed false -x 2407 -y 363
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13 -fixed false -x 1240 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1\[3\] -fixed false -x 2142 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1\[6\] -fixed false -x 1924 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10\[0\] -fixed false -x 1926 -y 274
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[36\] -fixed false -x 1076 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[25\] -fixed false -x 2387 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9\[5\] -fixed false -x 2122 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3\[5\] -fixed false -x 1958 -y 277
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_0 -fixed false -x 1263 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1482 -y 210
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61\[28\] -fixed false -x 966 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1498 -y 181
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 938 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0\[0\] -fixed false -x 1994 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9\[3\] -fixed false -x 1928 -y 282
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/receive_transmit -fixed false -x 1268 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[9\] -fixed false -x 1432 -y 142
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[2\] -fixed false -x 1234 -y 165
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[28\] -fixed false -x 2414 -y 360
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[1\] -fixed false -x 1084 -y 72
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 1026 -y 88
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[27\] -fixed false -x 1311 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0\[5\] -fixed false -x 1902 -y 270
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 2164 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st\[3\] -fixed false -x 2368 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0\[1\] -fixed false -x 2125 -y 301
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 926 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg\[3\] -fixed false -x 2228 -y 301
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5_RNO -fixed false -x 2426 -y 348
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 1105 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0\[7\] -fixed false -x 2145 -y 255
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[29\] -fixed false -x 1078 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 2288 -y 370
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer\[1\] -fixed false -x 1158 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1044 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1542 -y 208
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[12\] -fixed false -x 1093 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[3\] -fixed false -x 1319 -y 220
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 2377 -y 352
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 1551 -y 219
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2\[6\] -fixed false -x 1980 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[29\] -fixed false -x 2249 -y 295
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 1179 -y 70
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 1074 -y 69
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg\[0\] -fixed false -x 998 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2\[23\] -fixed false -x 1021 -y 108
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[1\] -fixed false -x 1216 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1\[7\] -fixed false -x 2112 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[3\] -fixed false -x 2419 -y 357
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[37\] -fixed false -x 1084 -y 109
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[21\] -fixed false -x 1160 -y 106
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[11\] -fixed false -x 1263 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61\[30\] -fixed false -x 962 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9\[1\] -fixed false -x 2002 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1\[1\] -fixed false -x 2279 -y 267
set_location -inst_name Controler_0/ADI_SPI_1/state_reg\[0\] -fixed false -x 1340 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 1829 -y 262
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1 -fixed false -x 1206 -y 96
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 -fixed false -x 1125 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int -fixed false -x 1177 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[2\] -fixed false -x 2421 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_22_0_sqmuxa_0_RNID0FE1 -fixed false -x 2088 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[7\] -fixed false -x 1110 -y 109
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[22\] -fixed false -x 1476 -y 136
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[15\] -fixed false -x 1265 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array_1 -fixed false -x 2154 -y 306
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[3\] -fixed false -x 979 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[36\] -fixed false -x 1134 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/Q\[2\] -fixed false -x 2274 -y 297
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0\[0\] -fixed false -x 2008 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[5\] -fixed false -x 2422 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9\[1\] -fixed false -x 1937 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0\[4\] -fixed false -x 2104 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[3\] -fixed false -x 956 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[13\] -fixed false -x 1459 -y 139
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T -fixed false -x 1143 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1583 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 2392 -y 349
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[2\] -fixed false -x 808 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1\[2\] -fixed false -x 2240 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1518 -y 225
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputK_iv\[1\] -fixed false -x 2382 -y 354
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2\[1\] -fixed false -x 968 -y 123
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[12\] -fixed false -x 1307 -y 181
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 1050 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_0\[3\] -fixed false -x 2218 -y 280
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 1092 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 1767 -y 217
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[4\] -fixed false -x 972 -y 181
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[7\] -fixed false -x 1053 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[10\] -fixed false -x 903 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 2420 -y 343
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[5\] -fixed false -x 1314 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2\[2\] -fixed false -x 2443 -y 354
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[24\] -fixed false -x 1073 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[15\] -fixed false -x 774 -y 69
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 1071 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM -fixed false -x 1160 -y 87
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[2\] -fixed false -x 1874 -y 315
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 2341 -y 343
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[2\] -fixed false -x 909 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 2333 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m6_e_0_a4_0_a3 -fixed false -x 2018 -y 264
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_ret -fixed false -x 1171 -y 97
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[8\] -fixed false -x 1221 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count\[1\] -fixed false -x 2435 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 2418 -y 343
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[14\] -fixed false -x 1149 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1356 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array_1 -fixed false -x 2269 -y 294
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1476 -y 211
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[4\] -fixed false -x 1321 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[5\] -fixed false -x 1414 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0 -fixed false -x 2050 -y 279
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[6\] -fixed false -x 1306 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 2077 -y 216
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[9\] -fixed false -x 1411 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1550 -y 208
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[3\] -fixed false -x 1059 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 1171 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0\[4\] -fixed false -x 1891 -y 270
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[10\] -fixed false -x 903 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncTemp\[0\] -fixed false -x 2454 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1\[5\] -fixed false -x 1908 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/IlasSeqCount.un13_ilascountergolto7_3 -fixed false -x 2147 -y 297
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1\[1\] -fixed false -x 1904 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[15\] -fixed false -x 774 -y 70
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[1\] -fixed false -x 991 -y 112
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_1dflt -fixed false -x 1161 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 -fixed false -x 948 -y 105
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2\[28\] -fixed false -x 969 -y 108
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m9 -fixed false -x 1154 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1653 -y 223
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_0\[0\] -fixed false -x 1258 -y 84
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_5dflt -fixed false -x 1138 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1\[2\] -fixed false -x 2026 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9\[4\] -fixed false -x 1942 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1\[4\] -fixed false -x 1946 -y 283
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[28\] -fixed false -x 1081 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[14\] -fixed false -x 1001 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 1506 -y 181
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[25\] -fixed false -x 799 -y 210
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[13\] -fixed false -x 1294 -y 168
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2\[6\] -fixed false -x 2322 -y 355
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 1534 -y 199
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 2335 -y 370
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[23\] -fixed false -x 1344 -y 91
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1104 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 1580 -y 246
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_102_i_i -fixed false -x 2043 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 2383 -y 364
set_location -inst_name Controler_0/Reset_Controler_0/state_reg_RNO\[0\] -fixed false -x 1222 -y 96
set_location -inst_name Controler_0/Command_Decoder_0/counter\[25\] -fixed false -x 1117 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[21\] -fixed false -x 2456 -y 361
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16 -fixed false -x 1441 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 1781 -y 253
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 2321 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1\[1\] -fixed false -x 2236 -y 274
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14 -fixed false -x 1354 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1\[0\] -fixed false -x 2141 -y 273
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[19\] -fixed false -x 1143 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0\[2\] -fixed false -x 2253 -y 267
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[16\] -fixed false -x 1382 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_x3\[3\] -fixed false -x 2045 -y 288
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[6\] -fixed false -x 1311 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/fwft_Q_r\[0\] -fixed false -x 2443 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 945 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 2285 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Last_ILAS_Seq -fixed false -x 2142 -y 295
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 1143 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0\[7\] -fixed false -x 1932 -y 267
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_8 -fixed false -x 1188 -y 105
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[11\] -fixed false -x 894 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M -fixed false -x 1065 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 2350 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un30_read_enable_0_1.SUM_0\[4\] -fixed false -x 2056 -y 255
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 -fixed false -x 1096 -y 96
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_rep_RNITE3J\[8\] -fixed false -x 1282 -y 189
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[10\] -fixed false -x 766 -y 72
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 1025 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 948 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13\[1\] -fixed false -x 1916 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/OutputK_iv\[3\] -fixed false -x 2318 -y 348
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[11\] -fixed false -x 1247 -y 181
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1\[24\] -fixed false -x 1281 -y 165
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1\[2\] -fixed false -x 1945 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[17\] -fixed false -x 2382 -y 360
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs -fixed false -x 1252 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[24\] -fixed false -x 2456 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc0 -fixed false -x 2387 -y 375
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.0.un32_input_k_array_1 -fixed false -x 2268 -y 294
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 1578 -y 208
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 1079 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9\[7\] -fixed false -x 1964 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 2087 -y 217
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\] -fixed false -x 976 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 1009 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_29_i_0 -fixed false -x 2022 -y 270
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_0\[5\] -fixed false -x 1274 -y 87
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[5\] -fixed false -x 1144 -y 103
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO -fixed false -x 1140 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 -fixed false -x 1416 -y 132
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv\[6\] -fixed false -x 2324 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21\[5\] -fixed false -x 2209 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter -fixed false -x 2397 -y 357
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1556 -y 219
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[4\] -fixed false -x 1264 -y 172
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[3\] -fixed false -x 1344 -y 181
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 860 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI5F781\[3\] -fixed false -x 2337 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 2437 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence\[3\] -fixed false -x 2320 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[7\] -fixed false -x 2247 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc3 -fixed false -x 2354 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1\[3\] -fixed false -x 1920 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 -fixed false -x 983 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput\[0\] -fixed false -x 2445 -y 355
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 1101 -y 118
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 996 -y 84
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[19\] -fixed false -x 1075 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9\[5\] -fixed false -x 2099 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1\[1\] -fixed false -x 942 -y 108
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[4\] -fixed false -x 918 -y 84
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[4\] -fixed false -x 1295 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 1368 -y 202
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0\[1\] -fixed false -x 2070 -y 256
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER -fixed false -x 1269 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 2406 -y 363
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[15\] -fixed false -x 1376 -y 174
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[6\] -fixed false -x 1208 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30\[6\] -fixed false -x 2154 -y 271
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[8\] -fixed false -x 1198 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0\[1\] -fixed false -x 2278 -y 274
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 847 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1\[5\] -fixed false -x 2212 -y 261
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[15\] -fixed false -x 1251 -y 181
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 1058 -y 64
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[0\] -fixed false -x 1000 -y 117
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[2\] -fixed false -x 882 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2\[0\] -fixed false -x 2245 -y 255
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[2\] -fixed false -x 1215 -y 190
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[4\] -fixed false -x 916 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[10\] -fixed false -x 1206 -y 73
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2\[1\] -fixed false -x 1469 -y 180
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 1063 -y 130
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[7\] -fixed false -x 986 -y 75
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[49\] -fixed false -x 670 -y 255
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[2\] -fixed false -x 1334 -y 184
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1524 -y 210
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg\[0\] -fixed false -x 885 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2\[2\] -fixed false -x 2189 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count\[4\] -fixed false -x 2441 -y 370
set_location -inst_name Controler_0/ADI_SPI_1/op_eq.divider_enable37 -fixed false -x 1331 -y 105
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_comm\[0\] -fixed false -x 1146 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9\[0\] -fixed false -x 2188 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1\[0\] -fixed false -x 2003 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26\[7\] -fixed false -x 1885 -y 271
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 871 -y 79
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5\[11\] -fixed false -x 1418 -y 135
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 -fixed false -x 955 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61\[13\] -fixed false -x 1024 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 2358 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7\[1\] -fixed false -x 1970 -y 274
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[18\] -fixed false -x 964 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[7\] -fixed false -x 888 -y 85
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[26\] -fixed false -x 1310 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_14_9_sn_m6_e_0_a2_0 -fixed false -x 2232 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 942 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1\[9\] -fixed false -x 925 -y 108
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[19\] -fixed false -x 1012 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_9_i_0_0 -fixed false -x 2025 -y 288
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[0\] -fixed false -x 950 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1549 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0\[1\] -fixed false -x 2238 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 -fixed false -x 964 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter\[2\] -fixed false -x 1262 -y 166
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[3\] -fixed false -x 1171 -y 72
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO -fixed false -x 1091 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2\[3\] -fixed false -x 956 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9\[7\] -fixed false -x 1941 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[13\] -fixed false -x 914 -y 88
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[9\] -fixed false -x 1304 -y 181
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[30\] -fixed false -x 1016 -y 123
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[28\] -fixed false -x 1084 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 865 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 2408 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10\[6\] -fixed false -x 2110 -y 274
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[13\] -fixed false -x 772 -y 69
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 1221 -y 76
set_location -inst_name Communication_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable_i -fixed false -x 1093 -y 78
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[15\] -fixed false -x 974 -y 126
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[39\] -fixed false -x 1067 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 962 -y 106
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 -fixed false -x 1224 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer\[3\] -fixed false -x 2188 -y 301
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1\[8\] -fixed false -x 2345 -y 361
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[39\] -fixed false -x 1070 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9\[4\] -fixed false -x 2235 -y 255
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[2\] -fixed false -x 924 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[27\] -fixed false -x 936 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 932 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 -fixed false -x 1186 -y 90
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 1056 -y 127
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[13\] -fixed false -x 916 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9\[0\] -fixed false -x 2136 -y 273
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[4\] -fixed false -x 1209 -y 102
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_1\[13\] -fixed false -x 1306 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6_2 -fixed false -x 2397 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0\[2\] -fixed false -x 1909 -y 282
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 1537 -y 199
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[2\] -fixed false -x 882 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 1576 -y 208
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 -fixed false -x 1145 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1\[1\] -fixed false -x 1955 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a2_3 -fixed false -x 2080 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value\[2\] -fixed false -x 1008 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary\[1\] -fixed false -x 1026 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 1782 -y 216
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg\[4\] -fixed false -x 887 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[11\] -fixed false -x 966 -y 123
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2\[2\] -fixed false -x 900 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 958 -y 109
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast\[6\] -fixed false -x 829 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 1783 -y 253
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH_0 -fixed false -x 1281 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_16_1_sqmuxa -fixed false -x 2036 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[21\] -fixed false -x 944 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 2324 -y 316
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[29\] -fixed false -x 2229 -y 336
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_2\[14\] -fixed false -x 1162 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[28\] -fixed false -x 1083 -y 84
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r -fixed false -x 1090 -y 97
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[9\] -fixed false -x 1072 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_0_0 -fixed false -x 2202 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 1241 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP -fixed false -x 1066 -y 105
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[13\] -fixed false -x 1093 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_16_1_sqmuxa_3 -fixed false -x 2039 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_5 -fixed false -x 2290 -y 345
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[5\] -fixed false -x 1327 -y 100
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[12\] -fixed false -x 1151 -y 106
set_location -inst_name Controler_0/ADI_SPI_1/un1_state_reg_11_i_0 -fixed false -x 1349 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1\[0\] -fixed false -x 1984 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2\[7\] -fixed false -x 1927 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 2388 -y 361
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1531 -y 229
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 1525 -y 228
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1527 -y 223
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_1 -fixed false -x 1476 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 2414 -y 346
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[21\] -fixed false -x 1013 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[10\] -fixed false -x 1232 -y 105
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[11\] -fixed false -x 1194 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1460 -y 217
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_2\[15\] -fixed false -x 1194 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[18\] -fixed false -x 1194 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data\[9\] -fixed false -x 2063 -y 253
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIF1OK1\[8\] -fixed false -x 1471 -y 183
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[59\] -fixed false -x 1399 -y 228
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9\[1\] -fixed false -x 2195 -y 261
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 1036 -y 84
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[3\] -fixed false -x 1180 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[21\] -fixed false -x 2430 -y 375
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 1040 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1644 -y 223
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[30\] -fixed false -x 931 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_x2\[0\] -fixed false -x 2339 -y 324
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[6\] -fixed false -x 1263 -y 181
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[35\] -fixed false -x 1085 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/Q\[3\] -fixed false -x 2276 -y 297
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0\[5\] -fixed false -x 2133 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_0 -fixed false -x 2052 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 1010 -y 112
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[14\] -fixed false -x 1234 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 2380 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[5\] -fixed false -x 2420 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/history\[0\] -fixed false -x 2453 -y 352
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 832 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1356 -y 243
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M -fixed false -x 1263 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3\[9\] -fixed false -x 2373 -y 352
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1102 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0\[1\] -fixed false -x 2244 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 901 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Enable -fixed false -x 1112 -y 145
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0\[4\] -fixed false -x 1899 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value\[0\] -fixed false -x 1171 -y 76
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_0 -fixed false -x 879 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_20_i_a4_1 -fixed false -x 2047 -y 282
set_location -inst_name Synchronizer_0/Chain\[1\] -fixed false -x 1215 -y 88
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[26\] -fixed false -x 1311 -y 91
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[0\] -fixed false -x 1213 -y 190
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt\[2\] -fixed false -x 2414 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc1 -fixed false -x 2419 -y 351
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[24\] -fixed false -x 1137 -y 201
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 -fixed false -x 1009 -y 90
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[1\] -fixed false -x 1409 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 -fixed false -x 1373 -y 237
set_location -inst_name Communication_0/Communication_ANW_MUX_0/Communication_vote_vector\[0\] -fixed false -x 1069 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 2434 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18\[3\] -fixed false -x 2141 -y 265
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[3\] -fixed false -x 939 -y 124
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[8\] -fixed false -x 1290 -y 84
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv\[11\] -fixed false -x 1252 -y 87
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[9\] -fixed false -x 981 -y 181
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 1008 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[13\] -fixed false -x 2420 -y 334
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[28\] -fixed false -x 1253 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 2274 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[19\] -fixed false -x 2450 -y 342
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[35\] -fixed false -x 1074 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 891 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 2335 -y 373
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[10\] -fixed false -x 845 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_0_0 -fixed false -x 2227 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[38\] -fixed false -x 1143 -y 85
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[4\] -fixed false -x 1284 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 2404 -y 355
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[0\] -fixed false -x 1332 -y 184
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg_RNO -fixed false -x 1131 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0\[1\] -fixed false -x 2380 -y 327
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[14\] -fixed false -x 1049 -y 114
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid_RNIB2971 -fixed false -x 1474 -y 183
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[12\] -fixed false -x 1280 -y 102
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[15\] -fixed false -x 775 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[6\] -fixed false -x 2312 -y 324
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 1053 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_K\[2\] -fixed false -x 2148 -y 304
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1\[6\] -fixed false -x 2159 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st\[2\] -fixed false -x 2367 -y 328
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 -fixed false -x 1083 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0\[2\] -fixed false -x 2181 -y 300
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 -fixed false -x 1184 -y 72
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[34\] -fixed false -x 2146 -y 42
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[15\] -fixed false -x 1049 -y 42
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[5\] -fixed false -x 972 -y 109
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer\[15\] -fixed false -x 1198 -y 90
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO_0\[11\] -fixed false -x 1213 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2\[31\] -fixed false -x 993 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1\[6\] -fixed false -x 1918 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 1526 -y 210
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9\[6\] -fixed false -x 2266 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[1\] -fixed false -x 1157 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1\[1\] -fixed false -x 2257 -y 261
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[13\] -fixed false -x 1024 -y 112
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[6\] -fixed false -x 1325 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 2397 -y 343
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 951 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence\[6\] -fixed false -x 2215 -y 298
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[22\] -fixed false -x 1087 -y 81
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNIBTOV\[7\] -fixed false -x 1273 -y 165
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 1085 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 1093 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0\[0\] -fixed false -x 1928 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite\[0\] -fixed false -x 2226 -y 295
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable -fixed false -x 1155 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3\[1\] -fixed false -x 2017 -y 283
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.3.un28_input_k_array -fixed false -x 2246 -y 294
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_RNO\[0\] -fixed false -x 1313 -y 213
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 2427 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1\[0\] -fixed false -x 2166 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1\[2\] -fixed false -x 1915 -y 274
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[11\] -fixed false -x 895 -y 82
set_location -inst_name Communication_0/Communication_Controler_0/state_reg\[2\] -fixed false -x 1224 -y 100
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 -fixed false -x 1094 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 2085 -y 217
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[10\] -fixed false -x 963 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0\[2\] -fixed false -x 1933 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 -fixed false -x 1210 -y 60
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[20\] -fixed false -x 2452 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 2440 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6\[6\] -fixed false -x 1895 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 2342 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[3\] -fixed false -x 2431 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[22\] -fixed false -x 2449 -y 361
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 1055 -y 127
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[11\] -fixed false -x 799 -y 70
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[6\] -fixed false -x 890 -y 114
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[26\] -fixed false -x 1065 -y 63
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[23\] -fixed false -x 1150 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[7\] -fixed false -x 1066 -y 81
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY0\[0\] -fixed false -x 1231 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[31\] -fixed false -x 2141 -y 304
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 2344 -y 343
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[6\] -fixed false -x 1276 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0\[4\] -fixed false -x 2297 -y 345
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 1055 -y 133
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[22\] -fixed false -x 904 -y 115
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[13\] -fixed false -x 1298 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0\[1\] -fixed false -x 1933 -y 280
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[13\] -fixed false -x 1405 -y 129
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_2\[8\] -fixed false -x 1181 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9\[3\] -fixed false -x 2198 -y 261
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1477 -y 207
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[38\] -fixed false -x 1052 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3\[7\] -fixed false -x 1931 -y 265
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[35\] -fixed false -x 1072 -y 81
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO -fixed false -x 1147 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/rstn -fixed false -x 2459 -y 342
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[8\] -fixed false -x 841 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 1110 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[26\] -fixed false -x 1202 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns_i_o3\[3\] -fixed false -x 2326 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1\[7\] -fixed false -x 1889 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[36\] -fixed false -x 1077 -y 78
set_location -inst_name Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z\[5\] -fixed false -x 910 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 2328 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20\[6\] -fixed false -x 1913 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[1\] -fixed false -x 2327 -y 325
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[0\] -fixed false -x 904 -y 118
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[13\] -fixed false -x 1357 -y 181
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles\[4\] -fixed false -x 1278 -y 97
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_0dflt_0 -fixed false -x 1130 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 1553 -y 237
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[8\] -fixed false -x 1031 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/IlasSeqCount.Last_ILAS_Seq_3 -fixed false -x 2142 -y 294
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 832 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25\[4\] -fixed false -x 2235 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[8\] -fixed false -x 2433 -y 370
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[39\] -fixed false -x 1059 -y 79
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[6\] -fixed false -x 1266 -y 172
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1\[3\] -fixed false -x 2137 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9\[3\] -fixed false -x 2105 -y 270
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[1\] -fixed false -x 1719 -y 256
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 1093 -y 127
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[7\] -fixed false -x 1207 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 2376 -y 337
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\] -fixed false -x 1169 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0\[5\] -fixed false -x 2094 -y 264
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles\[3\] -fixed false -x 1137 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 943 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 2406 -y 373
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[15\] -fixed false -x 1032 -y 91
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[10\] -fixed false -x 1202 -y 109
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 1057 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite\[3\] -fixed false -x 2146 -y 295
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[14\] -fixed false -x 1201 -y 85
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7\[0\] -fixed false -x 1389 -y 138
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 1206 -y 79
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[53\] -fixed false -x 2011 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 922 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 1773 -y 256
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl -fixed false -x 1147 -y 109
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 1488 -y 180
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[31\] -fixed false -x 1048 -y 42
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[1\] -fixed false -x 1192 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[23\] -fixed false -x 2451 -y 346
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 1075 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1483 -y 214
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[26\] -fixed false -x 2419 -y 375
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0\[8\] -fixed false -x 2281 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1\[1\] -fixed false -x 2016 -y 276
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_3dflt -fixed false -x 1153 -y 99
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[0\] -fixed false -x 1225 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 2426 -y 349
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2\[24\] -fixed false -x 1074 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 2371 -y 369
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 1489 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 2418 -y 364
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg\[11\] -fixed false -x 1183 -y 76
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 904 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1\[6\] -fixed false -x 2019 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 1480 -y 214
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 915 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2\[0\] -fixed false -x 893 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 2398 -y 375
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[3\] -fixed false -x 2246 -y 330
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[29\] -fixed false -x 1268 -y 166
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 2228 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26\[0\] -fixed false -x 2131 -y 256
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[28\] -fixed false -x 937 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31\[6\] -fixed false -x 1911 -y 277
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[10\] -fixed false -x 1255 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9\[5\] -fixed false -x 2164 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 950 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[10\] -fixed false -x 1656 -y 226
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 880 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1\[6\] -fixed false -x 1887 -y 273
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[0\] -fixed false -x 1285 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[19\] -fixed false -x 2413 -y 360
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[19\] -fixed false -x 967 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[25\] -fixed false -x 1230 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r -fixed false -x 834 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.2.OutputK_35_m\[2\] -fixed false -x 2319 -y 357
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 1053 -y 118
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[4\] -fixed false -x 1229 -y 73
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[3\] -fixed false -x 1069 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1\[1\] -fixed false -x 1951 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[27\] -fixed false -x 783 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data\[10\] -fixed false -x 1883 -y 280
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[18\] -fixed false -x 1214 -y 102
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer\[2\] -fixed false -x 1153 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 2413 -y 352
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[11\] -fixed false -x 797 -y 69
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO -fixed false -x 878 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[4\] -fixed false -x 2349 -y 369
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 -fixed false -x 1149 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[29\] -fixed false -x 1483 -y 136
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[8\] -fixed false -x 914 -y 117
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[7\] -fixed false -x 849 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0\[0\] -fixed false -x 1967 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[21\] -fixed false -x 1080 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 2438 -y 351
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 1982 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[24\] -fixed false -x 2233 -y 330
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 2233 -y 331
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[25\] -fixed false -x 1089 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 1493 -y 247
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1\[0\] -fixed false -x 2155 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1\[6\] -fixed false -x 2105 -y 273
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[0\] -fixed false -x 1174 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 939 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 1485 -y 217
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[14\] -fixed false -x 1160 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[3\] -fixed false -x 2394 -y 345
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[1\] -fixed false -x 991 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un69_ilas_enablelto7 -fixed false -x 2389 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1\[7\] -fixed false -x 1906 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[0\] -fixed false -x 2270 -y 295
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.Ilas_LastFrame_6 -fixed false -x 2376 -y 357
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[14\] -fixed false -x 1216 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 1114 -y 124
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[34\] -fixed false -x 1068 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9s2 -fixed false -x 2040 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0\[4\] -fixed false -x 2104 -y 255
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state\[1\] -fixed false -x 1138 -y 76
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 857 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/re_set_RNO -fixed false -x 2378 -y 363
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[12\] -fixed false -x 1254 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[17\] -fixed false -x 2323 -y 330
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0\[0\] -fixed false -x 1897 -y 270
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[25\] -fixed false -x 1099 -y 69
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[25\] -fixed false -x 1064 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1032 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 2394 -y 348
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 933 -y 103
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[5\] -fixed false -x 1313 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9\[0\] -fixed false -x 2009 -y 270
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[1\] -fixed false -x 1563 -y 246
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_A\[3\] -fixed false -x 2143 -y 304
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0/Chain\[1\] -fixed false -x 2175 -y 301
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[3\] -fixed false -x 1296 -y 97
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[4\] -fixed false -x 1136 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO\[1\] -fixed false -x 1306 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 1785 -y 252
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[18\] -fixed false -x 1115 -y 75
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[12\] -fixed false -x 1065 -y 133
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[14\] -fixed false -x 910 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[15\] -fixed false -x 1067 -y 88
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[38\] -fixed false -x 1114 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 2385 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 2227 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2\[6\] -fixed false -x 2283 -y 352
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1\[26\] -fixed false -x 1231 -y 165
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30\[0\] -fixed false -x 2135 -y 277
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61\[24\] -fixed false -x 1075 -y 111
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[14\] -fixed false -x 1305 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[18\] -fixed false -x 911 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0\[1\] -fixed false -x 2214 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[28\] -fixed false -x 2386 -y 361
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[0\] -fixed false -x 1075 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2\[3\] -fixed false -x 1826 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 2312 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2\[2\] -fixed false -x 973 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 1371 -y 238
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[6\] -fixed false -x 852 -y 111
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[33\] -fixed false -x 1075 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 2284 -y 325
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[0\] -fixed false -x 1046 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 2343 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[24\] -fixed false -x 2431 -y 372
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[4\] -fixed false -x 1172 -y 115
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO -fixed false -x 1268 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[8\] -fixed false -x 1184 -y 61
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 1110 -y 112
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[11\] -fixed false -x 1461 -y 15
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[5\] -fixed false -x 765 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2\[0\] -fixed false -x 2456 -y 369
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_3_i_0_o3 -fixed false -x 1431 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1545 -y 238
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 1038 -y 132
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15\[1\] -fixed false -x 2009 -y 274
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1476 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2\[6\] -fixed false -x 1916 -y 283
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[24\] -fixed false -x 921 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st\[0\] -fixed false -x 2370 -y 325
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[10\] -fixed false -x 1190 -y 91
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_5\[1\] -fixed false -x 1245 -y 99
set_location -inst_name Controler_0/ADI_SPI_1/state_reg\[1\] -fixed false -x 1336 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[6\] -fixed false -x 2305 -y 324
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[14\] -fixed false -x 1202 -y 102
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[9\] -fixed false -x 1087 -y 126
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[21\] -fixed false -x 1155 -y 88
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX0\[0\] -fixed false -x 1346 -y 198
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[2\] -fixed false -x 1215 -y 105
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1\[29\] -fixed false -x 929 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0\[5\] -fixed false -x 1947 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_29_1_sqmuxa_3_a4_0_o3 -fixed false -x 2235 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[22\] -fixed false -x 789 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 1482 -y 213
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[16\] -fixed false -x 1228 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/op_ge.un6_and_lane_data_golto9_4 -fixed false -x 2159 -y 291
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[7\] -fixed false -x 1182 -y 84
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[52\] -fixed false -x 1207 -y 342
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 1051 -y 85
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[34\] -fixed false -x 1071 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1533 -y 211
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 1379 -y 246
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9\[0\] -fixed false -x 981 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 965 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1526 -y 235
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[34\] -fixed false -x 1149 -y 82
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2 -fixed false -x 1390 -y 129
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[19\] -fixed false -x 1057 -y 72
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[11\] -fixed false -x 1074 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 1585 -y 253
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[13\] -fixed false -x 1232 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1344 -y 234
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21\[6\] -fixed false -x 2136 -y 268
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95\[4\] -fixed false -x 1259 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10\[0\] -fixed false -x 2136 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_8_i_a4 -fixed false -x 2034 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 1108 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 1551 -y 238
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 1520 -y 237
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 1076 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29\[7\] -fixed false -x 2239 -y 256
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 1575 -y 246
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1\[2\] -fixed false -x 1958 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[10\] -fixed false -x 895 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 1165 -y 82
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 1050 -y 135
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[17\] -fixed false -x 976 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3\[1\] -fixed false -x 2163 -y 274
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo -fixed false -x 1352 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[13\] -fixed false -x 2237 -y 337
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1478 -y 207
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[7\] -fixed false -x 1340 -y 193
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1\[2\] -fixed false -x 1930 -y 273
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2_0 -fixed false -x 1224 -y 78
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns\[4\] -fixed false -x 837 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAUKH\[0\] -fixed false -x 2443 -y 336
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 1076 -y 124
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 1027 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 896 -y 73
set_location -inst_name Communication_0/Communication_ANW_MUX_0/state_reg_s1_0_a2 -fixed false -x 1072 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1\[0\] -fixed false -x 2126 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[22\] -fixed false -x 923 -y 118
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[8\] -fixed false -x 955 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 2352 -y 358
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_5 -fixed false -x 2395 -y 357
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[12\] -fixed false -x 1005 -y 78
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 930 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_18_1_sqmuxa_0_a2 -fixed false -x 2038 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 2394 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[4\] -fixed false -x 2307 -y 324
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0\[4\] -fixed false -x 2019 -y 282
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 -fixed false -x 960 -y 105
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[37\] -fixed false -x 1389 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 2180 -y 217
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 1064 -y 64
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0\[7\] -fixed false -x 1915 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[13\] -fixed false -x 989 -y 127
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[7\] -fixed false -x 1163 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4\[3\] -fixed false -x 1144 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_i_0_i_o2_0\[0\] -fixed false -x 2147 -y 294
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[2\] -fixed false -x 1899 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[0\] -fixed false -x 2322 -y 324
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[25\] -fixed false -x 780 -y 70
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_0\[0\] -fixed false -x 1260 -y 168
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[26\] -fixed false -x 2413 -y 357
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[13\] -fixed false -x 1181 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[8\] -fixed false -x 2266 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0\[0\] -fixed false -x 1944 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[10\] -fixed false -x 871 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24\[0\] -fixed false -x 2129 -y 274
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[6\] -fixed false -x 993 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 2348 -y 343
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 1977 -y 237
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[3\] -fixed false -x 1293 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 2063 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1\[4\] -fixed false -x 2158 -y 273
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[6\] -fixed false -x 1198 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_2 -fixed false -x 2237 -y 276
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_2\[5\] -fixed false -x 1142 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 2365 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1\[7\] -fixed false -x 2236 -y 256
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1120 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a2_2 -fixed false -x 2260 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 -fixed false -x 1186 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1579 -y 247
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns_a3\[0\] -fixed false -x 2320 -y 357
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[17\] -fixed false -x 1338 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_8_9_sn_m6_e_0_a2_0 -fixed false -x 2026 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 2410 -y 342
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 981 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2\[3\] -fixed false -x 1933 -y 268
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[4\] -fixed false -x 1786 -y 256
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 1380 -y 244
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[29\] -fixed false -x 1268 -y 165
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 912 -y 112
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[17\] -fixed false -x 1137 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1\[3\] -fixed false -x 1982 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un6_read_enable_0_1.SUM_0\[3\] -fixed false -x 1831 -y 276
set_location -inst_name Communication_0/Communication_Switch_0/dest_1_fifo_empty6 -fixed false -x 1020 -y 105
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1 -fixed false -x 1046 -y 73
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[21\] -fixed false -x 1312 -y 219
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n3 -fixed false -x 960 -y 126
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[9\] -fixed false -x 1265 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 2398 -y 373
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1\[0\] -fixed false -x 1023 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count\[5\] -fixed false -x 2430 -y 355
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[10\] -fixed false -x 1089 -y 72
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[1\] -fixed false -x 1180 -y 88
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[12\] -fixed false -x 953 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 1096 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 2325 -y 316
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9\[7\] -fixed false -x 1927 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 2439 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12\[6\] -fixed false -x 2161 -y 274
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[21\] -fixed false -x 767 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1350 -y 234
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0_x2_i\[1\] -fixed false -x 2064 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9\[4\] -fixed false -x 2017 -y 279
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[13\] -fixed false -x 1163 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0\[4\] -fixed false -x 2061 -y 256
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set -fixed false -x 1060 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[23\] -fixed false -x 2388 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2\[7\] -fixed false -x 2128 -y 261
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_7dflt -fixed false -x 1159 -y 99
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[16\] -fixed false -x 920 -y 150
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1\[4\] -fixed false -x 2115 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 2415 -y 352
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 2362 -y 370
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[13\] -fixed false -x 1191 -y 100
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[3\] -fixed false -x 1265 -y 87
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[36\] -fixed false -x 1074 -y 246
set_location -inst_name Communication_0/Communication_CMD_MUX_0/Communication_vote_vector\[1\] -fixed false -x 1054 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 1109 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1991 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIR68F -fixed false -x 2413 -y 369
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 1216 -y 76
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 990 -y 85
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[0\] -fixed false -x 1239 -y 174
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[10\] -fixed false -x 1195 -y 97
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/mosi_1 -fixed false -x 1271 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value\[0\] -fixed false -x 1170 -y 76
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15 -fixed false -x 1353 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 1189 -y 78
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse -fixed false -x 885 -y 111
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[11\] -fixed false -x 1275 -y 103
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[9\] -fixed false -x 1058 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[37\] -fixed false -x 1102 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61\[29\] -fixed false -x 984 -y 111
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[15\] -fixed false -x 1206 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 1369 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 2241 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1\[7\] -fixed false -x 2344 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1\[3\] -fixed false -x 1949 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 -fixed false -x 934 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[19\] -fixed false -x 950 -y 105
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[3\] -fixed false -x 1309 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1312 -y 201
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[11\] -fixed false -x 1218 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[2\] -fixed false -x 2350 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_25_1_sqmuxa_1_a4_0_o3 -fixed false -x 2021 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 1516 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 2423 -y 337
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[14\] -fixed false -x 1309 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 1536 -y 237
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1040 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 2232 -y 334
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[20\] -fixed false -x 934 -y 117
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[23\] -fixed false -x 1087 -y 78
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[30\] -fixed false -x 1069 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 1980 -y 235
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert -fixed false -x 919 -y 87
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 -fixed false -x 995 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 -fixed false -x 1053 -y 78
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 877 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[8\] -fixed false -x 2232 -y 333
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[20\] -fixed false -x 905 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i -fixed false -x 1271 -y 165
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9\[7\] -fixed false -x 1946 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 2421 -y 351
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9\[7\] -fixed false -x 1980 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 918 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25\[2\] -fixed false -x 1984 -y 265
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[29\] -fixed false -x 1413 -y 136
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[8\] -fixed false -x 1394 -y 138
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1\[1\] -fixed false -x 2213 -y 267
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 1549 -y 238
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[19\] -fixed false -x 1255 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1519 -y 234
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 882 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[30\] -fixed false -x 2389 -y 342
set_location -inst_name Controler_0/gpio_controler_0/un44_write_signal -fixed false -x 1243 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 2407 -y 375
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[54\] -fixed false -x 1971 -y 180
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_2\[1\] -fixed false -x 1161 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1\[4\] -fixed false -x 1897 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1\[5\] -fixed false -x 2342 -y 361
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[0\] -fixed false -x 914 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1466 -y 210
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 2278 -y 199
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[11\] -fixed false -x 1063 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 1485 -y 228
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[27\] -fixed false -x 1074 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 1077 -y 115
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[11\] -fixed false -x 1249 -y 82
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[3\] -fixed false -x 1092 -y 63
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0\[2\] -fixed false -x 2011 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_5 -fixed false -x 2360 -y 348
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1058 -y 112
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[4\] -fixed false -x 787 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1652 -y 223
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 1537 -y 244
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/syncr -fixed false -x 2412 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_fifo_count_1_a2_2\[4\] -fixed false -x 2110 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61\[37\] -fixed false -x 933 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 2275 -y 373
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 845 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT\[3\] -fixed false -x 2068 -y 289
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_7 -fixed false -x 2381 -y 375
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 2283 -y 370
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 1381 -y 244
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[23\] -fixed false -x 1024 -y 109
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[12\] -fixed false -x 985 -y 117
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 -fixed false -x 1114 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[28\] -fixed false -x 1079 -y 91
set_location -inst_name Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1_RNIG81A1 -fixed false -x 1158 -y 96
set_location -inst_name Controler_0/gpio_controler_0/PULSE_MASK\[10\] -fixed false -x 1240 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[4\] -fixed false -x 2365 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_a4_2_0 -fixed false -x 2078 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 2433 -y 376
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 859 -y 103
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 918 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 857 -y 106
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[6\] -fixed false -x 1235 -y 105
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1\[0\] -fixed false -x 995 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2\[5\] -fixed false -x 2265 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1\[6\] -fixed false -x 2112 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[4\] -fixed false -x 918 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/op_ge.un1_fsm_timerlto1 -fixed false -x 2197 -y 300
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[5\] -fixed false -x 2313 -y 324
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[18\] -fixed false -x 915 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 1210 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1\[4\] -fixed false -x 2021 -y 279
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter\[0\] -fixed false -x 1260 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 1481 -y 175
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[16\] -fixed false -x 915 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 2368 -y 343
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 847 -y 78
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[1\] -fixed false -x 1154 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[20\] -fixed false -x 946 -y 109
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 -fixed false -x 1054 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[10\] -fixed false -x 1480 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1\[3\] -fixed false -x 2145 -y 261
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 1105 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0\[2\] -fixed false -x 1949 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint -fixed false -x 1750 -y 367
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 2405 -y 364
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[15\] -fixed false -x 1454 -y 138
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 2432 -y 361
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[29\] -fixed false -x 946 -y 90
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 -fixed false -x 1417 -y 132
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[29\] -fixed false -x 1014 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2\[2\] -fixed false -x 2014 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 2366 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3\[1\] -fixed false -x 2063 -y 289
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 2390 -y 376
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[0\] -fixed false -x 1082 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9s2 -fixed false -x 2158 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[37\] -fixed false -x 1081 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 882 -y 108
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_i_m2\[18\] -fixed false -x 1146 -y 102
set_location -inst_name Controler_0/ADI_SPI_1/op_eq.divider_enable37_5 -fixed false -x 1330 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_3_0_iv\[7\] -fixed false -x 2317 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0\[0\] -fixed false -x 2249 -y 267
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[7\] -fixed false -x 1310 -y 174
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 903 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg\[7\] -fixed false -x 1173 -y 73
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 1077 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 -fixed false -x 1959 -y 237
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1\[5\] -fixed false -x 1904 -y 270
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 972 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[11\] -fixed false -x 2457 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array_2 -fixed false -x 2247 -y 297
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc4 -fixed false -x 2363 -y 360
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1525 -y 235
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1525 -y 222
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 -fixed false -x 1046 -y 117
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[34\] -fixed false -x 1129 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[12\] -fixed false -x 939 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable -fixed false -x 1419 -y 133
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 864 -y 109
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1035 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0 -fixed false -x 1381 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0_2/Chain\[1\] -fixed false -x 2280 -y 319
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[12\] -fixed false -x 1301 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[7\] -fixed false -x 1106 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2\[2\] -fixed false -x 1969 -y 261
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[7\] -fixed false -x 1407 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1451 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17\[4\] -fixed false -x 2101 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1\[2\] -fixed false -x 1997 -y 282
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[0\] -fixed false -x 963 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_a3_i_i_a2\[4\] -fixed false -x 2223 -y 297
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc3 -fixed false -x 2420 -y 348
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 895 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1\[7\] -fixed false -x 2308 -y 346
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0 -fixed false -x 1216 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 2298 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[5\] -fixed false -x 1108 -y 75
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 1090 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[0\] -fixed false -x 1886 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_24_1_sqmuxa_3_0_a4 -fixed false -x 2218 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0\[4\] -fixed false -x 1879 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_16_0_sqmuxa_1_RNI4UST -fixed false -x 2193 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61\[37\] -fixed false -x 1084 -y 108
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[9\] -fixed false -x 1156 -y 81
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 1047 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[30\] -fixed false -x 2449 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_92_i_i -fixed false -x 2184 -y 276
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO\[0\] -fixed false -x 1347 -y 180
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[30\] -fixed false -x 759 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 2430 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1\[2\] -fixed false -x 2000 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.un1_rptr_fwft_cmb -fixed false -x 2370 -y 342
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[35\] -fixed false -x 116 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0\[4\] -fixed false -x 2278 -y 298
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 2091 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17\[4\] -fixed false -x 1988 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14\[5\] -fixed false -x 1952 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9\[0\] -fixed false -x 2272 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 2398 -y 337
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q\[5\] -fixed false -x 1230 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 1481 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 1482 -y 175
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2\[1\] -fixed false -x 1098 -y 114
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[37\] -fixed false -x 1118 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNIOMHS\[2\] -fixed false -x 2359 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[16\] -fixed false -x 2426 -y 369
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[24\] -fixed false -x 954 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 1375 -y 234
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[4\] -fixed false -x 2394 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 2432 -y 372
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[19\] -fixed false -x 1070 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 909 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[7\] -fixed false -x 1140 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_16_1_sqmuxa_3_0 -fixed false -x 2035 -y 273
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/busy -fixed false -x 1270 -y 97
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO -fixed false -x 1278 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 2407 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh\[3\] -fixed false -x 2455 -y 352
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1\[3\] -fixed false -x 1944 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_82_i_i -fixed false -x 2058 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[26\] -fixed false -x 2282 -y 324
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 -fixed false -x 961 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer\[1\] -fixed false -x 2150 -y 292
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3\[0\] -fixed false -x 2227 -y 265
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[9\] -fixed false -x 1185 -y 61
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[0\] -fixed false -x 1438 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0\[5\] -fixed false -x 2134 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 2377 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0 -fixed false -x 2075 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[3\] -fixed false -x 1202 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0\[2\] -fixed false -x 1973 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3\[7\] -fixed false -x 2266 -y 277
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 1699 -y 228
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9\[1\] -fixed false -x 2169 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2\[1\] -fixed false -x 2293 -y 343
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[2\] -fixed false -x 1167 -y 115
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_RNO\[13\] -fixed false -x 1272 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_18_1_sqmuxa_3_1 -fixed false -x 2192 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30\[5\] -fixed false -x 2131 -y 277
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1555 -y 220
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer\[7\] -fixed false -x 2240 -y 301
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_16_i_a4 -fixed false -x 2057 -y 282
set_location -inst_name Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0 -fixed false -x 1188 -y 87
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[5\] -fixed false -x 1266 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[22\] -fixed false -x 1029 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm\[3\] -fixed false -x 2344 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1\[3\] -fixed false -x 2057 -y 256
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 1131 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[11\] -fixed false -x 866 -y 55
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[21\] -fixed false -x 1148 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[5\] -fixed false -x 1088 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 1037 -y 88
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 -fixed false -x 996 -y 78
set_location -inst_name Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_RGB1 -fixed false -x 1751 -y 339
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[25\] -fixed false -x 929 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o4_RNIUG7D1_0 -fixed false -x 2044 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[4\] -fixed false -x 2019 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0\[1\] -fixed false -x 2145 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1\[6\] -fixed false -x 2270 -y 270
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 1052 -y 123
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[4\] -fixed false -x 1185 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 854 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9\[3\] -fixed false -x 2107 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_1_0_RNO -fixed false -x 2338 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10\[4\] -fixed false -x 1938 -y 268
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 1652 -y 222
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[9\] -fixed false -x 925 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[3\] -fixed false -x 986 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22\[6\] -fixed false -x 1934 -y 283
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[2\] -fixed false -x 942 -y 126
set_location -inst_name Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2_RNIDCG41 -fixed false -x 1328 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 2361 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_31_1_sqmuxa_3_0_a4 -fixed false -x 2214 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0\[4\] -fixed false -x 2053 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[24\] -fixed false -x 2249 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[27\] -fixed false -x 2236 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 2433 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.0.un48_input_k_array -fixed false -x 2137 -y 300
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 937 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1557 -y 208
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 -fixed false -x 1019 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1\[7\] -fixed false -x 1921 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 -fixed false -x 987 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0\[4\] -fixed false -x 2097 -y 261
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0\[10\] -fixed false -x 1279 -y 90
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[30\] -fixed false -x 957 -y 114
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[23\] -fixed false -x 1599 -y 342
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 1070 -y 70
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[3\] -fixed false -x 1060 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2\[2\] -fixed false -x 2294 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2\[1\] -fixed false -x 2436 -y 363
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[1\] -fixed false -x 1306 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 2428 -y 349
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1051 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10\[5\] -fixed false -x 2121 -y 265
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[25\] -fixed false -x 1099 -y 70
set_location -inst_name Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N -fixed false -x 1176 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[10\] -fixed false -x 1423 -y 130
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[6\] -fixed false -x 1147 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 2053 -y 216
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[11\] -fixed false -x 906 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9\[0\] -fixed false -x 1926 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 1486 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16\[5\] -fixed false -x 2002 -y 268
set_location -inst_name Controler_0/ADI_SPI_0/divider_enable_RNIU4K11 -fixed false -x 1195 -y 81
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[3\] -fixed false -x 1183 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 2292 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9\[4\] -fixed false -x 1983 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 979 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 2310 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 2367 -y 376
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[5\] -fixed false -x 1204 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 2404 -y 349
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 912 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0\[2\] -fixed false -x 2114 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[29\] -fixed false -x 2429 -y 376
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2\[39\] -fixed false -x 1070 -y 75
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[38\] -fixed false -x 913 -y 108
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2\[1\] -fixed false -x 961 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9\[3\] -fixed false -x 1932 -y 270
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 1051 -y 124
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 1195 -y 73
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[11\] -fixed false -x 1125 -y 91
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[21\] -fixed false -x 1281 -y 15
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[26\] -fixed false -x 963 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_7_i_0_1 -fixed false -x 2208 -y 276
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_0_0_i_o4 -fixed false -x 1433 -y 144
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_29_i_a2_0 -fixed false -x 2215 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0_x2\[1\] -fixed false -x 2070 -y 255
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[11\] -fixed false -x 976 -y 117
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[7\] -fixed false -x 953 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9\[2\] -fixed false -x 2124 -y 273
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[3\] -fixed false -x 1230 -y 108
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 1050 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1\[0\] -fixed false -x 1928 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1\[7\] -fixed false -x 2178 -y 264
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[7\] -fixed false -x 1222 -y 106
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[8\] -fixed false -x 1283 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 858 -y 76
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 1461 -y 184
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[28\] -fixed false -x 1126 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_4_fast\[3\] -fixed false -x 2314 -y 345
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[7\] -fixed false -x 1206 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1\[7\] -fixed false -x 1941 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0\[4\] -fixed false -x 1888 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25\[0\] -fixed false -x 2024 -y 268
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[1\] -fixed false -x 944 -y 127
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 1095 -y 127
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1046 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0\[4\] -fixed false -x 2120 -y 261
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[3\] -fixed false -x 1324 -y 91
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[19\] -fixed false -x 1252 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1520 -y 208
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 947 -y 112
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_3_4 -fixed false -x 1053 -y 129
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[20\] -fixed false -x 1177 -y 97
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[1\] -fixed false -x 907 -y 85
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 1079 -y 97
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO -fixed false -x 1104 -y 81
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG_0\[0\] -fixed false -x 1145 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh\[2\] -fixed false -x 2441 -y 355
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 1474 -y 216
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[9\] -fixed false -x 1233 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1\[2\] -fixed false -x 1929 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2\[0\] -fixed false -x 1937 -y 274
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg\[11\] -fixed false -x 968 -y 124
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 -fixed false -x 1277 -y 99
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[2\] -fixed false -x 1159 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data\[10\] -fixed false -x 1882 -y 280
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 1496 -y 247
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 -fixed false -x 1276 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 1543 -y 243
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 2420 -y 376
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect -fixed false -x 1838 -y 226
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[5\] -fixed false -x 1181 -y 85
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[8\] -fixed false -x 1283 -y 154
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_a7_0_4 -fixed false -x 1428 -y 180
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[29\] -fixed false -x 932 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 2269 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_2 -fixed false -x 2305 -y 348
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[9\] -fixed false -x 1412 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_2_0_iv\[6\] -fixed false -x 2303 -y 351
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11\[7\] -fixed false -x 1963 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 2281 -y 372
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[29\] -fixed false -x 920 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_0_9_sn_m14_e -fixed false -x 2049 -y 279
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[2\] -fixed false -x 1276 -y 174
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[11\] -fixed false -x 1174 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_A\[1\] -fixed false -x 2145 -y 307
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[4\] -fixed false -x 1218 -y 108
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[3\] -fixed false -x 991 -y 75
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs -fixed false -x 1267 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28\[7\] -fixed false -x 2116 -y 277
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1524 -y 216
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V -fixed false -x 1067 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2\[7\] -fixed false -x 2117 -y 277
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 1119 -y 85
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[12\] -fixed false -x 1219 -y 85
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[0\] -fixed false -x 1162 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset -fixed false -x 1420 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[0\] -fixed false -x 2396 -y 360
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[3\] -fixed false -x 1214 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 997 -y 84
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[14\] -fixed false -x 1200 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 2306 -y 331
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[20\] -fixed false -x 1141 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite\[2\] -fixed false -x 2229 -y 295
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1\[7\] -fixed false -x 1898 -y 279
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[17\] -fixed false -x 1461 -y 144
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9\[5\] -fixed false -x 2127 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 2437 -y 351
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[12\] -fixed false -x 1062 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer\[6\] -fixed false -x 2239 -y 301
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[14\] -fixed false -x 922 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[6\] -fixed false -x 2309 -y 325
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 944 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[22\] -fixed false -x 901 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_fifo_count_1_o3\[4\] -fixed false -x 2083 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 924 -y 90
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 937 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2\[7\] -fixed false -x 2135 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[14\] -fixed false -x 768 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2\[3\] -fixed false -x 2120 -y 277
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 855 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 2336 -y 330
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[32\] -fixed false -x 1098 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0\[6\] -fixed false -x 1889 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2\[5\] -fixed false -x 2297 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11\[5\] -fixed false -x 2007 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a4_2_0 -fixed false -x 2034 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[5\] -fixed false -x 971 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 2377 -y 349
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg\[3\] -fixed false -x 877 -y 118
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2\[23\] -fixed false -x 927 -y 108
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[5\] -fixed false -x 1111 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18\[2\] -fixed false -x 1924 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array_2 -fixed false -x 2139 -y 306
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1\[5\] -fixed false -x 2172 -y 273
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_0\[7\] -fixed false -x 1251 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[25\] -fixed false -x 786 -y 69
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[24\] -fixed false -x 950 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 -fixed false -x 1080 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_RNIRE7D1_0 -fixed false -x 2201 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[5\] -fixed false -x 951 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI340O -fixed false -x 1787 -y 216
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_comm\[3\] -fixed false -x 1157 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 2364 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 2382 -y 375
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[0\] -fixed false -x 1227 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame -fixed false -x 1678 -y 226
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[10\] -fixed false -x 1661 -y 226
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[28\] -fixed false -x 988 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2\[1\] -fixed false -x 1942 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0\[3\] -fixed false -x 1938 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 2441 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence\[2\] -fixed false -x 2211 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1\[4\] -fixed false -x 2341 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[24\] -fixed false -x 1069 -y 87
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[23\] -fixed false -x 1407 -y 136
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_422_i -fixed false -x 1330 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 992 -y 85
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4\[1\] -fixed false -x 1260 -y 174
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[26\] -fixed false -x 350 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh\[5\] -fixed false -x 2452 -y 370
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 939 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9s2 -fixed false -x 1932 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[39\] -fixed false -x 926 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9\[3\] -fixed false -x 1959 -y 282
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[1\] -fixed false -x 1320 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[10\] -fixed false -x 2422 -y 358
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[20\] -fixed false -x 2435 -y 373
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[8\] -fixed false -x 1174 -y 112
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[19\] -fixed false -x 938 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[12\] -fixed false -x 2418 -y 358
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 1766 -y 220
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[9\] -fixed false -x 895 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[7\] -fixed false -x 901 -y 103
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[11\] -fixed false -x 1592 -y 115
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[5\] -fixed false -x 1283 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0\[0\] -fixed false -x 2015 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[27\] -fixed false -x 1139 -y 79
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[11\] -fixed false -x 1139 -y 82
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[8\] -fixed false -x 838 -y 76
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[34\] -fixed false -x 1061 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1\[7\] -fixed false -x 1910 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2\[0\] -fixed false -x 2023 -y 267
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 -fixed false -x 1105 -y 81
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 872 -y 55
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[14\] -fixed false -x 1287 -y 82
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[1\] -fixed false -x 1234 -y 108
set_location -inst_name Controler_0/Command_Decoder_0/counter\[19\] -fixed false -x 1111 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_2_9_sn_m12_3_i -fixed false -x 2047 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[28\] -fixed false -x 2238 -y 330
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_24_0_sqmuxa_0_RNIQ0V92 -fixed false -x 2133 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1\[7\] -fixed false -x 1946 -y 270
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[13\] -fixed false -x 1274 -y 105
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[4\] -fixed false -x 1317 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/re_set -fixed false -x 2392 -y 370
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1468 -y 213
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[4\] -fixed false -x 1049 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_13_1_sqmuxa_1_0_a2 -fixed false -x 2246 -y 270
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[14\] -fixed false -x 1160 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1040 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_0 -fixed false -x 2226 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8\[0\] -fixed false -x 1956 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12\[1\] -fixed false -x 2167 -y 274
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1482 -y 211
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[27\] -fixed false -x 759 -y 234
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2\[5\] -fixed false -x 2241 -y 268
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[9\] -fixed false -x 1452 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 2050 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence\[7\] -fixed false -x 2144 -y 298
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[9\] -fixed false -x 1072 -y 42
set_location -inst_name Communication_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty -fixed false -x 1054 -y 78
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 1147 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1\[2\] -fixed false -x 1977 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[1\] -fixed false -x 895 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[7\] -fixed false -x 1110 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2\[3\] -fixed false -x 1937 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0\[6\] -fixed false -x 1920 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[31\] -fixed false -x 952 -y 112
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 1050 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st\[2\] -fixed false -x 2369 -y 325
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 975 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1150 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[20\] -fixed false -x 1229 -y 91
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[12\] -fixed false -x 1307 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[14\] -fixed false -x 962 -y 112
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 925 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[30\] -fixed false -x 1059 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7\[6\] -fixed false -x 1972 -y 274
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[1\] -fixed false -x 1839 -y 262
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles\[5\] -fixed false -x 1280 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 2402 -y 364
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[11\] -fixed false -x 1065 -y 97
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 889 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1\[6\] -fixed false -x 1959 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[4\] -fixed false -x 2139 -y 301
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 1027 -y 85
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[37\] -fixed false -x 1388 -y 69
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1047 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2\[5\] -fixed false -x 1915 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[26\] -fixed false -x 964 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[17\] -fixed false -x 970 -y 100
set_location -inst_name Controler_0/gpio_controler_0/un7_read_signal -fixed false -x 1232 -y 102
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 853 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[23\] -fixed false -x 1080 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 1093 -y 115
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 935 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 1106 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[25\] -fixed false -x 1158 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2\[6\] -fixed false -x 1936 -y 277
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[37\] -fixed false -x 1103 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1\[7\] -fixed false -x 2001 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1444 -y 207
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 2082 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_i_0_i\[3\] -fixed false -x 2227 -y 297
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[30\] -fixed false -x 2392 -y 343
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[1\] -fixed false -x 1197 -y 84
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[13\] -fixed false -x 1205 -y 109
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[2\] -fixed false -x 1077 -y 133
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 1088 -y 112
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[3\] -fixed false -x 1171 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[8\] -fixed false -x 1004 -y 61
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[2\] -fixed false -x 1415 -y 138
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[11\] -fixed false -x 912 -y 91
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[16\] -fixed false -x 1301 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9\[4\] -fixed false -x 2281 -y 273
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1086 -y 91
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[21\] -fixed false -x 1179 -y 154
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8\[0\] -fixed false -x 1226 -y 84
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[10\] -fixed false -x 1402 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1\[7\] -fixed false -x 2267 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 1543 -y 207
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int -fixed false -x 946 -y 124
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2_1\[10\] -fixed false -x 1236 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9\[5\] -fixed false -x 2002 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[2\] -fixed false -x 1061 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[2\] -fixed false -x 1143 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 2313 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1\[0\] -fixed false -x 2133 -y 255
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 1108 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 1221 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1524 -y 229
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 1580 -y 253
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3\[3\] -fixed false -x 2283 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1\[2\] -fixed false -x 1942 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3\[0\] -fixed false -x 2006 -y 277
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1039 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 2412 -y 349
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[9\] -fixed false -x 979 -y 127
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[19\] -fixed false -x 1083 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17\[3\] -fixed false -x 1980 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2\[5\] -fixed false -x 2321 -y 355
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82\[2\] -fixed false -x 1027 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 -fixed false -x 1058 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[28\] -fixed false -x 1085 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9\[6\] -fixed false -x 1915 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error -fixed false -x 2459 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 2441 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 2433 -y 343
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 2304 -y 208
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61\[20\] -fixed false -x 1026 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.2.un24_input_k_array -fixed false -x 2266 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1\[6\] -fixed false -x 2146 -y 267
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 1075 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm\[2\] -fixed false -x 2345 -y 325
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 1199 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6\[7\] -fixed false -x 1900 -y 274
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[9\] -fixed false -x 840 -y 75
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[4\] -fixed false -x 367 -y 306
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0\[0\] -fixed false -x 1140 -y 72
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5\[0\] -fixed false -x 880 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/cmb_lckfrc.un1_lckfrc_nx6_0_0 -fixed false -x 2374 -y 324
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[15\] -fixed false -x 908 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[4\] -fixed false -x 1201 -y 82
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2\[3\] -fixed false -x 901 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_3_2_sqmuxa_RNIBK3E -fixed false -x 2353 -y 360
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[8\] -fixed false -x 976 -y 181
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 848 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1518 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 2368 -y 373
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 1255 -y 91
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[1\] -fixed false -x 1375 -y 193
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1\[7\] -fixed false -x 2231 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 2347 -y 337
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 1586 -y 253
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_22_1_sqmuxa_2 -fixed false -x 2032 -y 288
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[23\] -fixed false -x 792 -y 69
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2\[14\] -fixed false -x 967 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1077 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1093 -y 64
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 982 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 1016 -y 84
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2 -fixed false -x 1128 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[22\] -fixed false -x 904 -y 114
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO -fixed false -x 1134 -y 108
set_location -inst_name Controler_0/ADI_SPI_1/divider_enable_RNI1EQS -fixed false -x 1320 -y 99
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY1\[0\] -fixed false -x 1312 -y 213
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 1054 -y 136
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[11\] -fixed false -x 1404 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI7H781\[4\] -fixed false -x 2295 -y 348
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[22\] -fixed false -x 998 -y 123
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 1002 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 2419 -y 349
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 2039 -y 217
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 -fixed false -x 1153 -y 69
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[37\] -fixed false -x 1487 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[3\] -fixed false -x 2304 -y 360
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[38\] -fixed false -x 956 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[34\] -fixed false -x 1056 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1\[1\] -fixed false -x 2455 -y 369
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[22\] -fixed false -x 2266 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 2294 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9\[7\] -fixed false -x 2008 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[18\] -fixed false -x 957 -y 117
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 890 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 1973 -y 238
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[20\] -fixed false -x 993 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1142 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 875 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1554 -y 208
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[20\] -fixed false -x 1145 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_RNO -fixed false -x 2453 -y 363
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg\[9\] -fixed false -x 994 -y 76
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_i_m2\[23\] -fixed false -x 1150 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[20\] -fixed false -x 901 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/IlasSeqCount.un13_ilascountergolto7_4 -fixed false -x 2145 -y 297
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/OutputK_iv\[1\] -fixed false -x 2321 -y 342
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 -fixed false -x 1024 -y 115
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2\[11\] -fixed false -x 891 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1993 -y 237
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg -fixed false -x 1131 -y 97
set_location -inst_name Controler_0/ADI_SPI_0/state_reg\[2\] -fixed false -x 1232 -y 79
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[58\] -fixed false -x 1308 -y 219
set_location -inst_name Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0 -fixed false -x 2460 -y 5
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9\[3\] -fixed false -x 2027 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 2330 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9\[2\] -fixed false -x 2259 -y 267
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[14\] -fixed false -x 1257 -y 100
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[1\] -fixed false -x 1201 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 2328 -y 333
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[6\] -fixed false -x 1933 -y 180
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 1534 -y 244
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 1098 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[12\] -fixed false -x 1182 -y 72
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[4\] -fixed false -x 1383 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1526 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9\[6\] -fixed false -x 2007 -y 273
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/REN_d1 -fixed false -x 1048 -y 130
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 -fixed false -x 1080 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 890 -y 82
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_24_i -fixed false -x 1197 -y 87
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[10\] -fixed false -x 1097 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[29\] -fixed false -x 1018 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[20\] -fixed false -x 2228 -y 330
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_comm\[1\] -fixed false -x 1156 -y 91
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[16\] -fixed false -x 1241 -y 73
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[4\] -fixed false -x 1047 -y 42
set_location -inst_name Communication_0/Communication_CMD_MUX_0/Communication_vote_vector\[2\] -fixed false -x 1047 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[4\] -fixed false -x 2378 -y 361
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[39\] -fixed false -x 1506 -y 213
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 2308 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0\[7\] -fixed false -x 2117 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 2284 -y 361
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_1 -fixed false -x 1388 -y 129
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[11\] -fixed false -x 1218 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[11\] -fixed false -x 1478 -y 181
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[14\] -fixed false -x 1256 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[0\] -fixed false -x 1150 -y 72
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 975 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/OrComparatorData_R_i_0_a2_RNIKPM21 -fixed false -x 2225 -y 297
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 2409 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_18_1_sqmuxa_3 -fixed false -x 2189 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_write_enable_1_4_u_0_a3\[6\] -fixed false -x 2098 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_o2_2\[2\] -fixed false -x 2195 -y 300
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0\[1\] -fixed false -x 2136 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh\[1\] -fixed false -x 2450 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.CO1_tz -fixed false -x 2054 -y 288
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[26\] -fixed false -x 909 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 2368 -y 364
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[16\] -fixed false -x 766 -y 70
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 -fixed false -x 1099 -y 96
set_location -inst_name Controler_0/ADI_SPI_1/op_eq.divider_enable37_4 -fixed false -x 1329 -y 105
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[29\] -fixed false -x 1075 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 2443 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_6_1_sqmuxa_2_1_a2 -fixed false -x 2221 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0\[5\] -fixed false -x 2008 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 -fixed false -x 951 -y 105
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[7\] -fixed false -x 942 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 1786 -y 252
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2 -fixed false -x 1411 -y 138
set_location -inst_name Controler_0/ADI_SPI_0/write_read_buffer -fixed false -x 1223 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1\[1\] -fixed false -x 2282 -y 343
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_RNILAH31 -fixed false -x 1183 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2\[0\] -fixed false -x 2316 -y 355
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 -fixed false -x 957 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9\[6\] -fixed false -x 1900 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[15\] -fixed false -x 948 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_a2_0_0\[1\] -fixed false -x 2172 -y 300
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[22\] -fixed false -x 920 -y 102
set_location -inst_name Controler_0/Command_Decoder_0/counter\[1\] -fixed false -x 1093 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 1465 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence\[1\] -fixed false -x 2318 -y 346
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2\[1\] -fixed false -x 1172 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1533 -y 234
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[50\] -fixed false -x 534 -y 42
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8\[4\] -fixed false -x 1246 -y 84
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r\[0\] -fixed false -x 1473 -y 181
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 -fixed false -x 1088 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[2\] -fixed false -x 2414 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.2.OutputK_35_m\[2\] -fixed false -x 2302 -y 348
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[18\] -fixed false -x 1448 -y 142
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1\[3\] -fixed false -x 2094 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 2403 -y 373
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[24\] -fixed false -x 757 -y 73
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[22\] -fixed false -x 1518 -y 213
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data\[5\] -fixed false -x 2036 -y 262
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2_1\[0\] -fixed false -x 1230 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg\[0\] -fixed false -x 2141 -y 295
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 847 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m6_e_0_a2_0_a3 -fixed false -x 2019 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2\[3\] -fixed false -x 2295 -y 343
set_location -inst_name Communication_0/Communication_ANW_MUX_0/state_reg_RNIFCVV\[0\] -fixed false -x 1007 -y 96
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[38\] -fixed false -x 1114 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 1190 -y 75
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1083 -y 64
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.0.un32_input_k_array_2 -fixed false -x 2140 -y 300
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_17_0_sqmuxa_0_RNIVVAE2 -fixed false -x 2104 -y 264
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[15\] -fixed false -x 1262 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1\[2\] -fixed false -x 1985 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[18\] -fixed false -x 1156 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3\[2\] -fixed false -x 2006 -y 280
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles\[1\] -fixed false -x 1283 -y 97
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 920 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 2388 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1\[4\] -fixed false -x 1950 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2\[0\] -fixed false -x 2262 -y 277
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 -fixed false -x 962 -y 99
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[23\] -fixed false -x 1183 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer\[5\] -fixed false -x 2190 -y 301
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 916 -y 109
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[6\] -fixed false -x 1310 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30\[3\] -fixed false -x 2174 -y 265
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2\[5\] -fixed false -x 1223 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[9\] -fixed false -x 1341 -y 184
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[6\] -fixed false -x 1166 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 -fixed false -x 1177 -y 90
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[5\] -fixed false -x 1414 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[8\] -fixed false -x 1282 -y 168
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[21\] -fixed false -x 1179 -y 153
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 1172 -y 82
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 -fixed false -x 1133 -y 108
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[39\] -fixed false -x 1058 -y 79
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[34\] -fixed false -x 1071 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 846 -y 78
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[11\] -fixed false -x 1179 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12\[5\] -fixed false -x 2164 -y 274
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[33\] -fixed false -x 1117 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1\[7\] -fixed false -x 1922 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Last_ILAS_Seq_RNIQB1M -fixed false -x 2139 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data\[2\] -fixed false -x 2020 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0 -fixed false -x 2248 -y 273
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[33\] -fixed false -x 1073 -y 72
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[6\] -fixed false -x 1219 -y 190
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1577 -y 253
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_0\[14\] -fixed false -x 1285 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 2439 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0\[2\] -fixed false -x 2233 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9\[1\] -fixed false -x 2027 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1148 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 1533 -y 244
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[0\] -fixed false -x 1409 -y 139
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1359 -y 247
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[9\] -fixed false -x 1178 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10\[3\] -fixed false -x 2115 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_6 -fixed false -x 2358 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2\[0\] -fixed false -x 1968 -y 261
set_location -inst_name Controler_0/Command_Decoder_0/counter\[2\] -fixed false -x 1094 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 2289 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 2429 -y 349
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 1474 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1\[4\] -fixed false -x 2006 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0\[1\] -fixed false -x 2141 -y 276
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[28\] -fixed false -x 1312 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6\[4\] -fixed false -x 1896 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24\[5\] -fixed false -x 2127 -y 274
set_location -inst_name Controler_0/gpio_controler_0/state_reg_ns_a2_0_1\[0\] -fixed false -x 1213 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[29\] -fixed false -x 2452 -y 342
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 -fixed false -x 1085 -y 96
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 1077 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1\[6\] -fixed false -x 1983 -y 261
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg\[2\] -fixed false -x 965 -y 124
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1033 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 2272 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2\[4\] -fixed false -x 2258 -y 295
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1482 -y 228
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2\[4\] -fixed false -x 2222 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 2326 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[29\] -fixed false -x 2248 -y 294
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[25\] -fixed false -x 1050 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2\[1\] -fixed false -x 887 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_15_9_sn_m6_e_0_a2 -fixed false -x 2237 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns_i_a3_4\[3\] -fixed false -x 2327 -y 345
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[6\] -fixed false -x 917 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[32\] -fixed false -x 1083 -y 69
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[2\] -fixed false -x 898 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30\[4\] -fixed false -x 2128 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 2277 -y 370
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[0\] -fixed false -x 1208 -y 90
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 867 -y 79
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2\[3\] -fixed false -x 1069 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 2376 -y 330
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[5\] -fixed false -x 1389 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0\[4\] -fixed false -x 2247 -y 267
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 1025 -y 127
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[21\] -fixed false -x 1226 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1\[5\] -fixed false -x 1941 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1485 -y 213
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 873 -y 109
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[26\] -fixed false -x 1068 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25\[4\] -fixed false -x 1989 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[31\] -fixed false -x 2379 -y 360
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[10\] -fixed false -x 1201 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_Last_A\[3\] -fixed false -x 2230 -y 295
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 1064 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[31\] -fixed false -x 1022 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_A\[0\] -fixed false -x 2143 -y 301
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3\[2\] -fixed false -x 2155 -y 277
set_location -inst_name Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2\[4\] -fixed false -x 1299 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 1214 -y 73
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[6\] -fixed false -x 795 -y 69
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 863 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2\[6\] -fixed false -x 2261 -y 277
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 877 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 2358 -y 364
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 -fixed false -x 976 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3_RNO -fixed false -x 2396 -y 345
set_location -inst_name Communication_0/Communication_Controler_0/communication_vote_vector7 -fixed false -x 1031 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter -fixed false -x 2296 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc5 -fixed false -x 2378 -y 375
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 1492 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_9 -fixed false -x 1462 -y 138
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 2341 -y 328
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 1819 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9\[0\] -fixed false -x 1996 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 2363 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_AND2_FINE_LOCK_0 -fixed false -x 2363 -y 321
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT\[5\] -fixed false -x 2070 -y 289
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[27\] -fixed false -x 2425 -y 372
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 878 -y 106
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[3\] -fixed false -x 1171 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[3\] -fixed false -x 1019 -y 81
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[5\] -fixed false -x 1415 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22\[7\] -fixed false -x 2093 -y 274
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[4\] -fixed false -x 362 -y 306
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 1253 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 1016 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 886 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIR68F -fixed false -x 2415 -y 333
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 885 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1476 -y 228
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_1_i_o3\[0\] -fixed false -x 2209 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10\[4\] -fixed false -x 2139 -y 274
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[9\] -fixed false -x 1005 -y 61
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[2\] -fixed false -x 1094 -y 81
set_location -inst_name Controler_0/Reset_Controler_0/state_reg_ns_a2_0_1\[0\] -fixed false -x 1215 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1\[0\] -fixed false -x 2020 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 866 -y 108
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85\[0\] -fixed false -x 1055 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/Q\[0\] -fixed false -x 2257 -y 363
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[14\] -fixed false -x 1282 -y 106
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 944 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1518 -y 234
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[5\] -fixed false -x 368 -y 306
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1\[7\] -fixed false -x 1909 -y 267
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 2177 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 2432 -y 373
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[25\] -fixed false -x 966 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 1916 -y 238
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 2179 -y 217
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO -fixed false -x 1021 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1\[6\] -fixed false -x 2153 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer\[1\] -fixed false -x 2186 -y 301
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[5\] -fixed false -x 880 -y 111
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[0\] -fixed false -x 1046 -y 96
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[10\] -fixed false -x 1305 -y 181
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[17\] -fixed false -x 1154 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[26\] -fixed false -x 1003 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[3\] -fixed false -x 1387 -y 136
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[15\] -fixed false -x 1157 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[32\] -fixed false -x 1100 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 2408 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_8_1_sqmuxa_0_a4 -fixed false -x 2157 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[19\] -fixed false -x 785 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3\[4\] -fixed false -x 2284 -y 337
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 918 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16\[2\] -fixed false -x 2190 -y 256
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[1\] -fixed false -x 1237 -y 181
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[15\] -fixed false -x 1227 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_5 -fixed false -x 2393 -y 357
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 1472 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3\[2\] -fixed false -x 2212 -y 283
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[21\] -fixed false -x 762 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 2174 -y 217
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 1053 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0\[3\] -fixed false -x 2094 -y 274
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 1075 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 2281 -y 370
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 2080 -y 216
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[10\] -fixed false -x 1978 -y 280
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO -fixed false -x 1090 -y 135
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 -fixed false -x 2317 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 2414 -y 364
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 997 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[22\] -fixed false -x 2426 -y 375
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 1466 -y 217
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61\[33\] -fixed false -x 965 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 2429 -y 346
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 -fixed false -x 955 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1\[0\] -fixed false -x 1930 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23\[0\] -fixed false -x 2284 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns\[2\] -fixed false -x 2321 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21\[4\] -fixed false -x 2223 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 2455 -y 337
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[4\] -fixed false -x 1388 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_20_9_sn_m6_i_0 -fixed false -x 2046 -y 276
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_3\[14\] -fixed false -x 1216 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 -fixed false -x 904 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 2178 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2\[1\] -fixed false -x 2064 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[10\] -fixed false -x 2155 -y 306
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[4\] -fixed false -x 1271 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 985 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 1206 -y 75
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 953 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1451 -y 208
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[24\] -fixed false -x 995 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[3\] -fixed false -x 1152 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 1258 -y 91
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 1076 -y 97
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[16\] -fixed false -x 1023 -y 150
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[4\] -fixed false -x 2379 -y 372
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[4\] -fixed false -x 1196 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9\[3\] -fixed false -x 2020 -y 279
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[8\] -fixed false -x 1820 -y 238
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[7\] -fixed false -x 1212 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[5\] -fixed false -x 1717 -y 256
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[15\] -fixed false -x 1065 -y 118
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 1124 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data\[6\] -fixed false -x 2185 -y 262
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1119 -y 88
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_dummy\[0\] -fixed false -x 1155 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 1219 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1465 -y 214
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 2316 -y 330
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[24\] -fixed false -x 1099 -y 228
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 1697 -y 228
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2\[4\] -fixed false -x 2025 -y 283
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1148 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 1369 -y 202
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[2\] -fixed false -x 1207 -y 90
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[5\] -fixed false -x 1220 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1539 -y 208
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[21\] -fixed false -x 1077 -y 69
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[5\] -fixed false -x 1247 -y 213
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1119 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 900 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1600 -y 243
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[1\] -fixed false -x 1322 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[19\] -fixed false -x 950 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_0_9_sn_m14_e -fixed false -x 2204 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9s2 -fixed false -x 2224 -y 270
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 1062 -y 129
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61\[10\] -fixed false -x 963 -y 111
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[28\] -fixed false -x 1077 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_0_1 -fixed false -x 2070 -y 279
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[14\] -fixed false -x 1398 -y 136
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[13\] -fixed false -x 931 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 2416 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.2.un24_input_k_array_2 -fixed false -x 2265 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/OrComparatorData_R_i_0_a2 -fixed false -x 2152 -y 303
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[0\] -fixed false -x 1208 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 1103 -y 118
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_2\[4\] -fixed false -x 1265 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9\[7\] -fixed false -x 1929 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1353 -y 235
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 867 -y 73
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[0\] -fixed false -x 1408 -y 139
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error -fixed false -x 2456 -y 352
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[33\] -fixed false -x 1065 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[9\] -fixed false -x 2106 -y 250
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_2\[1\] -fixed false -x 2217 -y 283
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[4\] -fixed false -x 1306 -y 168
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 1073 -y 124
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[26\] -fixed false -x 793 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9\[5\] -fixed false -x 1929 -y 273
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[16\] -fixed false -x 1152 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 1515 -y 237
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[30\] -fixed false -x 917 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_c1 -fixed false -x 969 -y 126
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 1076 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 974 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a4_0_1 -fixed false -x 2062 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_1_RNI793S -fixed false -x 2192 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[36\] -fixed false -x 1078 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[7\] -fixed false -x 937 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 1021 -y 84
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[12\] -fixed false -x 1170 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st_RNICPI01\[1\] -fixed false -x 2377 -y 327
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61\[38\] -fixed false -x 1082 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3\[4\] -fixed false -x 2244 -y 268
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 1530 -y 210
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[7\] -fixed false -x 2278 -y 294
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 997 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1\[0\] -fixed false -x 2241 -y 261
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[54\] -fixed false -x 1400 -y 201
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 2409 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0\[0\] -fixed false -x 2119 -y 255
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 880 -y 109
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 1030 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[11\] -fixed false -x 1353 -y 208
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483\[4\] -fixed false -x 1115 -y 69
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[10\] -fixed false -x 1196 -y 97
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[19\] -fixed false -x 1318 -y 219
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[29\] -fixed false -x 1078 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[8\] -fixed false -x 1234 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 2322 -y 325
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1525 -y 229
set_location -inst_name Controler_0/Reset_Controler_0/state_reg_ns\[0\] -fixed false -x 1219 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array_2 -fixed false -x 2252 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_0_1 -fixed false -x 2069 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[10\] -fixed false -x 946 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh\[2\] -fixed false -x 2450 -y 373
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1357 -y 247
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3\[7\] -fixed false -x 2147 -y 304
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_5 -fixed false -x 2357 -y 348
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[15\] -fixed false -x 1250 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0\[6\] -fixed false -x 2012 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[10\] -fixed false -x 1139 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 2376 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 2391 -y 346
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1524 -y 223
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6 -fixed false -x 2336 -y 372
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 890 -y 76
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[12\] -fixed false -x 761 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1\[4\] -fixed false -x 2229 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 1025 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[12\] -fixed false -x 995 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1\[2\] -fixed false -x 2155 -y 307
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[0\] -fixed false -x 1084 -y 78
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61\[14\] -fixed false -x 962 -y 111
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 1082 -y 136
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[22\] -fixed false -x 1070 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9\[7\] -fixed false -x 2096 -y 270
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[6\] -fixed false -x 958 -y 126
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[16\] -fixed false -x 1212 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_i_x3\[2\] -fixed false -x 2184 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[23\] -fixed false -x 943 -y 90
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[23\] -fixed false -x 1259 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[3\] -fixed false -x 962 -y 220
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2\[2\] -fixed false -x 1990 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0\[1\] -fixed false -x 1961 -y 282
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[10\] -fixed false -x 1184 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1\[7\] -fixed false -x 1903 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[7\] -fixed false -x 1088 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 2422 -y 370
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[16\] -fixed false -x 949 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 1367 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNIEMDP\[9\] -fixed false -x 2372 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r\[2\] -fixed false -x 2321 -y 316
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3\[5\] -fixed false -x 2238 -y 268
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[13\] -fixed false -x 1160 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 2336 -y 370
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[7\] -fixed false -x 980 -y 87
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[14\] -fixed false -x 1215 -y 109
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[12\] -fixed false -x 1209 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o4_RNIUG7D1_0 -fixed false -x 2258 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 868 -y 55
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[1\] -fixed false -x 2413 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2\[7\] -fixed false -x 2158 -y 304
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[21\] -fixed false -x 1087 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e_0_a2 -fixed false -x 2020 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[11\] -fixed false -x 1895 -y 256
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[8\] -fixed false -x 1224 -y 180
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[28\] -fixed false -x 1103 -y 79
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[49\] -fixed false -x 434 -y 240
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[23\] -fixed false -x 2244 -y 336
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[16\] -fixed false -x 1470 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 2343 -y 337
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[11\] -fixed false -x 1236 -y 73
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition -fixed false -x 1466 -y 142
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 2397 -y 337
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[12\] -fixed false -x 1252 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0\[7\] -fixed false -x 2256 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 1208 -y 76
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[5\] -fixed false -x 1294 -y 186
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[20\] -fixed false -x 2414 -y 355
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[12\] -fixed false -x 1186 -y 102
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[10\] -fixed false -x 1092 -y 72
set_location -inst_name Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa -fixed false -x 1232 -y 96
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[24\] -fixed false -x 1345 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 2363 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0\[3\] -fixed false -x 1935 -y 267
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[6\] -fixed false -x 1286 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 2355 -y 346
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[10\] -fixed false -x 1161 -y 82
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_2\[14\] -fixed false -x 1280 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 2432 -y 346
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[0\] -fixed false -x 1327 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 2420 -y 349
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[14\] -fixed false -x 1401 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0\[2\] -fixed false -x 2003 -y 276
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_1_o3 -fixed false -x 1428 -y 144
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array_4 -fixed false -x 2125 -y 303
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[20\] -fixed false -x 939 -y 117
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[9\] -fixed false -x 1221 -y 184
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 1368 -y 238
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 1464 -y 217
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[9\] -fixed false -x 1051 -y 97
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 913 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 2363 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh\[0\] -fixed false -x 2459 -y 352
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26\[4\] -fixed false -x 2127 -y 256
set_location -inst_name Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z\[3\] -fixed false -x 905 -y 106
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs -fixed false -x 1302 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[38\] -fixed false -x 1102 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0\[3\] -fixed false -x 2255 -y 267
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[8\] -fixed false -x 1045 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6 -fixed false -x 2425 -y 348
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 1524 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1\[5\] -fixed false -x 2273 -y 274
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[8\] -fixed false -x 890 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO\[3\] -fixed false -x 975 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[14\] -fixed false -x 1393 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data\[1\] -fixed false -x 2039 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0\[3\] -fixed false -x 2397 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9s2 -fixed false -x 2019 -y 288
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 1074 -y 118
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[2\] -fixed false -x 1173 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3\[7\] -fixed false -x 2371 -y 352
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1485 -y 211
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 910 -y 85
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[10\] -fixed false -x 1246 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer\[7\] -fixed false -x 2192 -y 301
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1\[6\] -fixed false -x 1961 -y 280
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[19\] -fixed false -x 1082 -y 75
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_2\[0\] -fixed false -x 1348 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm\[1\] -fixed false -x 2349 -y 325
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 1535 -y 223
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_0\[6\] -fixed false -x 1277 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r\[1\] -fixed false -x 2326 -y 316
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2\[4\] -fixed false -x 2296 -y 343
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 858 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8\[5\] -fixed false -x 1956 -y 277
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[0\] -fixed false -x 949 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2\[1\] -fixed false -x 2317 -y 355
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[27\] -fixed false -x 1069 -y 109
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[10\] -fixed false -x 1058 -y 97
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[11\] -fixed false -x 1203 -y 109
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 1126 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 -fixed false -x 1152 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1566 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16\[2\] -fixed false -x 1999 -y 268
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 1497 -y 247
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[0\] -fixed false -x 2249 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9\[5\] -fixed false -x 1895 -y 267
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[13\] -fixed false -x 1240 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 1978 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3_i\[0\] -fixed false -x 2074 -y 255
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 1037 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[22\] -fixed false -x 2258 -y 337
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[39\] -fixed false -x 1069 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 2366 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[25\] -fixed false -x 2324 -y 324
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1\[5\] -fixed false -x 2127 -y 261
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary\[1\] -fixed false -x 1164 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyilto6_0_a2 -fixed false -x 2410 -y 351
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 2349 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 2358 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_0_1 -fixed false -x 2225 -y 273
set_location -inst_name Controler_0/Command_Decoder_0/counter\[17\] -fixed false -x 1109 -y 100
set_location -inst_name Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2\[5\] -fixed false -x 1301 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1033 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 1237 -y 91
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_2dflt -fixed false -x 1163 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[39\] -fixed false -x 1087 -y 112
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[1\] -fixed false -x 1080 -y 72
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 1462 -y 175
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 1066 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6\[2\] -fixed false -x 1912 -y 274
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[35\] -fixed false -x 1121 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_K\[2\] -fixed false -x 2266 -y 295
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1\[1\] -fixed false -x 2102 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[14\] -fixed false -x 2393 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[5\] -fixed false -x 2383 -y 361
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[9\] -fixed false -x 297 -y 15
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1\[7\] -fixed false -x 2131 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1\[0\] -fixed false -x 2187 -y 255
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 1575 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15\[7\] -fixed false -x 2276 -y 271
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[0\] -fixed false -x 1366 -y 181
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[3\] -fixed false -x 1175 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1\[6\] -fixed false -x 2151 -y 271
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[12\] -fixed false -x 1455 -y 138
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 1391 -y 244
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO\[8\] -fixed false -x 1164 -y 72
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[12\] -fixed false -x 1421 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 2070 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_29_i_a2 -fixed false -x 2227 -y 276
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[6\] -fixed false -x 1445 -y 142
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 1057 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 2257 -y 336
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[1\] -fixed false -x 1037 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 2306 -y 325
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[2\] -fixed false -x 1061 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[2\] -fixed false -x 1402 -y 138
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[19\] -fixed false -x 1015 -y 111
set_location -inst_name Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2 -fixed false -x 1198 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 2165 -y 216
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[6\] -fixed false -x 918 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence\[4\] -fixed false -x 2213 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_2_i_0_1 -fixed false -x 2033 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0\[2\] -fixed false -x 1966 -y 274
set_location -inst_name Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160 -fixed false -x 512 -y 2
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[4\] -fixed false -x 897 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_16_9_sn_m18_0_a4_0 -fixed false -x 2057 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0\[7\] -fixed false -x 2106 -y 267
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 1493 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[24\] -fixed false -x 2430 -y 372
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 1024 -y 82
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[2\] -fixed false -x 1339 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[24\] -fixed false -x 2395 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 2293 -y 331
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[25\] -fixed false -x 1129 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[14\] -fixed false -x 2236 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_22_1_sqmuxa_1_0_a4 -fixed false -x 2211 -y 264
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO -fixed false -x 1473 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1579 -y 253
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28\[3\] -fixed false -x 1948 -y 280
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[27\] -fixed false -x 966 -y 96
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[31\] -fixed false -x 1244 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0 -fixed false -x 1027 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_0\[0\] -fixed false -x 2216 -y 283
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[13\] -fixed false -x 1160 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[3\] -fixed false -x 948 -y 127
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 866 -y 73
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[5\] -fixed false -x 1173 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 2385 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 2322 -y 328
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[7\] -fixed false -x 1555 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[27\] -fixed false -x 2448 -y 360
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[3\] -fixed false -x 943 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9\[1\] -fixed false -x 2167 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 1051 -y 91
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[13\] -fixed false -x 1225 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3\[4\] -fixed false -x 1891 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[3\] -fixed false -x 2337 -y 372
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[35\] -fixed false -x 961 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[9\] -fixed false -x 1475 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[22\] -fixed false -x 2428 -y 376
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[10\] -fixed false -x 907 -y 90
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[8\] -fixed false -x 1293 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 2426 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/REN_d1 -fixed false -x 2241 -y 370
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[30\] -fixed false -x 1095 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 1495 -y 247
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_3\[5\] -fixed false -x 1271 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23\[2\] -fixed false -x 2283 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[23\] -fixed false -x 2428 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 2438 -y 346
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 1106 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0\[1\] -fixed false -x 2206 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 1190 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9\[3\] -fixed false -x 2197 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[11\] -fixed false -x 894 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 1547 -y 243
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 1540 -y 214
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[3\] -fixed false -x 1194 -y 106
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_WE_0_a2 -fixed false -x 909 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 1807 -y 226
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1531 -y 210
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[0\] -fixed false -x 1228 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe -fixed false -x 993 -y 82
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[6\] -fixed false -x 1167 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2\[6\] -fixed false -x 2237 -y 264
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[12\] -fixed false -x 1345 -y 193
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1\[0\] -fixed false -x 2126 -y 304
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1518 -y 235
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[6\] -fixed false -x 1308 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA7PF\[0\] -fixed false -x 2371 -y 336
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[8\] -fixed false -x 1432 -y 129
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 -fixed false -x 1132 -y 108
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[9\] -fixed false -x 1186 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_22_1_sqmuxa_3_a2_RNI2OK81_0 -fixed false -x 2264 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 1136 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 2406 -y 348
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[3\] -fixed false -x 943 -y 126
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[4\] -fixed false -x 947 -y 127
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[6\] -fixed false -x 1269 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 2347 -y 328
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO_0 -fixed false -x 1068 -y 132
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[39\] -fixed false -x 1080 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[6\] -fixed false -x 1182 -y 61
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1 -fixed false -x 1467 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 1376 -y 237
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 2456 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0\[1\] -fixed false -x 1963 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_29_1_sqmuxa_3_a4_0_o3 -fixed false -x 2026 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2\[7\] -fixed false -x 2323 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[3\] -fixed false -x 2448 -y 343
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[5\] -fixed false -x 1891 -y 256
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2\[13\] -fixed false -x 1025 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 1078 -y 124
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 -fixed false -x 1136 -y 75
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[2\] -fixed false -x 1223 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[22\] -fixed false -x 1003 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0\[3\] -fixed false -x 2358 -y 355
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[6\] -fixed false -x 1636 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[1\] -fixed false -x 1409 -y 129
set_location -inst_name Communication_0/Communication_Controler_0/m10 -fixed false -x 1246 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 2407 -y 373
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[5\] -fixed false -x 1169 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[16\] -fixed false -x 2263 -y 298
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 -fixed false -x 1138 -y 75
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8\[12\] -fixed false -x 1219 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1\[6\] -fixed false -x 2119 -y 273
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY1\[0\] -fixed false -x 1310 -y 213
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0\[1\] -fixed false -x 1890 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10\[2\] -fixed false -x 1931 -y 274
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[8\] -fixed false -x 976 -y 123
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[2\] -fixed false -x 1178 -y 61
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61\[35\] -fixed false -x 1087 -y 108
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/N_40_i -fixed false -x 1274 -y 189
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[2\] -fixed false -x 1257 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 2325 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3\[5\] -fixed false -x 1964 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9\[2\] -fixed false -x 2140 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_a4_1_0 -fixed false -x 2200 -y 273
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8\[8\] -fixed false -x 1238 -y 84
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1110 -y 70
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 -fixed false -x 981 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2\[4\] -fixed false -x 1112 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29\[0\] -fixed false -x 2252 -y 256
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4\[3\] -fixed false -x 1246 -y 174
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[18\] -fixed false -x 1249 -y 207
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_CDb_2 -fixed false -x 1142 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 915 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 2388 -y 364
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 990 -y 106
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[13\] -fixed false -x 1072 -y 136
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[4\] -fixed false -x 922 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_12_9_sn_m18_e_3 -fixed false -x 2044 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[20\] -fixed false -x 1113 -y 79
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[2\] -fixed false -x 1194 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_12_9_sn_m18_e_3 -fixed false -x 2215 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82\[1\] -fixed false -x 1021 -y 111
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[3\] -fixed false -x 1141 -y 97
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[12\] -fixed false -x 1170 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1\[0\] -fixed false -x 2250 -y 256
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[16\] -fixed false -x 980 -y 117
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[33\] -fixed false -x 962 -y 103
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 866 -y 85
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2\[37\] -fixed false -x 1082 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 1478 -y 246
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[1\] -fixed false -x 2376 -y 372
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[6\] -fixed false -x 1413 -y 138
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_1_2_sqmuxa -fixed false -x 2353 -y 348
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[13\] -fixed false -x 927 -y 99
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[16\] -fixed false -x 1328 -y 175
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61\[15\] -fixed false -x 939 -y 108
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[13\] -fixed false -x 1215 -y 91
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[7\] -fixed false -x 1198 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[7\] -fixed false -x 1281 -y 168
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 934 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3\[7\] -fixed false -x 2257 -y 277
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[35\] -fixed false -x 1122 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[2\] -fixed false -x 983 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 2399 -y 346
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[1\] -fixed false -x 1276 -y 168
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 1465 -y 217
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 1122 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1127 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 901 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_a4_1_1 -fixed false -x 2068 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[25\] -fixed false -x 1070 -y 109
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[2\] -fixed false -x 1290 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[27\] -fixed false -x 1070 -y 114
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[1\] -fixed false -x 1316 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 1107 -y 112
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[0\] -fixed false -x 1173 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 953 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg\[0\] -fixed false -x 2304 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st\[4\] -fixed false -x 2383 -y 328
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[13\] -fixed false -x 1108 -y 78
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[27\] -fixed false -x 1542 -y 198
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[32\] -fixed false -x 1094 -y 112
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[22\] -fixed false -x 1182 -y 181
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[6\] -fixed false -x 1124 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9\[5\] -fixed false -x 2146 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1\[2\] -fixed false -x 2283 -y 343
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[11\] -fixed false -x 973 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.Ilas_LastFrame_6 -fixed false -x 2290 -y 348
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1736 -y 217
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 -fixed false -x 949 -y 105
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1137 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1565 -y 243
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[34\] -fixed false -x 1098 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[15\] -fixed false -x 974 -y 127
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[11\] -fixed false -x 1065 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4\[7\] -fixed false -x 1968 -y 277
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[17\] -fixed false -x 1020 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 2235 -y 337
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[12\] -fixed false -x 1435 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_25_i_o2 -fixed false -x 2230 -y 276
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[4\] -fixed false -x 994 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIAH0R\[0\] -fixed false -x 2359 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 2292 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[31\] -fixed false -x 2334 -y 333
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[1\] -fixed false -x 1385 -y 136
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[6\] -fixed false -x 1439 -y 144
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 -fixed false -x 1048 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16\[6\] -fixed false -x 1900 -y 280
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 877 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT\[1\] -fixed false -x 2066 -y 289
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2\[4\] -fixed false -x 1914 -y 276
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 1468 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 2433 -y 361
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[34\] -fixed false -x 1731 -y 174
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_Z\[11\] -fixed false -x 1260 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[13\] -fixed false -x 991 -y 126
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[12\] -fixed false -x 1301 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 2311 -y 208
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[3\] -fixed false -x 1199 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9\[7\] -fixed false -x 1907 -y 265
set_location -inst_name Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_RNO -fixed false -x 1340 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20\[1\] -fixed false -x 2156 -y 262
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[3\] -fixed false -x 1288 -y 169
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm\[0\] -fixed false -x 2348 -y 325
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[31\] -fixed false -x 1016 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence\[5\] -fixed false -x 2142 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3\[2\] -fixed false -x 2156 -y 277
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[29\] -fixed false -x 1062 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[4\] -fixed false -x 1055 -y 112
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[8\] -fixed false -x 1389 -y 133
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[5\] -fixed false -x 1109 -y 76
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[6\] -fixed false -x 1159 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2\[4\] -fixed false -x 1902 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 939 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 2351 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 2364 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 2428 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m0s2 -fixed false -x 2186 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 2346 -y 373
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 949 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20\[7\] -fixed false -x 2181 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 -fixed false -x 2438 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_TX_PLL_C1_0/PF_TX_PLL_C1_0/txpll_isnt_0 -fixed false -x 2460 -y 374
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_92_i_i -fixed false -x 2045 -y 279
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1087 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1\[0\] -fixed false -x 2320 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[10\] -fixed false -x 2423 -y 357
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[13\] -fixed false -x 1088 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 2375 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9s2 -fixed false -x 2225 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/un1_orcomparatordata_a_i_1_a2_0 -fixed false -x 2224 -y 294
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[15\] -fixed false -x 940 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[3\] -fixed false -x 889 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[5\] -fixed false -x 1205 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0\[1\] -fixed false -x 1967 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_a4_1 -fixed false -x 2239 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 1484 -y 217
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 -fixed false -x 1152 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[6\] -fixed false -x 2390 -y 360
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1377 -y 246
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[10\] -fixed false -x 1453 -y 174
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg\[0\] -fixed false -x 1150 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[27\] -fixed false -x 1408 -y 133
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 -fixed false -x 997 -y 81
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 988 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[1\] -fixed false -x 2381 -y 330
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX1\[0\] -fixed false -x 1300 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 2414 -y 352
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[0\] -fixed false -x 974 -y 181
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[12\] -fixed false -x 918 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[28\] -fixed false -x 1067 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0\[0\] -fixed false -x 2234 -y 261
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7 -fixed false -x 1785 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 2370 -y 376
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[9\] -fixed false -x 1341 -y 181
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 1032 -y 133
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[15\] -fixed false -x 1251 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[13\] -fixed false -x 2420 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh\[3\] -fixed false -x 2449 -y 370
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1501 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 -fixed false -x 2396 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1\[5\] -fixed false -x 1909 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 2034 -y 217
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[5\] -fixed false -x 1205 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 1173 -y 78
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[30\] -fixed false -x 903 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[9\] -fixed false -x 1070 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_RNO -fixed false -x 2400 -y 336
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[30\] -fixed false -x 759 -y 73
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2\[1\] -fixed false -x 1034 -y 132
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[8\] -fixed false -x 1073 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 2359 -y 361
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[38\] -fixed false -x 1101 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1772 -y 253
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 2285 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[10\] -fixed false -x 2327 -y 328
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 1972 -y 238
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[23\] -fixed false -x 1509 -y 213
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[29\] -fixed false -x 2432 -y 375
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[8\] -fixed false -x 1290 -y 85
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1 -fixed false -x 1474 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[5\] -fixed false -x 2304 -y 324
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[28\] -fixed false -x 1111 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1472 -y 181
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 945 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[0\] -fixed false -x 977 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[8\] -fixed false -x 2255 -y 253
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[12\] -fixed false -x 1109 -y 72
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[2\] -fixed false -x 1323 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 2404 -y 376
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 -fixed false -x 1075 -y 117
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[9\] -fixed false -x 1248 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2\[21\] -fixed false -x 944 -y 108
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_RNO\[11\] -fixed false -x 1260 -y 102
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[30\] -fixed false -x 939 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[4\] -fixed false -x 1030 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 1654 -y 223
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.RD_Enable_Vector_i_0\[3\] -fixed false -x 2084 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[21\] -fixed false -x 2233 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 2454 -y 334
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[19\] -fixed false -x 1135 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[5\] -fixed false -x 2255 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31\[1\] -fixed false -x 1924 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_i_a3 -fixed false -x 2310 -y 348
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 1077 -y 124
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[12\] -fixed false -x 1324 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1\[5\] -fixed false -x 2130 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1064 -y 82
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[24\] -fixed false -x 1113 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/history\[1\] -fixed false -x 2448 -y 364
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[7\] -fixed false -x 1080 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_26_1_sqmuxa_2_0_a4 -fixed false -x 1909 -y 273
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1473 -y 184
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 921 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1\[7\] -fixed false -x 1898 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 1363 -y 247
set_location -inst_name Communication_0/Communication_Controler_0/Communication_Vote_Number\[1\] -fixed false -x 1239 -y 100
set_location -inst_name Controler_0/ADI_SPI_0/state_reg\[4\] -fixed false -x 1195 -y 88
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[6\] -fixed false -x 1174 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[22\] -fixed false -x 1018 -y 61
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[11\] -fixed false -x 1903 -y 256
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[39\] -fixed false -x 1067 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 1093 -y 118
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[15\] -fixed false -x 1273 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.0.un48_input_k_array_4 -fixed false -x 2142 -y 300
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[4\] -fixed false -x 973 -y 181
set_location -inst_name I_1 -fixed false -x 1155 -y 163
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16\[6\] -fixed false -x 2140 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1\[0\] -fixed false -x 2194 -y 255
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 1041 -y 133
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[8\] -fixed false -x 758 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[11\] -fixed false -x 2433 -y 336
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[2\] -fixed false -x 808 -y 72
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[3\] -fixed false -x 1708 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIRPCQ -fixed false -x 1984 -y 234
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[24\] -fixed false -x 930 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[21\] -fixed false -x 1110 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un4_full_for_all_signallto7_0 -fixed false -x 2075 -y 288
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[5\] -fixed false -x 1231 -y 105
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 -fixed false -x 900 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 1374 -y 246
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 2291 -y 364
set_location -inst_name Controler_0/gpio_controler_0/Counter_RF_Input -fixed false -x 1264 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNICSPF3\[2\] -fixed false -x 2429 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNICSPF3\[2\] -fixed false -x 2437 -y 372
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[39\] -fixed false -x 1128 -y 79
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[11\] -fixed false -x 1435 -y 142
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1\[1\] -fixed false -x 2271 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2\[3\] -fixed false -x 1990 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 2346 -y 328
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 1201 -y 79
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[6\] -fixed false -x 1715 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[5\] -fixed false -x 760 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1\[4\] -fixed false -x 2116 -y 274
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer\[0\] -fixed false -x 1157 -y 109
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2\[10\] -fixed false -x 890 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[0\] -fixed false -x 2415 -y 360
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 -fixed false -x 1127 -y 78
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2\[5\] -fixed false -x 1081 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[23\] -fixed false -x 2298 -y 330
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1\[8\] -fixed false -x 1234 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2\[5\] -fixed false -x 2217 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st\[0\] -fixed false -x 2373 -y 325
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[13\] -fixed false -x 1308 -y 181
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[22\] -fixed false -x 1182 -y 180
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse -fixed false -x 1057 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 2290 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1\[7\] -fixed false -x 2152 -y 255
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[10\] -fixed false -x 910 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1\[5\] -fixed false -x 2013 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 893 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17\[2\] -fixed false -x 2103 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_m2s2 -fixed false -x 2295 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 2403 -y 355
set_location -inst_name Controler_0/ADI_SPI_0/busy -fixed false -x 1194 -y 88
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[28\] -fixed false -x 931 -y 117
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 943 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 -fixed false -x 1039 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 2411 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[27\] -fixed false -x 2429 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/re_set_RNO -fixed false -x 2438 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0\[1\] -fixed false -x 2147 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 1106 -y 123
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[18\] -fixed false -x 1099 -y 78
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[14\] -fixed false -x 773 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 1514 -y 234
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 882 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 2384 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2\[6\] -fixed false -x 1912 -y 276
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter\[1\] -fixed false -x 1261 -y 166
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[5\] -fixed false -x 1428 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 2310 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 2425 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 2397 -y 375
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 1064 -y 129
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 -fixed false -x 1107 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1\[1\] -fixed false -x 2137 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 -fixed false -x 951 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence\[6\] -fixed false -x 2143 -y 298
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[3\] -fixed false -x 1870 -y 262
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[11\] -fixed false -x 1070 -y 63
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[37\] -fixed false -x 948 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 1981 -y 235
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[1\] -fixed false -x 769 -y 69
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 -fixed false -x 974 -y 102
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[14\] -fixed false -x 913 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 2295 -y 364
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[0\] -fixed false -x 1307 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 2419 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 2400 -y 361
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[12\] -fixed false -x 1101 -y 70
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19 -fixed false -x 1338 -y 87
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[38\] -fixed false -x 1098 -y 79
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[15\] -fixed false -x 1428 -y 130
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1095 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9s2 -fixed false -x 2168 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 1028 -y 88
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs -fixed false -x 1257 -y 84
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_0\[12\] -fixed false -x 1291 -y 84
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[3\] -fixed false -x 1333 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9\[2\] -fixed false -x 2282 -y 273
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer\[0\] -fixed false -x 1170 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data\[0\] -fixed false -x 2087 -y 253
set_location -inst_name Controler_0/ADI_SPI_1/write_read_buffer -fixed false -x 1335 -y 97
set_location -inst_name Controler_0/gpio_controler_0/PULSE_MASK\[11\] -fixed false -x 1219 -y 88
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2\[2\] -fixed false -x 854 -y 102
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[15\] -fixed false -x 1230 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[24\] -fixed false -x 1079 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[20\] -fixed false -x 1016 -y 61
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[9\] -fixed false -x 799 -y 211
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 1974 -y 238
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1484 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3\[2\] -fixed false -x 2459 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[19\] -fixed false -x 2454 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[13\] -fixed false -x 2421 -y 375
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[10\] -fixed false -x 1781 -y 256
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[9\] -fixed false -x 1200 -y 106
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[8\] -fixed false -x 1289 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 2295 -y 361
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[3\] -fixed false -x 1145 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9\[2\] -fixed false -x 1986 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 978 -y 103
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state\[1\] -fixed false -x 987 -y 82
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 865 -y 82
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11 -fixed false -x 1784 -y 208
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[9\] -fixed false -x 848 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_7 -fixed false -x 2422 -y 348
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[4\] -fixed false -x 1299 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 1017 -y 124
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[14\] -fixed false -x 1010 -y 61
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 986 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[14\] -fixed false -x 1094 -y 70
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8 -fixed false -x 1159 -y 163
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[26\] -fixed false -x 1027 -y 117
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[14\] -fixed false -x 1250 -y 181
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1055 -y 109
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 886 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1\[8\] -fixed false -x 2361 -y 352
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[22\] -fixed false -x 998 -y 124
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[16\] -fixed false -x 1093 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 1782 -y 253
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1480 -y 249
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m12_e_0_a3 -fixed false -x 2216 -y 273
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[5\] -fixed false -x 1324 -y 181
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[36\] -fixed false -x 1087 -y 64
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 2318 -y 316
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1\[7\] -fixed false -x 1907 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 -fixed false -x 1081 -y 111
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 863 -y 76
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[10\] -fixed false -x 970 -y 96
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2\[3\] -fixed false -x 1032 -y 132
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Ilas_LastFrame -fixed false -x 2290 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[4\] -fixed false -x 2310 -y 324
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse -fixed false -x 809 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_18_0_sqmuxa_1_RNIQ5JN1 -fixed false -x 2194 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 874 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2\[8\] -fixed false -x 2324 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm\[4\] -fixed false -x 2337 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn -fixed false -x 2348 -y 322
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0\[13\] -fixed false -x 1187 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0\[6\] -fixed false -x 2264 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_13_i_0_0 -fixed false -x 2214 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 2388 -y 343
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[4\] -fixed false -x 1209 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[4\] -fixed false -x 1410 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0\[7\] -fixed false -x 2190 -y 264
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[38\] -fixed false -x 1539 -y 198
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[2\] -fixed false -x 1047 -y 82
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[26\] -fixed false -x 323 -y 183
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_Z\[10\] -fixed false -x 1256 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2\[18\] -fixed false -x 1029 -y 111
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles\[5\] -fixed false -x 1139 -y 106
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[7\] -fixed false -x 1159 -y 97
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_Z\[12\] -fixed false -x 1274 -y 103
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg\[1\] -fixed false -x 1148 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10\[3\] -fixed false -x 1942 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 2430 -y 376
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 1534 -y 211
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 1123 -y 79
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[9\] -fixed false -x 979 -y 180
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 876 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2\[3\] -fixed false -x 2319 -y 355
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[14\] -fixed false -x 1280 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_0_1_sqmuxa_0_a4 -fixed false -x 1933 -y 276
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[28\] -fixed false -x 1103 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 2356 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1\[3\] -fixed false -x 2154 -y 307
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[7\] -fixed false -x 779 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 2294 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_6 -fixed false -x 2356 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_17_0_sqmuxa_0_RNI5TO52 -fixed false -x 1993 -y 267
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[12\] -fixed false -x 1258 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2\[10\] -fixed false -x 2287 -y 352
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0_RNO -fixed false -x 2375 -y 351
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1543 -y 213
set_location -inst_name Communication_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable -fixed false -x 1061 -y 99
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[36\] -fixed false -x 769 -y 315
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 2401 -y 376
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1\[0\] -fixed false -x 1899 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode\[0\] -fixed false -x 2334 -y 325
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[6\] -fixed false -x 1104 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2\[30\] -fixed false -x 1002 -y 123
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[3\] -fixed false -x 1189 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[26\] -fixed false -x 2226 -y 336
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[7\] -fixed false -x 1077 -y 63
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence\[3\] -fixed false -x 2212 -y 298
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1519 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 2390 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_SLE_DEBUG -fixed false -x 2423 -y 328
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2\[31\] -fixed false -x 912 -y 114
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[5\] -fixed false -x 987 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1\[2\] -fixed false -x 2260 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO -fixed false -x 1166 -y 72
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_3 -fixed false -x 1387 -y 129
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 869 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[1\] -fixed false -x 2322 -y 315
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2 -fixed false -x 1171 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1501 -y 229
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[8\] -fixed false -x 1131 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 942 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[1\] -fixed false -x 1382 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 2432 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[4\] -fixed false -x 2420 -y 345
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[11\] -fixed false -x 1172 -y 103
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[12\] -fixed false -x 1158 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 2402 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[22\] -fixed false -x 2227 -y 330
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[12\] -fixed false -x 901 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1\[0\] -fixed false -x 2246 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 2430 -y 349
set_location -inst_name Controler_0/Reset_Controler_0/un1_state_reg_1 -fixed false -x 1235 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 2031 -y 217
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[16\] -fixed false -x 1156 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI3D781\[2\] -fixed false -x 2295 -y 351
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[1\] -fixed false -x 1262 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 1034 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 978 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[1\] -fixed false -x 2419 -y 369
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 961 -y 106
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2_1\[1\] -fixed false -x 1213 -y 84
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0 -fixed false -x 1335 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[10\] -fixed false -x 851 -y 109
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[0\] -fixed false -x 1037 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 1047 -y 91
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_3\[12\] -fixed false -x 1274 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 -fixed false -x 1046 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0\[7\] -fixed false -x 2113 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 2401 -y 355
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[14\] -fixed false -x 1286 -y 82
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1092 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_0 -fixed false -x 2048 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6 -fixed false -x 2383 -y 336
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[35\] -fixed false -x 970 -y 103
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1097 -y 73
set_location -inst_name Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z\[0\] -fixed false -x 1067 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26\[0\] -fixed false -x 1899 -y 271
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1532 -y 199
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7\[0\] -fixed false -x 1998 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9\[4\] -fixed false -x 1894 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[21\] -fixed false -x 1090 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9s2 -fixed false -x 2027 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.1.un20_input_k_array_2 -fixed false -x 2255 -y 297
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 1078 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg\[3\] -fixed false -x 2136 -y 292
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[26\] -fixed false -x 1139 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_19_0_sqmuxa_0 -fixed false -x 2175 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17\[6\] -fixed false -x 1994 -y 265
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 1536 -y 199
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array -fixed false -x 2254 -y 294
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 1027 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1479 -y 211
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2\[0\] -fixed false -x 2442 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31\[0\] -fixed false -x 1976 -y 262
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 939 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh\[4\] -fixed false -x 2452 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1\[4\] -fixed false -x 1919 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2\[2\] -fixed false -x 1148 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9\[2\] -fixed false -x 2124 -y 255
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 1532 -y 244
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[5\] -fixed false -x 1413 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 2382 -y 337
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[18\] -fixed false -x 1049 -y 85
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles\[2\] -fixed false -x 1281 -y 97
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 -fixed false -x 1087 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[9\] -fixed false -x 1454 -y 141
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 2288 -y 369
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[8\] -fixed false -x 996 -y 117
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[4\] -fixed false -x 1406 -y 126
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[4\] -fixed false -x 1202 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[3\] -fixed false -x 1263 -y 172
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[23\] -fixed false -x 1146 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2\[1\] -fixed false -x 2264 -y 295
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[2\] -fixed false -x 1665 -y 226
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[16\] -fixed false -x 929 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[7\] -fixed false -x 1877 -y 244
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 2252 -y 337
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[6\] -fixed false -x 1439 -y 135
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1\[5\] -fixed false -x 2135 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 2298 -y 328
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[14\] -fixed false -x 1432 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 2326 -y 372
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1 -fixed false -x 1148 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 2337 -y 373
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[14\] -fixed false -x 1299 -y 85
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[10\] -fixed false -x 1423 -y 135
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[16\] -fixed false -x 964 -y 109
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[23\] -fixed false -x 792 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2\[3\] -fixed false -x 1935 -y 279
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[8\] -fixed false -x 1165 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1045 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0\[2\] -fixed false -x 2086 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[26\] -fixed false -x 949 -y 108
set_location -inst_name Controler_0/ADI_SPI_0/counter\[7\] -fixed false -x 1171 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e -fixed false -x 1116 -y 114
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 1057 -y 130
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[15\] -fixed false -x 1057 -y 118
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[2\] -fixed false -x 1203 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 1382 -y 244
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1\[5\] -fixed false -x 2110 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1506 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0\[3\] -fixed false -x 2020 -y 282
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_a2\[0\] -fixed false -x 836 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9\[1\] -fixed false -x 2128 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 1921 -y 238
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[2\] -fixed false -x 1335 -y 103
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 -fixed false -x 891 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0\[3\] -fixed false -x 1923 -y 270
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[24\] -fixed false -x 1014 -y 114
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[7\] -fixed false -x 1153 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23\[7\] -fixed false -x 2008 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1\[6\] -fixed false -x 2151 -y 273
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[57\] -fixed false -x 1603 -y 63
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[7\] -fixed false -x 1290 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[6\] -fixed false -x 1097 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 1200 -y 69
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[1\] -fixed false -x 1167 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[34\] -fixed false -x 1086 -y 75
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[32\] -fixed false -x 1134 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[12\] -fixed false -x 1087 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2\[24\] -fixed false -x 988 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[21\] -fixed false -x 2267 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 2291 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 2389 -y 376
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[7\] -fixed false -x 908 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 1787 -y 252
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer\[1\] -fixed false -x 1316 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[9\] -fixed false -x 1090 -y 118
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[13\] -fixed false -x 1334 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st\[2\] -fixed false -x 2391 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3\[1\] -fixed false -x 2009 -y 283
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[13\] -fixed false -x 2415 -y 357
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 1064 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/IlasRawCounter_3_0_sqmuxa -fixed false -x 2290 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2\[1\] -fixed false -x 2008 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9\[2\] -fixed false -x 1974 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[7\] -fixed false -x 901 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[9\] -fixed false -x 1269 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_a4_1 -fixed false -x 2221 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 -fixed false -x 1142 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer\[8\] -fixed false -x 2241 -y 301
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[3\] -fixed false -x 1774 -y 265
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[12\] -fixed false -x 1224 -y 184
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[1\] -fixed false -x 1162 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[31\] -fixed false -x 1018 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1526 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un6_read_enable_0_1.SUM_0\[4\] -fixed false -x 1866 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary\[2\] -fixed false -x 1017 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputK_iv\[2\] -fixed false -x 2318 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 2392 -y 346
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1005 -y 106
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[8\] -fixed false -x 1165 -y 111
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[39\] -fixed false -x 1071 -y 63
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[0\] -fixed false -x 1150 -y 76
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[11\] -fixed false -x 1194 -y 90
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2\[11\] -fixed false -x 1076 -y 126
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[0\] -fixed false -x 810 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9\[6\] -fixed false -x 1892 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1098 -y 64
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[14\] -fixed false -x 1286 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[8\] -fixed false -x 1915 -y 253
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/un1_state_reg_4_i_i_1 -fixed false -x 2220 -y 297
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 -fixed false -x 973 -y 105
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[0\] -fixed false -x 1331 -y 103
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[10\] -fixed false -x 943 -y 105
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[36\] -fixed false -x 1140 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[4\] -fixed false -x 1099 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 1538 -y 199
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[17\] -fixed false -x 1064 -y 63
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_i_x3\[2\] -fixed false -x 2046 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 2369 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m18_e_0_a3_0 -fixed false -x 2045 -y 282
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[9\] -fixed false -x 1076 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 1566 -y 243
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 921 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9\[3\] -fixed false -x 1902 -y 273
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_3\[0\] -fixed false -x 1241 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9\[7\] -fixed false -x 1892 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1570 -y 208
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[56\] -fixed false -x 191 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 2430 -y 348
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[4\] -fixed false -x 1156 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 1917 -y 238
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer\[2\] -fixed false -x 1315 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3\[5\] -fixed false -x 814 -y 72
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[6\] -fixed false -x 1002 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9\[7\] -fixed false -x 1987 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[1\] -fixed false -x 2373 -y 363
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[15\] -fixed false -x 1299 -y 174
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\] -fixed false -x 977 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer\[9\] -fixed false -x 2194 -y 301
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1723 -y 216
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[15\] -fixed false -x 1214 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[10\] -fixed false -x 842 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 2360 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29\[6\] -fixed false -x 2234 -y 265
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 937 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24\[7\] -fixed false -x 1927 -y 271
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 1527 -y 222
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 2304 -y 331
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[29\] -fixed false -x 1350 -y 91
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[10\] -fixed false -x 1232 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9\[5\] -fixed false -x 2015 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[4\] -fixed false -x 2249 -y 331
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[24\] -fixed false -x 1274 -y 166
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[15\] -fixed false -x 2302 -y 328
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[2\] -fixed false -x 955 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1478 -y 229
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[4\] -fixed false -x 1436 -y 130
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 1103 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 1370 -y 238
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[38\] -fixed false -x 1546 -y 198
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 944 -y 112
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 872 -y 73
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[55\] -fixed false -x 2363 -y 291
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1543 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[19\] -fixed false -x 2385 -y 360
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_i_m2\[20\] -fixed false -x 1143 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[25\] -fixed false -x 917 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[7\] -fixed false -x 1411 -y 127
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 1008 -y 84
set_location -inst_name Data_Block_0/Communication_Builder_0/event_ram_r_data_status_3 -fixed false -x 1383 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3\[6\] -fixed false -x 2136 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9\[1\] -fixed false -x 1902 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 1068 -y 124
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_2\[12\] -fixed false -x 1281 -y 78
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[2\] -fixed false -x 1018 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[18\] -fixed false -x 1045 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2\[0\] -fixed false -x 2149 -y 307
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[29\] -fixed false -x 1009 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc2 -fixed false -x 2360 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1\[4\] -fixed false -x 1908 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[2\] -fixed false -x 998 -y 61
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[11\] -fixed false -x 1117 -y 87
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[8\] -fixed false -x 1255 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[14\] -fixed false -x 1190 -y 61
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO -fixed false -x 943 -y 123
set_location -inst_name Communication_0/Communication_Controler_0/state_reg_RNO\[4\] -fixed false -x 1231 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 2426 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[4\] -fixed false -x 2278 -y 369
set_location -inst_name Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa_1_i -fixed false -x 1319 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 2345 -y 328
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 859 -y 76
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[12\] -fixed false -x 928 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[7\] -fixed false -x 1076 -y 63
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a4_0 -fixed false -x 2063 -y 273
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[3\] -fixed false -x 1228 -y 73
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[29\] -fixed false -x 756 -y 69
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[39\] -fixed false -x 1153 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[2\] -fixed false -x 1892 -y 256
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[13\] -fixed false -x 1150 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20\[0\] -fixed false -x 1927 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9\[1\] -fixed false -x 1962 -y 276
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[23\] -fixed false -x 1510 -y 213
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24\[1\] -fixed false -x 2128 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0\[7\] -fixed false -x 1920 -y 270
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[11\] -fixed false -x 1295 -y 88
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[9\] -fixed false -x 1220 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st\[1\] -fixed false -x 2366 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg\[1\] -fixed false -x 2317 -y 358
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 1019 -y 115
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[1\] -fixed false -x 1169 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[10\] -fixed false -x 2259 -y 336
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[13\] -fixed false -x 1008 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0\[2\] -fixed false -x 2144 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 2415 -y 346
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer_lm_0_fast\[0\] -fixed false -x 1269 -y 171
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[3\] -fixed false -x 2347 -y 342
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP -fixed false -x 994 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31\[2\] -fixed false -x 2206 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[4\] -fixed false -x 2400 -y 375
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 -fixed false -x 1066 -y 108
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 926 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9\[0\] -fixed false -x 1937 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1\[1\] -fixed false -x 2145 -y 270
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[3\] -fixed false -x 1074 -y 129
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[22\] -fixed false -x 912 -y 103
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 1033 -y 136
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 -fixed false -x 1175 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23\[7\] -fixed false -x 2265 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0_o3\[4\] -fixed false -x 1833 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1\[4\] -fixed false -x 2146 -y 307
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/puls_nx_2\[7\] -fixed false -x 2421 -y 327
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61\[19\] -fixed false -x 981 -y 108
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 -fixed false -x 965 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto3 -fixed false -x 916 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 2336 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 2310 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0_o3\[4\] -fixed false -x 2059 -y 255
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg\[0\] -fixed false -x 996 -y 79
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0 -fixed false -x 1783 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0\[0\] -fixed false -x 2378 -y 358
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[6\] -fixed false -x 794 -y 69
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1_RNIR6101 -fixed false -x 1046 -y 72
set_location -inst_name Controler_0/gpio_controler_0/un15_read_signal_1_0 -fixed false -x 1242 -y 96
set_location -inst_name Controler_0/gpio_controler_0/state_reg_RNO\[2\] -fixed false -x 1214 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 2425 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0\[7\] -fixed false -x 2283 -y 346
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[11\] -fixed false -x 1104 -y 78
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[20\] -fixed false -x 1474 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1519 -y 226
set_location -inst_name Communication_0/Communication_Controler_0/state_reg_ns_i_a2\[5\] -fixed false -x 1234 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1468 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 2351 -y 346
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[12\] -fixed false -x 1212 -y 108
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i -fixed false -x 1346 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array -fixed false -x 2263 -y 294
set_location -inst_name Controler_0/gpio_controler_0/state_reg_RNO\[4\] -fixed false -x 1221 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14\[7\] -fixed false -x 2137 -y 256
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 -fixed false -x 1033 -y 114
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61\[21\] -fixed false -x 938 -y 108
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 1218 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9\[3\] -fixed false -x 2249 -y 255
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 1918 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9\[7\] -fixed false -x 2134 -y 264
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[1\] -fixed false -x 1198 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1\[1\] -fixed false -x 2268 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11\[2\] -fixed false -x 2199 -y 262
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Enable_i_a2_0 -fixed false -x 1378 -y 198
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[17\] -fixed false -x 991 -y 117
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_1_0 -fixed false -x 1380 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0\[3\] -fixed false -x 1912 -y 270
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 -fixed false -x 1152 -y 69
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[18\] -fixed false -x 908 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1\[3\] -fixed false -x 2266 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 1583 -y 253
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[0\] -fixed false -x 1195 -y 85
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[7\] -fixed false -x 1243 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 2330 -y 330
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 1082 -y 64
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[22\] -fixed false -x 972 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a2_0 -fixed false -x 2074 -y 276
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 1047 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0\[2\] -fixed false -x 2197 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid_RNIV6S01 -fixed false -x 2329 -y 327
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[13\] -fixed false -x 1298 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value\[2\] -fixed false -x 1014 -y 79
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast\[7\] -fixed false -x 833 -y 76
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[18\] -fixed false -x 1315 -y 219
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[2\] -fixed false -x 1097 -y 78
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[39\] -fixed false -x 958 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9\[2\] -fixed false -x 1929 -y 282
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1524 -y 211
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[7\] -fixed false -x 1159 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[37\] -fixed false -x 1118 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1\[7\] -fixed false -x 2242 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 -fixed false -x 2449 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 2409 -y 369
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[13\] -fixed false -x 1200 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[5\] -fixed false -x 928 -y 114
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2\[0\] -fixed false -x 959 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[12\] -fixed false -x 2252 -y 297
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 1494 -y 247
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1059 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1\[0\] -fixed false -x 2180 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1\[0\] -fixed false -x 2027 -y 274
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2 -fixed false -x 1112 -y 78
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIFL97\[10\] -fixed false -x 881 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1\[5\] -fixed false -x 1957 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 2251 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 2457 -y 334
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[18\] -fixed false -x 983 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1998 -y 238
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 -fixed false -x 1130 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc3 -fixed false -x 2380 -y 375
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[11\] -fixed false -x 1413 -y 132
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[31\] -fixed false -x 1089 -y 81
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[53\] -fixed false -x 1831 -y 174
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING -fixed false -x 1266 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[1\] -fixed false -x 1805 -y 256
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[21\] -fixed false -x 1405 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_19_1_sqmuxa_2 -fixed false -x 2031 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m12_e_0_a3_0 -fixed false -x 2205 -y 276
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[9\] -fixed false -x 1156 -y 82
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[5\] -fixed false -x 1087 -y 129
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[10\] -fixed false -x 1075 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/pll_inst_0 -fixed false -x 0 -y 5
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1350 -y 235
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[6\] -fixed false -x 1657 -y 226
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[5\] -fixed false -x 926 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_15_9_sn_m12_e_0_a3 -fixed false -x 2034 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a2_1_RNI68E91_0 -fixed false -x 2167 -y 276
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[18\] -fixed false -x 1243 -y 73
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[22\] -fixed false -x 784 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 1529 -y 235
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1476 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13\[6\] -fixed false -x 2026 -y 265
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_3\[0\] -fixed false -x 882 -y 114
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE_o_0_a3 -fixed false -x 828 -y 72
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[11\] -fixed false -x 912 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc1 -fixed false -x 2399 -y 372
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[10\] -fixed false -x 1055 -y 88
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[22\] -fixed false -x 1146 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 910 -y 112
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ -fixed false -x 1275 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0\[5\] -fixed false -x 2138 -y 301
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_26_i_a4 -fixed false -x 2224 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_2_1_sqmuxa_1_0_a4 -fixed false -x 2221 -y 270
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_RNO\[15\] -fixed false -x 1252 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[10\] -fixed false -x 2010 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[18\] -fixed false -x 2234 -y 337
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[9\] -fixed false -x 1001 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data\[2\] -fixed false -x 2038 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg\[1\] -fixed false -x 2180 -y 301
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_7_i_a4_2 -fixed false -x 2044 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0\[7\] -fixed false -x 2112 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 2357 -y 373
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[8\] -fixed false -x 758 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg\[3\] -fixed false -x 984 -y 76
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO\[9\] -fixed false -x 885 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0\[4\] -fixed false -x 2244 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0\[1\] -fixed false -x 2170 -y 264
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[12\] -fixed false -x 1077 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data\[4\] -fixed false -x 2171 -y 262
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 1552 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[27\] -fixed false -x 2448 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid_RNI4F131 -fixed false -x 2445 -y 345
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1556 -y 208
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[18\] -fixed false -x 734 -y 174
set_location -inst_name Controler_0/Answer_Encoder_0/un1_cd_enable_cmd_i_o2 -fixed false -x 1146 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[14\] -fixed false -x 2298 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19\[2\] -fixed false -x 2000 -y 262
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[24\] -fixed false -x 1274 -y 165
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[3\] -fixed false -x 1188 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0\[1\] -fixed false -x 2007 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 2372 -y 363
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61\[39\] -fixed false -x 926 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21\[0\] -fixed false -x 2226 -y 262
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[36\] -fixed false -x 965 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[8\] -fixed false -x 2292 -y 327
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 -fixed false -x 1029 -y 60
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[3\] -fixed false -x 1036 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 2396 -y 376
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_a7_0_2 -fixed false -x 1438 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[19\] -fixed false -x 2322 -y 330
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 2414 -y 376
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/DataBytesInLastIlasFrame\[0\] -fixed false -x 2384 -y 358
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer\[3\] -fixed false -x 1314 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[16\] -fixed false -x 1348 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23\[1\] -fixed false -x 2012 -y 271
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[11\] -fixed false -x 1222 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0\[7\] -fixed false -x 1887 -y 270
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[30\] -fixed false -x 1123 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 2288 -y 363
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[4\] -fixed false -x 790 -y 69
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[28\] -fixed false -x 1024 -y 61
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[13\] -fixed false -x 889 -y 82
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[5\] -fixed false -x 1382 -y 135
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[6\] -fixed false -x 1399 -y 138
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 1479 -y 213
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[11\] -fixed false -x 1202 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/fwft_Q_r\[3\] -fixed false -x 2276 -y 298
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[15\] -fixed false -x 1429 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 2358 -y 337
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 852 -y 73
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID_RNI19NT\[6\] -fixed false -x 1141 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[4\] -fixed false -x 962 -y 123
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[13\] -fixed false -x 1154 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_fifo_count_1_o3\[4\] -fixed false -x 2076 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 2222 -y 337
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_RNIJO9C\[8\] -fixed false -x 1170 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[13\] -fixed false -x 1082 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[30\] -fixed false -x 2434 -y 376
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[27\] -fixed false -x 1137 -y 90
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[2\] -fixed false -x 969 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set -fixed false -x 811 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 2409 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 2328 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/IlasRawCounter_0_0_sqmuxa -fixed false -x 2287 -y 348
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer_RNO\[16\] -fixed false -x 1155 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 -fixed false -x 978 -y 105
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_0\[0\] -fixed false -x 1426 -y 135
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1\[1\] -fixed false -x 1225 -y 108
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 -fixed false -x 961 -y 99
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 1047 -y 133
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[34\] -fixed false -x 960 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2\[1\] -fixed false -x 884 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1752 -y 217
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[10\] -fixed false -x 895 -y 87
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 1491 -y 180
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[37\] -fixed false -x 1046 -y 88
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[7\] -fixed false -x 1173 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[17\] -fixed false -x 1041 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1\[1\] -fixed false -x 2154 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9\[6\] -fixed false -x 2013 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[16\] -fixed false -x 1123 -y 91
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[5\] -fixed false -x 1265 -y 172
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[17\] -fixed false -x 972 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[19\] -fixed false -x 2339 -y 334
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[33\] -fixed false -x 2164 -y 306
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[20\] -fixed false -x 2264 -y 337
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[23\] -fixed false -x 1307 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 1180 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_5 -fixed false -x 2335 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3\[5\] -fixed false -x 2124 -y 304
set_location -inst_name Controler_0/gpio_controler_0/un15_read_signal -fixed false -x 1241 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[7\] -fixed false -x 1044 -y 117
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[0\] -fixed false -x 1047 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1374 -y 228
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.0.un48_input_k_array -fixed false -x 2271 -y 297
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data\[3\] -fixed false -x 2038 -y 256
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 1518 -y 237
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[17\] -fixed false -x 928 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 968 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite_RNO\[3\] -fixed false -x 2221 -y 294
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[13\] -fixed false -x 1275 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9\[5\] -fixed false -x 2001 -y 267
set_location -inst_name Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2 -fixed false -x 1324 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1\[1\] -fixed false -x 1992 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[18\] -fixed false -x 1039 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value\[1\] -fixed false -x 1172 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[7\] -fixed false -x 1817 -y 262
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1046 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1491 -y 247
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 852 -y 78
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1111 -y 70
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[4\] -fixed false -x 1217 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[2\] -fixed false -x 2419 -y 342
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv\[6\] -fixed false -x 1276 -y 87
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 918 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_0 -fixed false -x 2067 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r -fixed false -x 1120 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a2_1 -fixed false -x 2238 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[4\] -fixed false -x 2411 -y 333
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[24\] -fixed false -x 757 -y 72
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[1\] -fixed false -x 1112 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 -fixed false -x 911 -y 105
set_location -inst_name Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9 -fixed false -x 1171 -y 162
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_3\[1\] -fixed false -x 1245 -y 84
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[5\] -fixed false -x 1144 -y 102
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[32\] -fixed false -x 1079 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9\[2\] -fixed false -x 2241 -y 264
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[2\] -fixed false -x 1266 -y 79
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[11\] -fixed false -x 1056 -y 42
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[3\] -fixed false -x 1235 -y 165
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[4\] -fixed false -x 1210 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[19\] -fixed false -x 1077 -y 85
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs -fixed false -x 1263 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 2334 -y 370
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[34\] -fixed false -x 1082 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0\[4\] -fixed false -x 1920 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 2327 -y 331
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[50\] -fixed false -x 1167 -y 174
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_2_sqmuxa -fixed false -x 1263 -y 168
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[5\] -fixed false -x 926 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1066 -y 79
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[4\] -fixed false -x 1185 -y 85
set_location -inst_name Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0_1 -fixed false -x 2464 -y 4
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[26\] -fixed false -x 977 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/REN_d1_RNISTB71 -fixed false -x 2398 -y 363
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[14\] -fixed false -x 1094 -y 69
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[1\] -fixed false -x 1291 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[20\] -fixed false -x 2433 -y 372
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 -fixed false -x 1057 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2\[26\] -fixed false -x 1040 -y 108
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a3_0 -fixed false -x 1073 -y 132
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[16\] -fixed false -x 1276 -y 180
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[22\] -fixed false -x 1076 -y 69
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 979 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5\[9\] -fixed false -x 1420 -y 135
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1776 -y 253
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 2315 -y 370
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_1dflt_0 -fixed false -x 1161 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 1989 -y 234
set_location -inst_name Controler_0/gpio_controler_0/PULSE_MASK\[4\] -fixed false -x 1246 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1\[0\] -fixed false -x 2207 -y 255
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1004 -y 106
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[49\] -fixed false -x 599 -y 234
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[12\] -fixed false -x 1204 -y 109
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 -fixed false -x 1184 -y 63
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un1_next_state_0_sqmuxa_0_a3_0 -fixed false -x 2140 -y 291
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[4\] -fixed false -x 1214 -y 109
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[23\] -fixed false -x 1199 -y 61
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[18\] -fixed false -x 777 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1377 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_18_1_sqmuxa_3_2 -fixed false -x 2033 -y 279
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 -fixed false -x 1134 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 1550 -y 238
set_location -inst_name Communication_0/USB_3_Protocol_0/Synchronizer_0/Chain\[1\] -fixed false -x 1133 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[13\] -fixed false -x 946 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 946 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_RNO\[0\] -fixed false -x 2313 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un30_read_enable_0_1.SUM_0_x2\[3\] -fixed false -x 1828 -y 276
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[0\] -fixed false -x 1046 -y 127
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2\[0\] -fixed false -x 861 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[13\] -fixed false -x 956 -y 175
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 -fixed false -x 1015 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1\[5\] -fixed false -x 2214 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1\[6\] -fixed false -x 2243 -y 264
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_1\[1\] -fixed false -x 1262 -y 84
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_dummy\[2\] -fixed false -x 1154 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[2\] -fixed false -x 899 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 1363 -y 202
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 2412 -y 342
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs -fixed false -x 1284 -y 81
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[5\] -fixed false -x 1241 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1\[5\] -fixed false -x 1988 -y 288
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[1\] -fixed false -x 1145 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[7\] -fixed false -x 2246 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1\[3\] -fixed false -x 1934 -y 270
set_location -inst_name Controler_0/ADI_SPI_0/counter\[6\] -fixed false -x 1170 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 -fixed false -x 956 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0\[6\] -fixed false -x 2138 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 2311 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2\[11\] -fixed false -x 2288 -y 352
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82\[9\] -fixed false -x 935 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[24\] -fixed false -x 2130 -y 303
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 1063 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 2306 -y 208
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1996 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[4\] -fixed false -x 2400 -y 363
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[1\] -fixed false -x 1177 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20\[2\] -fixed false -x 2180 -y 265
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1\[1\] -fixed false -x 1030 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data\[3\] -fixed false -x 2087 -y 268
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[7\] -fixed false -x 1225 -y 76
set_location -inst_name Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0 -fixed false -x 1352 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_13_9_sn_m6_e_0_a2_i -fixed false -x 2234 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[4\] -fixed false -x 1887 -y 256
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[30\] -fixed false -x 1002 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1\[5\] -fixed false -x 1905 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 2343 -y 328
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 2029 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8\[3\] -fixed false -x 1957 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3\[0\] -fixed false -x 2364 -y 352
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[11\] -fixed false -x 1187 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 2393 -y 330
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17\[2\] -fixed false -x 1995 -y 265
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[4\] -fixed false -x 991 -y 124
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY0\[0\] -fixed false -x 1233 -y 183
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 1019 -y 85
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_0\[8\] -fixed false -x 1278 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv_0\[6\] -fixed false -x 2323 -y 360
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[10\] -fixed false -x 1190 -y 90
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 -fixed false -x 988 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1768 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3\[0\] -fixed false -x 2008 -y 280
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 863 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 2442 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 2307 -y 325
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[19\] -fixed false -x 1714 -y 69
set_location -inst_name Controler_0/gpio_controler_0/un36_write_signal_1 -fixed false -x 1231 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[2\] -fixed false -x 804 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns\[4\] -fixed false -x 2325 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1\[10\] -fixed false -x 2311 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_RNO\[0\] -fixed false -x 2376 -y 333
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect -fixed false -x 1672 -y 226
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8\[7\] -fixed false -x 1960 -y 280
set_location -inst_name Controler_0/gpio_controler_0/PULSE_MASK\[13\] -fixed false -x 1239 -y 85
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[36\] -fixed false -x 623 -y 288
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID_RNI9BFP\[3\] -fixed false -x 1144 -y 99
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[2\] -fixed false -x 1253 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 967 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 1100 -y 115
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer\[5\] -fixed false -x 1313 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9\[1\] -fixed false -x 1949 -y 267
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1513 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1\[2\] -fixed false -x 2145 -y 273
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_RNO\[5\] -fixed false -x 1155 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 2312 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 2250 -y 331
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 -fixed false -x 963 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[1\] -fixed false -x 950 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[27\] -fixed false -x 961 -y 105
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[38\] -fixed false -x 1052 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[14\] -fixed false -x 2445 -y 342
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[9\] -fixed false -x 1829 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 2344 -y 328
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[2\] -fixed false -x 1055 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0\[1\] -fixed false -x 2171 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a4_1 -fixed false -x 2213 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[5\] -fixed false -x 2253 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m12_e_0_a3 -fixed false -x 2030 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 1036 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 1369 -y 235
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO -fixed false -x 1264 -y 90
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_1\[2\] -fixed false -x 1249 -y 87
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61\[38\] -fixed false -x 969 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 2312 -y 370
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 1011 -y 115
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 1201 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 1478 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 2323 -y 370
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[21\] -fixed false -x 921 -y 96
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[32\] -fixed false -x 804 -y 342
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[2\] -fixed false -x 1415 -y 139
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_7_9_sn_m6_i_a2 -fixed false -x 2045 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0\[4\] -fixed false -x 2126 -y 276
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[7\] -fixed false -x 1388 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg\[0\] -fixed false -x 2284 -y 301
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[4\] -fixed false -x 1287 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1\[8\] -fixed false -x 2309 -y 346
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 906 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1053 -y 82
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 1090 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_3_2_sqmuxa_RNIA0IV -fixed false -x 2375 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg\[4\] -fixed false -x 2282 -y 301
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2_1\[15\] -fixed false -x 1226 -y 87
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61\[34\] -fixed false -x 964 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 -fixed false -x 1765 -y 253
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 919 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 2042 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[2\] -fixed false -x 2380 -y 330
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[1\] -fixed false -x 2319 -y 324
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1_RNIB1071_1\[3\] -fixed false -x 2224 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 -fixed false -x 978 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 1811 -y 226
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3\[0\] -fixed false -x 2219 -y 280
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[15\] -fixed false -x 1228 -y 190
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_22_1_sqmuxa_1_0 -fixed false -x 2043 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 2367 -y 373
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[23\] -fixed false -x 1488 -y 345
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[18\] -fixed false -x 916 -y 97
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[25\] -fixed false -x 923 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_RNO\[0\] -fixed false -x 996 -y 63
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI5F781\[3\] -fixed false -x 2297 -y 351
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[0\] -fixed false -x 2437 -y 360
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[2\] -fixed false -x 1215 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[24\] -fixed false -x 2453 -y 360
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0 -fixed false -x 1473 -y 144
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg\[0\] -fixed false -x 955 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 2363 -y 364
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 -fixed false -x 1267 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1738 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0\[3\] -fixed false -x 2081 -y 273
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[26\] -fixed false -x 1410 -y 136
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[8\] -fixed false -x 1077 -y 75
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[2\] -fixed false -x 1207 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 2090 -y 217
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 2168 -y 217
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[0\] -fixed false -x 906 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 2315 -y 369
set_location -inst_name Controler_0/Reset_Controler_0/un20_write_signal_0_a2_2_0 -fixed false -x 1237 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23\[3\] -fixed false -x 2280 -y 271
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1568 -y 208
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[16\] -fixed false -x 1155 -y 103
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs -fixed false -x 1255 -y 81
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[8\] -fixed false -x 1074 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1\[1\] -fixed false -x 2152 -y 270
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2\[6\] -fixed false -x 955 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 2377 -y 334
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 1374 -y 234
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[33\] -fixed false -x 2150 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14\[2\] -fixed false -x 2140 -y 256
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[38\] -fixed false -x 1942 -y 42
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13 -fixed false -x 1335 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[1\] -fixed false -x 1131 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[0\] -fixed false -x 945 -y 127
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[3\] -fixed false -x 1301 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[10\] -fixed false -x 2261 -y 298
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[9\] -fixed false -x 1175 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9\[6\] -fixed false -x 2165 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 2358 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[12\] -fixed false -x 2252 -y 298
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 924 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[28\] -fixed false -x 2423 -y 361
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 945 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 2355 -y 364
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 1101 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[6\] -fixed false -x 1410 -y 139
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5_RNO -fixed false -x 2396 -y 363
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[3\] -fixed false -x 1335 -y 184
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[12\] -fixed false -x 1248 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence\[1\] -fixed false -x 2138 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9\[2\] -fixed false -x 1994 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1\[0\] -fixed false -x 2278 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[31\] -fixed false -x 1072 -y 78
set_location -inst_name Controler_0/ADI_SPI_0/sdio_1 -fixed false -x 1196 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[27\] -fixed false -x 1085 -y 115
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[19\] -fixed false -x 1145 -y 91
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 1032 -y 136
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[9\] -fixed false -x 1198 -y 73
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[19\] -fixed false -x 788 -y 70
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 1093 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1378 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0\[2\] -fixed false -x 2127 -y 301
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 2294 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1\[5\] -fixed false -x 1933 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1\[4\] -fixed false -x 1943 -y 270
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 1194 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2_RNO -fixed false -x 2411 -y 345
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 1017 -y 85
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[11\] -fixed false -x 1062 -y 132
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/re_set -fixed false -x 2449 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9\[2\] -fixed false -x 1979 -y 276
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[5\] -fixed false -x 1164 -y 88
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns\[4\] -fixed false -x 1346 -y 180
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[14\] -fixed false -x 1161 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 1358 -y 202
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[17\] -fixed false -x 2332 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0\[2\] -fixed false -x 2188 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm\[1\] -fixed false -x 2347 -y 322
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 2352 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg\[1\] -fixed false -x 876 -y 115
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[11\] -fixed false -x 917 -y 97
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z\[4\] -fixed false -x 828 -y 76
set_location -inst_name Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9_1 -fixed false -x 2455 -y 164
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95\[4\] -fixed false -x 1036 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 2403 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 2433 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[22\] -fixed false -x 2229 -y 330
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 2397 -y 336
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[13\] -fixed false -x 1022 -y 114
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 900 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1760 -y 220
set_location -inst_name Communication_0/Communication_CMD_MUX_0/state_reg_RNII657\[0\] -fixed false -x 1055 -y 78
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[5\] -fixed false -x 1463 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[11\] -fixed false -x 1922 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3\[1\] -fixed false -x 2259 -y 298
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 1691 -y 229
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1096 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[1\] -fixed false -x 1144 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 1105 -y 108
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles\[3\] -fixed false -x 1279 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[22\] -fixed false -x 1120 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[6\] -fixed false -x 2245 -y 330
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 1043 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3\[3\] -fixed false -x 2082 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp\[0\] -fixed false -x 2454 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 2430 -y 333
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[4\] -fixed false -x 954 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 1911 -y 238
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16 -fixed false -x 1341 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[3\] -fixed false -x 2438 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.3.OutputK_41_m\[3\] -fixed false -x 2368 -y 357
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r -fixed false -x 1435 -y 181
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[27\] -fixed false -x 946 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 1212 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[27\] -fixed false -x 1029 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 1513 -y 225
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 2286 -y 198
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 1054 -y 72
set_location -inst_name Controler_0/gpio_controler_0/un40_write_signal_2_0 -fixed false -x 1240 -y 96
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 1083 -y 130
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 1467 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0\[1\] -fixed false -x 2150 -y 270
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 866 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0\[6\] -fixed false -x 2273 -y 268
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[5\] -fixed false -x 405 -y 315
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 2374 -y 364
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_a2_0_0\[0\] -fixed false -x 1214 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0\[6\] -fixed false -x 2282 -y 346
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 1004 -y 84
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_5\[0\] -fixed false -x 1238 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0\[2\] -fixed false -x 2189 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0\[6\] -fixed false -x 1873 -y 274
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles\[4\] -fixed false -x 1134 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 865 -y 109
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[7\] -fixed false -x 1267 -y 180
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 1087 -y 88
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 -fixed false -x 992 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[2\] -fixed false -x 1546 -y 199
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[29\] -fixed false -x 1062 -y 42
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1\[3\] -fixed false -x 2012 -y 283
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_15_9_sn_m12_e_0_a3 -fixed false -x 2214 -y 276
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[0\] -fixed false -x 741 -y 288
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[26\] -fixed false -x 1034 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[26\] -fixed false -x 1061 -y 42
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[18\] -fixed false -x 739 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3\[2\] -fixed false -x 2149 -y 277
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[13\] -fixed false -x 1188 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_0_1 -fixed false -x 2223 -y 273
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1458 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_RNO\[0\] -fixed false -x 2291 -y 363
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 -fixed false -x 1126 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6_2 -fixed false -x 2372 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[29\] -fixed false -x 2324 -y 327
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 1459 -y 184
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX0\[0\] -fixed false -x 1345 -y 198
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[1\] -fixed false -x 1226 -y 73
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[6\] -fixed false -x 1156 -y 97
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 1125 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 1585 -y 244
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[11\] -fixed false -x 1061 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 2427 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 2410 -y 364
set_location -inst_name Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2 -fixed false -x 1348 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_o2 -fixed false -x 987 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 2418 -y 346
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1464 -y 211
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[11\] -fixed false -x 2256 -y 298
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 1026 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 1554 -y 219
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[5\] -fixed false -x 1231 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0\[1\] -fixed false -x 2102 -y 267
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[17\] -fixed false -x 1350 -y 193
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ -fixed false -x 1024 -y 114
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[15\] -fixed false -x 1149 -y 106
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[26\] -fixed false -x 978 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 1498 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 2244 -y 331
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[30\] -fixed false -x 1255 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 974 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2 -fixed false -x 1424 -y 129
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1088 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[7\] -fixed false -x 1807 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 2396 -y 337
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2 -fixed false -x 1782 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[1\] -fixed false -x 2431 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/OrComparatorData_R_i_0_a2_RNIKPM21 -fixed false -x 2146 -y 297
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[10\] -fixed false -x 1220 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9\[7\] -fixed false -x 1927 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0\[1\] -fixed false -x 2102 -y 261
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 1015 -y 112
set_location -inst_name Controler_0/gpio_controler_0/PULSE_MASK\[5\] -fixed false -x 1247 -y 88
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 1078 -y 136
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[8\] -fixed false -x 900 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 2397 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16\[5\] -fixed false -x 2126 -y 265
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1508 -y 228
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 2447 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[4\] -fixed false -x 2310 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25\[1\] -fixed false -x 2027 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA7PF\[0\] -fixed false -x 2275 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0\[3\] -fixed false -x 2026 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 2359 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1\[1\] -fixed false -x 2149 -y 273
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[10\] -fixed false -x 1424 -y 135
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 -fixed false -x 1174 -y 78
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg\[1\] -fixed false -x 1175 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer\[4\] -fixed false -x 2189 -y 301
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 994 -y 85
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[1\] -fixed false -x 1135 -y 103
set_location -inst_name Controler_0/REGISTERS_0/state_reg_ns_a2_0_1\[0\] -fixed false -x 1212 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count\[3\] -fixed false -x 2428 -y 355
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 2292 -y 198
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2\[3\] -fixed false -x 1156 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0\[7\] -fixed false -x 2361 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1\[3\] -fixed false -x 2251 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9\[4\] -fixed false -x 1897 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 -fixed false -x 969 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 1192 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un4_full_for_all_signallto7_a0_0 -fixed false -x 2072 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3_RNO -fixed false -x 2395 -y 360
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 877 -y 109
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1084 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1551 -y 208
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[5\] -fixed false -x 949 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 2441 -y 346
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[2\] -fixed false -x 902 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0\[0\] -fixed false -x 2162 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_R\[1\] -fixed false -x 2251 -y 298
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[8\] -fixed false -x 1275 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_3 -fixed false -x 2320 -y 342
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[31\] -fixed false -x 1056 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[26\] -fixed false -x 2282 -y 325
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[0\] -fixed false -x 1884 -y 256
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 1915 -y 238
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[8\] -fixed false -x 1436 -y 142
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[18\] -fixed false -x 1472 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_o2_2\[2\] -fixed false -x 2243 -y 300
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[23\] -fixed false -x 1046 -y 42
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[13\] -fixed false -x 1232 -y 184
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[1\] -fixed false -x 1343 -y 103
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 902 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[25\] -fixed false -x 1057 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9\[2\] -fixed false -x 2092 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 1971 -y 238
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 1525 -y 244
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[7\] -fixed false -x 917 -y 100
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[1\] -fixed false -x 1258 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1\[6\] -fixed false -x 2307 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1\[1\] -fixed false -x 2138 -y 273
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_2\[0\] -fixed false -x 1270 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1\[6\] -fixed false -x 2100 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1016 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 853 -y 112
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 876 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_16_i_a2 -fixed false -x 2039 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 2252 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1\[3\] -fixed false -x 2129 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[16\] -fixed false -x 2429 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0\[0\] -fixed false -x 2146 -y 274
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx -fixed false -x 877 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 2400 -y 349
set_location -inst_name Communication_0/Communication_ANW_MUX_0/Fifo_Full_u_1 -fixed false -x 1073 -y 99
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[24\] -fixed false -x 1130 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0\[6\] -fixed false -x 2270 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9\[3\] -fixed false -x 1980 -y 267
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[8\] -fixed false -x 1220 -y 184
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[24\] -fixed false -x 756 -y 72
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 -fixed false -x 1010 -y 105
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[13\] -fixed false -x 938 -y 103
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[13\] -fixed false -x 938 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[21\] -fixed false -x 984 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 2030 -y 217
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[3\] -fixed false -x 937 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9\[4\] -fixed false -x 1880 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_RNO\[0\] -fixed false -x 2349 -y 345
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[27\] -fixed false -x 1105 -y 97
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[25\] -fixed false -x 800 -y 210
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[31\] -fixed false -x 1150 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 2372 -y 364
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 907 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_AND2_RX_VAL_0 -fixed false -x 2356 -y 321
set_location -inst_name Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_0 -fixed false -x 1134 -y 96
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[15\] -fixed false -x 1250 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 2355 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 2432 -y 348
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[0\] -fixed false -x 1474 -y 241
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 1470 -y 213
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61\[36\] -fixed false -x 960 -y 111
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 852 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 2394 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 2347 -y 343
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG\[4\] -fixed false -x 1314 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1988 -y 234
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9\[1\] -fixed false -x 1939 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 965 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 2287 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 2383 -y 348
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[22\] -fixed false -x 1058 -y 87
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[0\] -fixed false -x 1252 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 2405 -y 373
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[2\] -fixed false -x 1192 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg\[5\] -fixed false -x 992 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[29\] -fixed false -x 2458 -y 361
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[9\] -fixed false -x 1063 -y 129
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[19\] -fixed false -x 1303 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 2274 -y 199
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1521 -y 226
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 1080 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_R\[2\] -fixed false -x 2150 -y 304
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[14\] -fixed false -x 1063 -y 90
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[7\] -fixed false -x 1305 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.CO1_0 -fixed false -x 2060 -y 288
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[14\] -fixed false -x 1287 -y 81
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 1125 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid_RNI4F131 -fixed false -x 2419 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 2436 -y 345
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1053 -y 106
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[11\] -fixed false -x 920 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNI805 -fixed false -x 2289 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9\[6\] -fixed false -x 1962 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0\[1\] -fixed false -x 2359 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9s2 -fixed false -x 2227 -y 270
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0 -fixed false -x 1433 -y 180
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[13\] -fixed false -x 1153 -y 112
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2 -fixed false -x 1273 -y 168
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[15\] -fixed false -x 1157 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 -fixed false -x 910 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_RNIVAQR -fixed false -x 2379 -y 354
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 1769 -y 253
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[21\] -fixed false -x 984 -y 126
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 1099 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty -fixed false -x 2442 -y 343
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 1028 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[11\] -fixed false -x 1543 -y 199
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[7\] -fixed false -x 895 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[25\] -fixed false -x 2459 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[28\] -fixed false -x 2305 -y 330
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0\[7\] -fixed false -x 1888 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2\[1\] -fixed false -x 2020 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1052 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a4_1_1 -fixed false -x 2212 -y 276
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[18\] -fixed false -x 1350 -y 184
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 2295 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1\[0\] -fixed false -x 2191 -y 261
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[12\] -fixed false -x 1344 -y 184
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1479 -y 208
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[7\] -fixed false -x 888 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 914 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27\[0\] -fixed false -x 2239 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1\[7\] -fixed false -x 2129 -y 261
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[0\] -fixed false -x 899 -y 115
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[24\] -fixed false -x 974 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0\[0\] -fixed false -x 1905 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0\[6\] -fixed false -x 2143 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[9\] -fixed false -x 1076 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1448 -y 207
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 892 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNICHA4 -fixed false -x 2263 -y 363
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs -fixed false -x 1293 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0\[0\] -fixed false -x 2199 -y 255
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 1086 -y 112
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1460 -y 175
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[1\] -fixed false -x 1270 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 2366 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_19_9_sn_m18_0_a4_1 -fixed false -x 2185 -y 279
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 1990 -y 234
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[8\] -fixed false -x 949 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 -fixed false -x 1432 -y 135
set_location -inst_name Controler_0/Command_Decoder_0/cmd_CDb -fixed false -x 1129 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1467 -y 211
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[22\] -fixed false -x 1198 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9\[1\] -fixed false -x 2264 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2\[0\] -fixed false -x 2018 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNO\[2\] -fixed false -x 2345 -y 324
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[2\] -fixed false -x 942 -y 127
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 1100 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9\[2\] -fixed false -x 1964 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un1_next_state_0_sqmuxa_0_a3_1 -fixed false -x 2281 -y 300
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[7\] -fixed false -x 1317 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 -fixed false -x 1041 -y 114
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[26\] -fixed false -x 246 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[7\] -fixed false -x 2446 -y 345
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[17\] -fixed false -x 1154 -y 112
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[4\] -fixed false -x 1134 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[36\] -fixed false -x 1134 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1\[4\] -fixed false -x 2260 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[7\] -fixed false -x 1056 -y 82
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[23\] -fixed false -x 1248 -y 73
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[15\] -fixed false -x 1258 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_indicator.fifo_write_9_1 -fixed false -x 1018 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/IlasSeqCount.un13_ilascountergolto7_3 -fixed false -x 2218 -y 297
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[1\] -fixed false -x 1336 -y 181
set_location -inst_name Controler_0/Command_Decoder_0/un1_decode_vector12_1_o4 -fixed false -x 1133 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22\[3\] -fixed false -x 2095 -y 274
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 1551 -y 207
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[4\] -fixed false -x 1927 -y 256
set_location -inst_name Controler_0/Command_Decoder_0/cmd_ID\[6\] -fixed false -x 1128 -y 91
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[4\] -fixed false -x 951 -y 175
set_location -inst_name Controler_0/Reset_Controler_0/EXT_HMC_Reset_N -fixed false -x 1200 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.CO1_0 -fixed false -x 2212 -y 282
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[8\] -fixed false -x 1330 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[29\] -fixed false -x 758 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_1 -fixed false -x 2203 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 1077 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 1359 -y 202
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv\[1\] -fixed false -x 1267 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[31\] -fixed false -x 2459 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 2432 -y 376
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 1481 -y 229
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[25\] -fixed false -x 1021 -y 61
set_location -inst_name Controler_0/gpio_controler_0/PULSE_MASK\[12\] -fixed false -x 1223 -y 85
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1485 -y 175
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[55\] -fixed false -x 1469 -y 237
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 -fixed false -x 1610 -y 226
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode\[0\] -fixed false -x 2354 -y 322
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1\[2\] -fixed false -x 2154 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[3\] -fixed false -x 1045 -y 42
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 2421 -y 349
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[11\] -fixed false -x 1337 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 2275 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 2228 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNI0Q7T -fixed false -x 2386 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_0_i_o4_RNIOJPL1 -fixed false -x 2040 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9\[2\] -fixed false -x 2190 -y 255
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 969 -y 106
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 932 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1571 -y 208
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[0\] -fixed false -x 1133 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count\[9\] -fixed false -x 2434 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10\[1\] -fixed false -x 1934 -y 268
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[0\] -fixed false -x 1422 -y 133
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13 -fixed false -x 1773 -y 211
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[16\] -fixed false -x 2453 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_23_1_sqmuxa_1_a2_0 -fixed false -x 2255 -y 270
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[20\] -fixed false -x 1141 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_16_1_sqmuxa -fixed false -x 2191 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[13\] -fixed false -x 1009 -y 61
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1774 -y 253
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ\[0\] -fixed false -x 948 -y 117
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[33\] -fixed false -x 967 -y 102
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[8\] -fixed false -x 1270 -y 103
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[27\] -fixed false -x 1139 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un44_ilasrawcounter -fixed false -x 2316 -y 357
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[25\] -fixed false -x 981 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[11\] -fixed false -x 2434 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 2377 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 2325 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 2415 -y 376
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_Z\[3\] -fixed false -x 1243 -y 100
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[6\] -fixed false -x 1184 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 1772 -y 256
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[11\] -fixed false -x 926 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1766 -y 256
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_Z\[14\] -fixed false -x 1277 -y 106
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 988 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 2002 -y 238
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 992 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1\[1\] -fixed false -x 2354 -y 352
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 905 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9\[5\] -fixed false -x 1941 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite\[3\] -fixed false -x 2221 -y 295
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 879 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 2293 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 2289 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9\[1\] -fixed false -x 2146 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter -fixed false -x 2355 -y 348
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[32\] -fixed false -x 1083 -y 70
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_RNO\[6\] -fixed false -x 1279 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[1\] -fixed false -x 2325 -y 324
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[17\] -fixed false -x 2261 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2\[1\] -fixed false -x 2004 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 2229 -y 331
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61\[25\] -fixed false -x 961 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[5\] -fixed false -x 2250 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3\[7\] -fixed false -x 1917 -y 283
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0\[2\] -fixed false -x 2198 -y 255
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[31\] -fixed false -x 1353 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9\[7\] -fixed false -x 1998 -y 264
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[9\] -fixed false -x 1222 -y 82
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[13\] -fixed false -x 1193 -y 102
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[14\] -fixed false -x 1210 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[35\] -fixed false -x 1088 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9\[7\] -fixed false -x 1931 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 1584 -y 244
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[17\] -fixed false -x 1013 -y 61
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1\[15\] -fixed false -x 1280 -y 87
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RE_d1 -fixed false -x 1028 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0\[5\] -fixed false -x 2355 -y 355
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[9\] -fixed false -x 1439 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a2_RNINEQQ_0 -fixed false -x 2026 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 2235 -y 370
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[1\] -fixed false -x 1334 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 2391 -y 375
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 2066 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 2411 -y 364
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_PULSE -fixed false -x 1318 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 980 -y 103
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[11\] -fixed false -x 918 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/IlasRawCounter_0_0_sqmuxa -fixed false -x 2384 -y 357
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 896 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9s2 -fixed false -x 2148 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0\[3\] -fixed false -x 2062 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[17\] -fixed false -x 2420 -y 358
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[29\] -fixed false -x 1351 -y 100
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[1\] -fixed false -x 1054 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 2427 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3\[0\] -fixed false -x 1871 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 1076 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[9\] -fixed false -x 982 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m12_e_0_a3 -fixed false -x 2012 -y 279
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[41\] -fixed false -x 1475 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0\[4\] -fixed false -x 2228 -y 264
set_location -inst_name Controler_0/ADI_SPI_0/un1_state_reg_11_i_0 -fixed false -x 1191 -y 81
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[32\] -fixed false -x 884 -y 342
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[7\] -fixed false -x 913 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[8\] -fixed false -x 2265 -y 297
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 1093 -y 114
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[10\] -fixed false -x 1249 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V -fixed false -x 905 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1\[2\] -fixed false -x 2130 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[20\] -fixed false -x 2264 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2\[2\] -fixed false -x 2188 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 2357 -y 337
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[3\] -fixed false -x 2081 -y 268
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 1240 -y 91
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_RNO\[9\] -fixed false -x 1277 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 2394 -y 331
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[15\] -fixed false -x 1140 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count\[2\] -fixed false -x 2427 -y 355
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[8\] -fixed false -x 1179 -y 72
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[0\] -fixed false -x 1340 -y 181
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[18\] -fixed false -x 1355 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0\[5\] -fixed false -x 1991 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 912 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2\[19\] -fixed false -x 1043 -y 108
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1048 -y 73
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[5\] -fixed false -x 914 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 2418 -y 370
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg\[6\] -fixed false -x 986 -y 76
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[1\] -fixed false -x 1529 -y 237
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[12\] -fixed false -x 1407 -y 130
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_2\[7\] -fixed false -x 1264 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[2\] -fixed false -x 1102 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[6\] -fixed false -x 1540 -y 199
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[17\] -fixed false -x 1252 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[6\] -fixed false -x 2313 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1\[2\] -fixed false -x 2091 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1\[3\] -fixed false -x 1995 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27\[4\] -fixed false -x 1930 -y 283
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24\[5\] -fixed false -x 1922 -y 277
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1483 -y 207
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 998 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[29\] -fixed false -x 1084 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1\[4\] -fixed false -x 2115 -y 274
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_2 -fixed false -x 852 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[12\] -fixed false -x 1138 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27\[1\] -fixed false -x 2234 -y 268
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 1467 -y 213
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 2296 -y 207
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 1091 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1484 -y 214
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[21\] -fixed false -x 1181 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[11\] -fixed false -x 1211 -y 88
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[12\] -fixed false -x 1209 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 1075 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[6\] -fixed false -x 2422 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1\[7\] -fixed false -x 1991 -y 264
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[15\] -fixed false -x 1163 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 2419 -y 376
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNO -fixed false -x 2456 -y 351
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[18\] -fixed false -x 1214 -y 103
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[3\] -fixed false -x 1216 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1074 -y 115
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 1062 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 2344 -y 346
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_1\[3\] -fixed false -x 1248 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0\[3\] -fixed false -x 2184 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 912 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 1756 -y 217
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 1535 -y 199
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_3\[0\] -fixed false -x 2192 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9\[1\] -fixed false -x 2115 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[30\] -fixed false -x 1017 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 2431 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3_RNO\[1\] -fixed false -x 2082 -y 279
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs -fixed false -x 1300 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 1075 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[25\] -fixed false -x 942 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_R\[0\] -fixed false -x 2137 -y 301
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[31\] -fixed false -x 1073 -y 78
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 1462 -y 184
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[11\] -fixed false -x 1057 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3\[6\] -fixed false -x 2136 -y 304
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[8\] -fixed false -x 1392 -y 136
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[1\] -fixed false -x 997 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_14_9_sn_m12_e_0_a3 -fixed false -x 2197 -y 276
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[29\] -fixed false -x 1135 -y 90
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[27\] -fixed false -x 914 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 2369 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 2434 -y 343
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[2\] -fixed false -x 1315 -y 220
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence\[7\] -fixed false -x 2312 -y 355
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1051 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20\[4\] -fixed false -x 1923 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0\[5\] -fixed false -x 2013 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_16_i_0_0 -fixed false -x 2233 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[2\] -fixed false -x 1141 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[2\] -fixed false -x 1899 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16\[4\] -fixed false -x 1901 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2\[2\] -fixed false -x 1930 -y 268
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[30\] -fixed false -x 1026 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0\[1\] -fixed false -x 2014 -y 270
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[27\] -fixed false -x 1411 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 2279 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9\[7\] -fixed false -x 1907 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[25\] -fixed false -x 1115 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence\[1\] -fixed false -x 2210 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9s2 -fixed false -x 2044 -y 276
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_Z\[9\] -fixed false -x 1277 -y 103
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[43\] -fixed false -x 1971 -y 42
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[30\] -fixed false -x 1071 -y 78
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[14\] -fixed false -x 1215 -y 108
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value\[3\] -fixed false -x 1015 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1539 -y 214
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_RNIDLAS\[0\] -fixed false -x 2286 -y 327
set_location -inst_name Controler_0/Command_Decoder_0/counter\[5\] -fixed false -x 1097 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 1394 -y 244
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1371 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 2385 -y 376
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[7\] -fixed false -x 1274 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[21\] -fixed false -x 2455 -y 360
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector\[7\] -fixed false -x 1430 -y 142
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 1012 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 1466 -y 184
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[18\] -fixed false -x 1026 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9\[4\] -fixed false -x 1910 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0\[5\] -fixed false -x 2279 -y 298
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2\[1\] -fixed false -x 1165 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[8\] -fixed false -x 933 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9\[7\] -fixed false -x 1968 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1\[0\] -fixed false -x 2232 -y 274
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[7\] -fixed false -x 1220 -y 82
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_i_m2\[19\] -fixed false -x 1153 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[34\] -fixed false -x 960 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[26\] -fixed false -x 1084 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26\[5\] -fixed false -x 1907 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9\[2\] -fixed false -x 1916 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0\[5\] -fixed false -x 1881 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[2\] -fixed false -x 2378 -y 372
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[6\] -fixed false -x 1017 -y 91
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[25\] -fixed false -x 1479 -y 136
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 -fixed false -x 1016 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_18_1_sqmuxa_0_a4 -fixed false -x 2039 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3\[4\] -fixed false -x 2329 -y 361
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 1783 -y 216
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[22\] -fixed false -x 1049 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[30\] -fixed false -x 2449 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9\[3\] -fixed false -x 2290 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 2320 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_13_9_sn_m12_e_0_a3 -fixed false -x 2245 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 -fixed false -x 1017 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1\[4\] -fixed false -x 2357 -y 352
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[13\] -fixed false -x 941 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1001 -y 106
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[11\] -fixed false -x 903 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 2349 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0\[4\] -fixed false -x 1933 -y 277
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 1193 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1003 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[23\] -fixed false -x 984 -y 124
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[1\] -fixed false -x 998 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1\[2\] -fixed false -x 1989 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1351 -y 234
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count\[0\] -fixed false -x 2438 -y 355
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 1061 -y 130
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[7\] -fixed false -x 847 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 1100 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1557 -y 207
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 -fixed false -x 884 -y 117
set_location -inst_name Controler_0/ADI_SPI_1/assert_data_3_0_a2 -fixed false -x 1354 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r4_0_a2 -fixed false -x 813 -y 72
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[17\] -fixed false -x 1154 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31\[2\] -fixed false -x 1970 -y 262
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[0\] -fixed false -x 1207 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[5\] -fixed false -x 1181 -y 61
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[14\] -fixed false -x 1140 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1054 -y 124
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[13\] -fixed false -x 1093 -y 69
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2\[4\] -fixed false -x 919 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2\[7\] -fixed false -x 1982 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns_i_a3_3\[3\] -fixed false -x 2325 -y 345
set_location -inst_name Controler_0/Command_Decoder_0/counter\[4\] -fixed false -x 1096 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_26_0_sqmuxa_0_RNITHK42 -fixed false -x 2166 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 1775 -y 256
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[4\] -fixed false -x 1164 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[27\] -fixed false -x 1060 -y 42
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1\[1\] -fixed false -x 2019 -y 276
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[4\] -fixed false -x 348 -y 309
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 992 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 2330 -y 369
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[24\] -fixed false -x 921 -y 90
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[14\] -fixed false -x 1363 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1361 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[2\] -fixed false -x 2277 -y 295
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9\[6\] -fixed false -x 1992 -y 277
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[33\] -fixed false -x 1070 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 1039 -y 88
set_location -inst_name Controler_0/ADI_SPI_1/counter\[1\] -fixed false -x 1319 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[13\] -fixed false -x 1394 -y 133
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 1046 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 2396 -y 331
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 881 -y 109
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[56\] -fixed false -x 151 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[27\] -fixed false -x 966 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 1202 -y 73
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNISINC1 -fixed false -x 1470 -y 180
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 1753 -y 219
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21\[7\] -fixed false -x 1892 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r\[0\] -fixed false -x 2255 -y 364
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[10\] -fixed false -x 1277 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO -fixed false -x 1152 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/OrComparatorData_R_i_0_a2 -fixed false -x 2253 -y 297
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1\[1\] -fixed false -x 2150 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 2389 -y 330
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer\[4\] -fixed false -x 1312 -y 99
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv\[2\] -fixed false -x 1258 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1\[3\] -fixed false -x 2016 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1\[0\] -fixed false -x 2203 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1\[3\] -fixed false -x 2123 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1\[3\] -fixed false -x 2151 -y 255
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 1034 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4\[6\] -fixed false -x 1978 -y 277
set_location -inst_name Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z\[6\] -fixed false -x 1062 -y 115
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[3\] -fixed false -x 1150 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[38\] -fixed false -x 1151 -y 85
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[4\] -fixed false -x 1386 -y 138
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[4\] -fixed false -x 1045 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9\[5\] -fixed false -x 2233 -y 267
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[25\] -fixed false -x 1409 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1525 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 2416 -y 346
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 1068 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2\[3\] -fixed false -x 2271 -y 295
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[0\] -fixed false -x 1505 -y 223
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 2448 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1\[0\] -fixed false -x 2153 -y 261
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_Z\[13\] -fixed false -x 1272 -y 106
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[17\] -fixed false -x 207 -y 117
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[1\] -fixed false -x 1170 -y 114
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 1145 -y 78
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1052 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1\[6\] -fixed false -x 1919 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 873 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[5\] -fixed false -x 1898 -y 256
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0\[4\] -fixed false -x 954 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 -fixed false -x 953 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 2415 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 2395 -y 346
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 1209 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 2398 -y 330
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 1686 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 2401 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1\[7\] -fixed false -x 2128 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21\[5\] -fixed false -x 1884 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite\[1\] -fixed false -x 2227 -y 295
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1\[5\] -fixed false -x 1917 -y 265
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 -fixed false -x 1004 -y 63
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r\[3\] -fixed false -x 2327 -y 316
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 991 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1822 -y 262
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1044 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_a4_0_1 -fixed false -x 2222 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[19\] -fixed false -x 1040 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28\[2\] -fixed false -x 1950 -y 283
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[2\] -fixed false -x 1227 -y 73
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value\[1\] -fixed false -x 1167 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_1 -fixed false -x 2422 -y 351
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 2379 -y 373
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[6\] -fixed false -x 1080 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_i\[1\] -fixed false -x 2213 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[3\] -fixed false -x 2422 -y 345
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 860 -y 75
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 943 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 -fixed false -x 990 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 1025 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[12\] -fixed false -x 757 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1\[2\] -fixed false -x 2355 -y 352
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[12\] -fixed false -x 1406 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1\[4\] -fixed false -x 2092 -y 261
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 1208 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 -fixed false -x 908 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[1\] -fixed false -x 1808 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9s2 -fixed false -x 2006 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14\[0\] -fixed false -x 1955 -y 274
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[17\] -fixed false -x 1292 -y 180
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk -fixed false -x 1150 -y 109
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 -fixed false -x 1110 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 1775 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12\[3\] -fixed false -x 1959 -y 283
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[9\] -fixed false -x 1169 -y 85
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[42\] -fixed false -x 2392 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/REN_d1_RNIKP701 -fixed false -x 2399 -y 375
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 1032 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[21\] -fixed false -x 1257 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 2407 -y 361
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 1562 -y 207
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 1099 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9\[1\] -fixed false -x 1953 -y 279
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2_1\[14\] -fixed false -x 1220 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6_4 -fixed false -x 2302 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0 -fixed false -x 2461 -y 344
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1\[3\] -fixed false -x 1999 -y 282
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i -fixed false -x 915 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9\[7\] -fixed false -x 1945 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9\[2\] -fixed false -x 1970 -y 261
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 1770 -y 256
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_2\[6\] -fixed false -x 1195 -y 102
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[6\] -fixed false -x 1197 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 1387 -y 244
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[16\] -fixed false -x 1152 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1777 -y 253
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 1123 -y 123
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[12\] -fixed false -x 1103 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[2\] -fixed false -x 2255 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 2415 -y 363
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[1\] -fixed false -x 1291 -y 96
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[19\] -fixed false -x 1314 -y 181
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 1084 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 2353 -y 337
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs -fixed false -x 1282 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[6\] -fixed false -x 2432 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31\[3\] -fixed false -x 1910 -y 265
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[8\] -fixed false -x 1176 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array_4 -fixed false -x 2250 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[2\] -fixed false -x 2354 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 2287 -y 325
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 973 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19\[5\] -fixed false -x 1986 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1\[3\] -fixed false -x 1981 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 2338 -y 327
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[4\] -fixed false -x 925 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 -fixed false -x 980 -y 123
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[23\] -fixed false -x 1091 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1\[6\] -fixed false -x 2091 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 2361 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9\[4\] -fixed false -x 2090 -y 261
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[19\] -fixed false -x 1341 -y 100
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_RNO\[12\] -fixed false -x 1274 -y 102
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[28\] -fixed false -x 1097 -y 64
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_7_9_sn_m12_0_a2 -fixed false -x 2049 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3\[6\] -fixed false -x 2003 -y 277
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 1080 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9\[0\] -fixed false -x 2222 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_DFN1 -fixed false -x 2374 -y 325
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1\[0\] -fixed false -x 1166 -y 117
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_1\[0\] -fixed false -x 1266 -y 84
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 1114 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 2423 -y 352
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 1362 -y 202
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1487 -y 208
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\] -fixed false -x 972 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0\[0\] -fixed false -x 2195 -y 264
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[12\] -fixed false -x 1277 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1\[5\] -fixed false -x 2274 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8\[2\] -fixed false -x 1964 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r\[0\] -fixed false -x 2320 -y 316
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 1052 -y 118
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18 -fixed false -x 1238 -y 75
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 1113 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[18\] -fixed false -x 2453 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite_RNO\[2\] -fixed false -x 2229 -y 294
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_0 -fixed false -x 978 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 2433 -y 352
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[1\] -fixed false -x 926 -y 112
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[10\] -fixed false -x 1088 -y 72
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[1\] -fixed false -x 900 -y 102
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[3\] -fixed false -x 1264 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence\[0\] -fixed false -x 2137 -y 298
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[11\] -fixed false -x 1147 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 -fixed false -x 1045 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/Q\[1\] -fixed false -x 2443 -y 360
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIT8O2\[0\] -fixed false -x 879 -y 117
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[33\] -fixed false -x 2226 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5\[5\] -fixed false -x 2355 -y 354
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[6\] -fixed false -x 978 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3_RNIB1071\[0\] -fixed false -x 2033 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1515 -y 234
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9\[4\] -fixed false -x 2128 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27\[7\] -fixed false -x 2254 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9\[2\] -fixed false -x 2248 -y 264
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[17\] -fixed false -x 1254 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[1\] -fixed false -x 1429 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_6 -fixed false -x 2326 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_31_1_sqmuxa_3_a2_0_i -fixed false -x 2022 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1002 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 -fixed false -x 1050 -y 117
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[6\] -fixed false -x 859 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIVHE61\[2\] -fixed false -x 2398 -y 327
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 1053 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 2445 -y 361
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[11\] -fixed false -x 1022 -y 117
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_3 -fixed false -x 1230 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[17\] -fixed false -x 928 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[38\] -fixed false -x 1050 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[34\] -fixed false -x 1061 -y 90
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[4\] -fixed false -x 917 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/Q\[1\] -fixed false -x 2266 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_0 -fixed false -x 2212 -y 270
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[1\] -fixed false -x 1265 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[26\] -fixed false -x 1058 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1\[4\] -fixed false -x 2025 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 2230 -y 331
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[14\] -fixed false -x 1152 -y 103
set_location -inst_name Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0 -fixed false -x 1196 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 1476 -y 217
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_0\[1\] -fixed false -x 1353 -y 180
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[20\] -fixed false -x 1177 -y 96
set_location -inst_name Controler_0/Command_Decoder_0/counter\[18\] -fixed false -x 1110 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 979 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[17\] -fixed false -x 934 -y 109
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 1114 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0\[7\] -fixed false -x 1998 -y 283
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 1010 -y 115
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 878 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 1356 -y 234
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc0 -fixed false -x 2361 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/re_set -fixed false -x 2333 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[10\] -fixed false -x 2322 -y 327
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[3\] -fixed false -x 1197 -y 100
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16 -fixed false -x 1237 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[3\] -fixed false -x 2252 -y 330
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/RE_d1 -fixed false -x 2437 -y 328
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[15\] -fixed false -x 940 -y 90
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[1\] -fixed false -x 1410 -y 130
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[11\] -fixed false -x 976 -y 111
set_location -inst_name Controler_0/gpio_controler_0/un40_write_signal -fixed false -x 1239 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2\[9\] -fixed false -x 897 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 2253 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9\[0\] -fixed false -x 1974 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27\[3\] -fixed false -x 1928 -y 283
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[21\] -fixed false -x 1310 -y 183
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[16\] -fixed false -x 1054 -y 88
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[11\] -fixed false -x 1266 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2\[2\] -fixed false -x 2447 -y 363
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[6\] -fixed false -x 1081 -y 130
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[18\] -fixed false -x 1027 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_6 -fixed false -x 2392 -y 357
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 1057 -y 129
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 852 -y 54
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 2383 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[25\] -fixed false -x 2389 -y 360
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[10\] -fixed false -x 1005 -y 117
set_location -inst_name Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_1 -fixed false -x 2467 -y 163
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[5\] -fixed false -x 1322 -y 103
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[16\] -fixed false -x 1070 -y 69
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[12\] -fixed false -x 904 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/OutputData_3_2_sqmuxa_RNIA0IV -fixed false -x 2320 -y 348
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 1464 -y 175
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_0\[13\] -fixed false -x 1297 -y 84
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg\[4\] -fixed false -x 1140 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9\[1\] -fixed false -x 1925 -y 279
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[10\] -fixed false -x 1432 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9\[6\] -fixed false -x 1911 -y 276
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_RNIFGUM\[0\] -fixed false -x 1143 -y 96
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0_i_2 -fixed false -x 1128 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[35\] -fixed false -x 1116 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 1209 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 1167 -y 82
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_0 -fixed false -x 1386 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0\[4\] -fixed false -x 1880 -y 274
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[5\] -fixed false -x 1227 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8\[6\] -fixed false -x 1962 -y 280
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1484 -y 228
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st\[1\] -fixed false -x 2380 -y 328
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1512 -y 237
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[6\] -fixed false -x 1519 -y 214
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[3\] -fixed false -x 1193 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 -fixed false -x 1093 -y 111
set_location -inst_name Controler_0/gpio_controler_0/un11_read_signal_4 -fixed false -x 1235 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_16_0_sqmuxa_1 -fixed false -x 2060 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer\[6\] -fixed false -x 2191 -y 301
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 1526 -y 244
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1\[7\] -fixed false -x 1938 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3\[5\] -fixed false -x 2232 -y 268
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[38\] -fixed false -x 913 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1\[3\] -fixed false -x 1936 -y 273
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[20\] -fixed false -x 1087 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1\[2\] -fixed false -x 1924 -y 270
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[9\] -fixed false -x 1129 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2\[6\] -fixed false -x 2263 -y 277
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[59\] -fixed false -x 1171 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_22_i_a4 -fixed false -x 2209 -y 270
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[35\] -fixed false -x 1122 -y 84
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[7\] -fixed false -x 1267 -y 172
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 2398 -y 361
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[4\] -fixed false -x 1095 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 2425 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 -fixed false -x 2428 -y 357
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[8\] -fixed false -x 1198 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st\[5\] -fixed false -x 2394 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3_i\[0\] -fixed false -x 1861 -y 279
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[14\] -fixed false -x 1226 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0\[2\] -fixed false -x 2067 -y 256
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 1523 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 2299 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 982 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 1526 -y 199
set_location -inst_name Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z\[4\] -fixed false -x 1022 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync_RNI2OE21\[1\] -fixed false -x 2342 -y 324
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2\[2\] -fixed false -x 1983 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1059 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns_i_a3_3\[3\] -fixed false -x 2315 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1\[2\] -fixed false -x 2236 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set -fixed false -x 1053 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/un1_orcomparatordata_a_i_1_a2_0_RNIQAST -fixed false -x 2144 -y 294
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1530 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 2268 -y 370
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 1735 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM\[1\] -fixed false -x 2056 -y 288
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[6\] -fixed false -x 1441 -y 142
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[10\] -fixed false -x 1063 -y 132
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[3\] -fixed false -x 1339 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[0\] -fixed false -x 1206 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2\[13\] -fixed false -x 943 -y 108
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 986 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9\[6\] -fixed false -x 2099 -y 273
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[12\] -fixed false -x 1059 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1470 -y 211
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 2358 -y 358
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array_4 -fixed false -x 2146 -y 303
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9\[3\] -fixed false -x 1954 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1039 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv\[1\] -fixed false -x 2322 -y 360
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 1189 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv_0_RNIUDNN\[5\] -fixed false -x 2353 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9\[5\] -fixed false -x 1994 -y 279
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1539 -y 207
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[25\] -fixed false -x 1048 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1533 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp\[0\] -fixed false -x 2451 -y 352
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 2277 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0\[2\] -fixed false -x 2110 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNO -fixed false -x 2459 -y 363
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 1074 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 2376 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[9\] -fixed false -x 2303 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh\[0\] -fixed false -x 2448 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 2406 -y 337
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1112 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6\[5\] -fixed false -x 1953 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1\[6\] -fixed false -x 1966 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a4_0_0 -fixed false -x 2242 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[3\] -fixed false -x 894 -y 114
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73\[0\] -fixed false -x 1081 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_7_i_a4_1 -fixed false -x 2073 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82\[8\] -fixed false -x 1044 -y 114
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[18\] -fixed false -x 1105 -y 75
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2 -fixed false -x 948 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 1194 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 1781 -y 217
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[9\] -fixed false -x 1501 -y 214
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_8_9_sn_m12_e_0_a3 -fixed false -x 2215 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1514 -y 226
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[30\] -fixed false -x 1121 -y 91
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[11\] -fixed false -x 1202 -y 106
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[51\] -fixed false -x 858 -y 243
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 1032 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1\[4\] -fixed false -x 2143 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[25\] -fixed false -x 1026 -y 117
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[28\] -fixed false -x 909 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9s2 -fixed false -x 2009 -y 276
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[15\] -fixed false -x 1158 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2\[26\] -fixed false -x 974 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[7\] -fixed false -x 1435 -y 136
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_c1 -fixed false -x 894 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[21\] -fixed false -x 2260 -y 337
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 969 -y 118
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 963 -y 118
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[4\] -fixed false -x 1207 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0\[0\] -fixed false -x 1998 -y 261
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[31\] -fixed false -x 912 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9\[7\] -fixed false -x 1910 -y 279
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1108 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_18_1_sqmuxa_0_a4 -fixed false -x 2209 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[13\] -fixed false -x 902 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 2353 -y 361
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[28\] -fixed false -x 1079 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1\[10\] -fixed false -x 2347 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 2381 -y 373
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[17\] -fixed false -x 1301 -y 88
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO\[2\] -fixed false -x 1003 -y 78
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[23\] -fixed false -x 957 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9s2 -fixed false -x 1946 -y 282
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[10\] -fixed false -x 1233 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9s2 -fixed false -x 2231 -y 270
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[14\] -fixed false -x 914 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1088 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 1070 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[17\] -fixed false -x 1230 -y 190
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1520 -y 226
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_DFN1 -fixed false -x 2422 -y 328
set_location -inst_name Controler_0/ADI_SPI_1/divider_enable_RNI29DG -fixed false -x 1344 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3\[3\] -fixed false -x 1957 -y 283
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[21\] -fixed false -x 1342 -y 91
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 1051 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last\[1\] -fixed false -x 2442 -y 355
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_3\[13\] -fixed false -x 1273 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[11\] -fixed false -x 1399 -y 229
set_location -inst_name Controler_0/REGISTERS_0/state_reg_RNO\[4\] -fixed false -x 1218 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 -fixed false -x 1180 -y 63
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 1020 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[19\] -fixed false -x 2413 -y 361
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[20\] -fixed false -x 990 -y 124
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[2\] -fixed false -x 996 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Last_Byte -fixed false -x 894 -y 118
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 -fixed false -x 1078 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 2401 -y 370
set_location -inst_name Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2 -fixed false -x 1193 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9\[6\] -fixed false -x 2140 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[23\] -fixed false -x 928 -y 109
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 1203 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 1809 -y 226
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[37\] -fixed false -x 1049 -y 88
set_location -inst_name Controler_0/Reset_Controler_0/state_reg_ns_a2\[4\] -fixed false -x 1223 -y 96
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[5\] -fixed false -x 1204 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[14\] -fixed false -x 1346 -y 184
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[14\] -fixed false -x 1273 -y 105
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[30\] -fixed false -x 1069 -y 78
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 898 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r\[3\] -fixed false -x 2438 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9\[7\] -fixed false -x 1922 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2\[7\] -fixed false -x 2185 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9\[7\] -fixed false -x 2011 -y 273
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[2\] -fixed false -x 1215 -y 82
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[20\] -fixed false -x 1143 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_0_i_o4_RNI2OK81 -fixed false -x 2041 -y 273
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[8\] -fixed false -x 1420 -y 130
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8\[7\] -fixed false -x 1232 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2\[7\] -fixed false -x 2231 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 889 -y 87
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[2\] -fixed false -x 1068 -y 129
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[2\] -fixed false -x 1004 -y 81
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[19\] -fixed false -x 1248 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 -fixed false -x 1711 -y 219
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 2295 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_22_1_sqmuxa_3 -fixed false -x 2033 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[33\] -fixed false -x 1078 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 1128 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_1_1_sqmuxa_0_a2 -fixed false -x 2060 -y 279
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIN7PT\[2\] -fixed false -x 1479 -y 141
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv\[5\] -fixed false -x 1279 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 2253 -y 334
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1526 -y 223
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1\[3\] -fixed false -x 2288 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[6\] -fixed false -x 996 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[0\] -fixed false -x 1904 -y 256
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 1004 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_17_1_sqmuxa_3_0_a4 -fixed false -x 2213 -y 270
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[0\] -fixed false -x 1177 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[1\] -fixed false -x 1048 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0\[5\] -fixed false -x 2106 -y 261
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[11\] -fixed false -x 1192 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[28\] -fixed false -x 992 -y 123
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Last_Byte -fixed false -x 968 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_26_i_a4_1 -fixed false -x 2070 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1\[7\] -fixed false -x 2111 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[16\] -fixed false -x 1017 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 1058 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_5 -fixed false -x 986 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_19_0_sqmuxa_0_RNI1CME2 -fixed false -x 2022 -y 267
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[21\] -fixed false -x 1475 -y 136
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[2\] -fixed false -x 804 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO -fixed false -x 1006 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9s2 -fixed false -x 2054 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1477 -y 246
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 -fixed false -x 1056 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[7\] -fixed false -x 1407 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1\[2\] -fixed false -x 1914 -y 273
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[25\] -fixed false -x 1131 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8\[1\] -fixed false -x 1964 -y 280
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[2\] -fixed false -x 1132 -y 103
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[19\] -fixed false -x 1153 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[9\] -fixed false -x 1412 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18\[6\] -fixed false -x 2136 -y 271
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 -fixed false -x 995 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 2367 -y 337
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[14\] -fixed false -x 1468 -y 136
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 1070 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_26_0_sqmuxa_0 -fixed false -x 2032 -y 270
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[27\] -fixed false -x 689 -y 234
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1976 -y 235
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg\[2\] -fixed false -x 1147 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 2434 -y 352
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 998 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1\[0\] -fixed false -x 2134 -y 273
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[26\] -fixed false -x 978 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 1979 -y 235
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[39\] -fixed false -x 958 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[13\] -fixed false -x 2249 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_0 -fixed false -x 2053 -y 279
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[7\] -fixed false -x 1249 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_30_9_sn_m12_e_0_a3 -fixed false -x 2032 -y 273
set_location -inst_name Controler_0/ADI_SPI_1/counter\[5\] -fixed false -x 1323 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary\[0\] -fixed false -x 1173 -y 76
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[14\] -fixed false -x 1335 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9s2 -fixed false -x 2010 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.CO1 -fixed false -x 2191 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[24\] -fixed false -x 2456 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO\[0\] -fixed false -x 2452 -y 363
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[1\] -fixed false -x 941 -y 127
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[19\] -fixed false -x 1195 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 2316 -y 370
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[2\] -fixed false -x 1187 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 2346 -y 346
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[2\] -fixed false -x 1166 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[11\] -fixed false -x 1007 -y 61
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0\[13\] -fixed false -x 990 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 1520 -y 234
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[21\] -fixed false -x 939 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9\[6\] -fixed false -x 1954 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0\[0\] -fixed false -x 2201 -y 255
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 945 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9\[1\] -fixed false -x 1903 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter\[4\] -fixed false -x 970 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/fwft_Q_r\[3\] -fixed false -x 2438 -y 361
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[7\] -fixed false -x 1177 -y 100
set_location -inst_name Controler_0/ADI_SPI_0/state_reg\[3\] -fixed false -x 1197 -y 88
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[55\] -fixed false -x 2226 -y 309
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[39\] -fixed false -x 1104 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 2308 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0\[4\] -fixed false -x 1936 -y 267
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[8\] -fixed false -x 1188 -y 97
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2\[7\] -fixed false -x 893 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT\[2\] -fixed false -x 2103 -y 280
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[32\] -fixed false -x 1474 -y 240
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_AND2_RX_VAL_0 -fixed false -x 2328 -y 324
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8\[3\] -fixed false -x 1242 -y 87
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNIGMLH\[4\] -fixed false -x 1190 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 1071 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_5_1_sqmuxa_0_a2 -fixed false -x 2228 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[7\] -fixed false -x 2451 -y 343
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[13\] -fixed false -x 1414 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 2383 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1\[5\] -fixed false -x 2158 -y 255
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO\[7\] -fixed false -x 1140 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 1396 -y 243
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array_4 -fixed false -x 2131 -y 303
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[7\] -fixed false -x 919 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array_2 -fixed false -x 2142 -y 303
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3\[0\] -fixed false -x 2010 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[1\] -fixed false -x 2431 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[31\] -fixed false -x 932 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 1477 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1\[0\] -fixed false -x 2225 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNITN23 -fixed false -x 2437 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv\[6\] -fixed false -x 2371 -y 357
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 896 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[10\] -fixed false -x 913 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2\[6\] -fixed false -x 2262 -y 295
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a2_RNINEQQ -fixed false -x 2243 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_29_9_sn_m12_e_0_a3 -fixed false -x 2030 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 2305 -y 370
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[42\] -fixed false -x 1486 -y 183
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21\[7\] -fixed false -x 2224 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_RNO -fixed false -x 2419 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 2444 -y 346
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[39\] -fixed false -x 1083 -y 109
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_RNO\[0\] -fixed false -x 1284 -y 174
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 1067 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns\[4\] -fixed false -x 2304 -y 348
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[4\] -fixed false -x 1092 -y 69
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1 -fixed false -x 1292 -y 165
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1\[6\] -fixed false -x 2151 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0\[9\] -fixed false -x 2362 -y 355
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[7\] -fixed false -x 1058 -y 81
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[18\] -fixed false -x 1448 -y 141
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data\[8\] -fixed false -x 2135 -y 253
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[15\] -fixed false -x 1081 -y 70
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[3\] -fixed false -x 1179 -y 61
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[28\] -fixed false -x 1204 -y 61
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[26\] -fixed false -x 1014 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1\[2\] -fixed false -x 1993 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[35\] -fixed false -x 1088 -y 109
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[25\] -fixed false -x 1278 -y 166
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[6\] -fixed false -x 2431 -y 333
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_2\[13\] -fixed false -x 1281 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1\[0\] -fixed false -x 2167 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[19\] -fixed false -x 972 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 986 -y 97
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[3\] -fixed false -x 1098 -y 63
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[3\] -fixed false -x 925 -y 117
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[6\] -fixed false -x 1218 -y 184
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 1214 -y 76
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[31\] -fixed false -x 1072 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 2399 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer\[8\] -fixed false -x 2193 -y 301
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[12\] -fixed false -x 1164 -y 103
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 994 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[0\] -fixed false -x 1237 -y 174
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 1157 -y 82
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[7\] -fixed false -x 907 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast_RNO\[7\] -fixed false -x 833 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[5\] -fixed false -x 1437 -y 135
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 -fixed false -x 970 -y 99
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[1\] -fixed false -x 1183 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_16_i_0 -fixed false -x 2231 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 1370 -y 202
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4\[2\] -fixed false -x 1979 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9\[0\] -fixed false -x 2002 -y 276
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit -fixed false -x 1141 -y 109
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[22\] -fixed false -x 1184 -y 97
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[12\] -fixed false -x 1195 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0\[2\] -fixed false -x 2226 -y 297
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1805 -y 226
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1\[3\] -fixed false -x 1982 -y 267
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[6\] -fixed false -x 2240 -y 171
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[10\] -fixed false -x 1296 -y 169
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 983 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9\[2\] -fixed false -x 2151 -y 276
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[22\] -fixed false -x 1307 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1\[1\] -fixed false -x 1940 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3\[0\] -fixed false -x 2048 -y 289
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5\[6\] -fixed false -x 2352 -y 354
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 897 -y 76
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[18\] -fixed false -x 1462 -y 144
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 2303 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9\[2\] -fixed false -x 1994 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9\[0\] -fixed false -x 1976 -y 276
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[5\] -fixed false -x 1246 -y 88
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 -fixed false -x 900 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25\[3\] -fixed false -x 2249 -y 256
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 1110 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 1808 -y 226
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1\[5\] -fixed false -x 2279 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1\[0\] -fixed false -x 1993 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 1810 -y 226
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[10\] -fixed false -x 1479 -y 180
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[6\] -fixed false -x 1278 -y 169
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1\[6\] -fixed false -x 2117 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 883 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 920 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 2420 -y 370
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[5\] -fixed false -x 913 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[2\] -fixed false -x 897 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 1768 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_106_i_i -fixed false -x 2216 -y 279
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[11\] -fixed false -x 1942 -y 265
set_location -inst_name Controler_0/Reset_Controler_0/state_reg\[5\] -fixed false -x 1219 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[35\] -fixed false -x 1076 -y 88
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[16\] -fixed false -x 1300 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 2385 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18\[5\] -fixed false -x 2126 -y 262
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2\[6\] -fixed false -x 1169 -y 87
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[5\] -fixed false -x 1001 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[10\] -fixed false -x 2412 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/cmb_fsm.fsm_nx35 -fixed false -x 2385 -y 327
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 855 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[4\] -fixed false -x 1409 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 2378 -y 346
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[15\] -fixed false -x 1258 -y 103
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set -fixed false -x 943 -y 91
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 1489 -y 175
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1078 -y 118
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[27\] -fixed false -x 970 -y 109
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 1082 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[22\] -fixed false -x 913 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[8\] -fixed false -x 979 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0\[4\] -fixed false -x 2360 -y 355
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[18\] -fixed false -x 1171 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 2307 -y 208
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 1585 -y 208
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[8\] -fixed false -x 1430 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[9\] -fixed false -x 2133 -y 303
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9\[4\] -fixed false -x 1918 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[28\] -fixed false -x 2422 -y 360
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[8\] -fixed false -x 1132 -y 100
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[15\] -fixed false -x 1250 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[28\] -fixed false -x 992 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp\[1\] -fixed false -x 2447 -y 355
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 978 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61\[36\] -fixed false -x 1081 -y 108
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[9\] -fixed false -x 1186 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1\[1\] -fixed false -x 1930 -y 270
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3HD32 -fixed false -x 976 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT_RNO_0\[6\] -fixed false -x 2111 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2\[4\] -fixed false -x 1865 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[1\] -fixed false -x 2245 -y 333
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[7\] -fixed false -x 1080 -y 126
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6\[0\] -fixed false -x 971 -y 126
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 884 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 911 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.N_46_i -fixed false -x 2086 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1\[6\] -fixed false -x 1918 -y 279
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[13\] -fixed false -x 1277 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1\[5\] -fixed false -x 1039 -y 108
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[4\] -fixed false -x 1225 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[12\] -fixed false -x 1425 -y 129
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 1189 -y 75
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1111 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18\[2\] -fixed false -x 2185 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 2443 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv\[6\] -fixed false -x 2380 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9\[0\] -fixed false -x 2226 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data\[10\] -fixed false -x 1903 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5\[1\] -fixed false -x 1952 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 2383 -y 349
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1531 -y 217
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 839 -y 75
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[7\] -fixed false -x 1261 -y 85
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1\[23\] -fixed false -x 1177 -y 180
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_3_5 -fixed false -x 1055 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/IlasRawCounter_2_0_sqmuxa -fixed false -x 2322 -y 357
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[11\] -fixed false -x 1249 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_a2\[1\] -fixed false -x 2230 -y 300
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 876 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24\[3\] -fixed false -x 2114 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6\[3\] -fixed false -x 1902 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[23\] -fixed false -x 2159 -y 306
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 2358 -y 334
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[8\] -fixed false -x 992 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13\[3\] -fixed false -x 1911 -y 268
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[2\] -fixed false -x 1095 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0\[2\] -fixed false -x 2012 -y 277
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_2\[3\] -fixed false -x 1180 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9\[1\] -fixed false -x 2269 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_1_1_sqmuxa_0_a4 -fixed false -x 2008 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 986 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1009 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[12\] -fixed false -x 1091 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[27\] -fixed false -x 2234 -y 330
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[6\] -fixed false -x 1273 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 2305 -y 373
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[9\] -fixed false -x 1390 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[7\] -fixed false -x 1942 -y 256
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2\[6\] -fixed false -x 1224 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 2360 -y 345
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 988 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 1007 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9\[4\] -fixed false -x 2149 -y 264
set_location -inst_name I_1/U0_RGB1 -fixed false -x 587 -y 95
set_location -inst_name Controler_0/Command_Decoder_0/counter\[10\] -fixed false -x 1102 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[10\] -fixed false -x 1002 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 -fixed false -x 1062 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0\[2\] -fixed false -x 1959 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[13\] -fixed false -x 893 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[14\] -fixed false -x 997 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 1362 -y 247
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 1485 -y 247
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1376 -y 229
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[9\] -fixed false -x 1216 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1346 -y 234
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[24\] -fixed false -x 1075 -y 85
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[8\] -fixed false -x 1199 -y 106
set_location -inst_name Controler_0/gpio_controler_0/un13_set_pulse_cry_31_RNI42UO -fixed false -x 1317 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[12\] -fixed false -x 2321 -y 328
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 974 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[20\] -fixed false -x 2308 -y 331
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61\[33\] -fixed false -x 1076 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 1015 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1485 -y 214
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_22_1_sqmuxa_1_0 -fixed false -x 2187 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 989 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0\[2\] -fixed false -x 2082 -y 273
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2\[4\] -fixed false -x 1086 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_fifo_count_1_o3\[5\] -fixed false -x 2081 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[0\] -fixed false -x 941 -y 123
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[25\] -fixed false -x 270 -y 117
set_location -inst_name Communication_0/Communication_Controler_0/communication_vote_vector6 -fixed false -x 1027 -y 105
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[15\] -fixed false -x 1074 -y 117
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[32\] -fixed false -x 1099 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF -fixed false -x 1044 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0\[0\] -fixed false -x 2134 -y 301
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[14\] -fixed false -x 1182 -y 109
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[24\] -fixed false -x 1138 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 879 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 2351 -y 336
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[53\] -fixed false -x 2112 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/un1_state_reg_4_i_i_1 -fixed false -x 2177 -y 300
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[38\] -fixed false -x 1148 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_RNO -fixed false -x 2290 -y 363
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2\[30\] -fixed false -x 903 -y 114
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[26\] -fixed false -x 1108 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2\[5\] -fixed false -x 1982 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 1102 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[20\] -fixed false -x 2261 -y 295
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[5\] -fixed false -x 1183 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns_a3\[3\] -fixed false -x 2144 -y 291
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[19\] -fixed false -x 1064 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 1188 -y 79
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain\[0\] -fixed false -x 1766 -y 211
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[7\] -fixed false -x 1127 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1\[5\] -fixed false -x 1990 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2\[0\] -fixed false -x 2455 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[22\] -fixed false -x 2260 -y 295
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1503 -y 228
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[36\] -fixed false -x 1086 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_10_i_a4 -fixed false -x 2043 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[7\] -fixed false -x 1228 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2\[3\] -fixed false -x 2207 -y 261
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 1388 -y 244
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 1684 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_26_i_a4 -fixed false -x 2057 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61\[16\] -fixed false -x 1048 -y 114
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[24\] -fixed false -x 902 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 2377 -y 376
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1\[4\] -fixed false -x 2141 -y 255
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[6\] -fixed false -x 2123 -y 183
set_location -inst_name I_1_CLK_GATING_AND2 -fixed false -x 1766 -y 210
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[13\] -fixed false -x 1146 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 1484 -y 210
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[0\] -fixed false -x 1442 -y 142
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6 -fixed false -x 2301 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 2408 -y 337
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[4\] -fixed false -x 1147 -y 84
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[16\] -fixed false -x 1212 -y 102
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3_0\[6\] -fixed false -x 1169 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1\[5\] -fixed false -x 2127 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[9\] -fixed false -x 1724 -y 256
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[7\] -fixed false -x 999 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 2387 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNIPNHS\[3\] -fixed false -x 2354 -y 348
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 1081 -y 85
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[15\] -fixed false -x 1183 -y 109
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[9\] -fixed false -x 1276 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1\[0\] -fixed false -x 1231 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26\[2\] -fixed false -x 1916 -y 271
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[13\] -fixed false -x 1086 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence\[4\] -fixed false -x 2141 -y 298
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value\[0\] -fixed false -x 1016 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11\[6\] -fixed false -x 2014 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 2307 -y 331
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[0\] -fixed false -x 1092 -y 79
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14 -fixed false -x 1765 -y 211
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[3\] -fixed false -x 1390 -y 138
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1010 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 1049 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 2290 -y 369
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 2038 -y 217
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 899 -y 105
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[23\] -fixed false -x 1052 -y 96
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2\[7\] -fixed false -x 1231 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0\[2\] -fixed false -x 2131 -y 274
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1049 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 -fixed false -x 1176 -y 69
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[12\] -fixed false -x 1279 -y 82
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[7\] -fixed false -x 848 -y 75
set_location -inst_name Communication_0/Communication_Controler_0/state_reg\[5\] -fixed false -x 1226 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0\[2\] -fixed false -x 2194 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 872 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1051 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[5\] -fixed false -x 861 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 1050 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT\[4\] -fixed false -x 2105 -y 280
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e -fixed false -x 853 -y 105
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[37\] -fixed false -x 1086 -y 63
set_location -inst_name Communication_0/Communication_Switch_0/DataFifo_RD_u -fixed false -x 1028 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 1523 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.0.un48_input_k_array_4 -fixed false -x 2278 -y 297
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_2\[0\] -fixed false -x 1150 -y 102
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_9 -fixed false -x 1189 -y 105
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[5\] -fixed false -x 1267 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[16\] -fixed false -x 1013 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 1531 -y 222
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 898 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Last_ILAS_Seq -fixed false -x 2219 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_25_i_a4_1 -fixed false -x 2021 -y 288
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[4\] -fixed false -x 1406 -y 127
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[10\] -fixed false -x 1091 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 1463 -y 184
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[5\] -fixed false -x 1066 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[5\] -fixed false -x 1230 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[12\] -fixed false -x 2418 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_29_9_sn_m6_e_0_a4_0_a3 -fixed false -x 2239 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2\[3\] -fixed false -x 1950 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 -fixed false -x 889 -y 78
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_RNO\[0\] -fixed false -x 1288 -y 171
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1\[5\] -fixed false -x 2001 -y 282
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[27\] -fixed false -x 983 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 1078 -y 115
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[1\] -fixed false -x 1190 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 -fixed false -x 985 -y 78
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[19\] -fixed false -x 1539 -y 180
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[22\] -fixed false -x 784 -y 70
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 1454 -y 184
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[6\] -fixed false -x 1096 -y 84
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[1\] -fixed false -x 1438 -y 135
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[6\] -fixed false -x 1143 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[30\] -fixed false -x 2449 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13\[5\] -fixed false -x 2276 -y 274
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 894 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 -fixed false -x 969 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[31\] -fixed false -x 2147 -y 303
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg\[1\] -fixed false -x 2139 -y 292
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6_2 -fixed false -x 2431 -y 348
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[0\] -fixed false -x 1226 -y 85
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[14\] -fixed false -x 1369 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[12\] -fixed false -x 2447 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1\[1\] -fixed false -x 1919 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 1050 -y 124
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH_0_10 -fixed false -x 1268 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 1202 -y 76
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[11\] -fixed false -x 899 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2\[0\] -fixed false -x 1973 -y 277
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[12\] -fixed false -x 1145 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0\[7\] -fixed false -x 1914 -y 282
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[14\] -fixed false -x 951 -y 106
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 -fixed false -x 877 -y 75
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[58\] -fixed false -x 1055 -y 261
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_2\[7\] -fixed false -x 1177 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[14\] -fixed false -x 952 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 2404 -y 328
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_0\[6\] -fixed false -x 1174 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/RD_Enable_Vector_Encoded_0 -fixed false -x 2081 -y 280
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[23\] -fixed false -x 994 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 2371 -y 348
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[15\] -fixed false -x 1025 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9\[6\] -fixed false -x 1895 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[31\] -fixed false -x 919 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 2447 -y 361
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[10\] -fixed false -x 1183 -y 181
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa -fixed false -x 1269 -y 168
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array -fixed false -x 2255 -y 294
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[25\] -fixed false -x 1346 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 2374 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence\[5\] -fixed false -x 2310 -y 355
set_location -inst_name Communication_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable -fixed false -x 1077 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 1207 -y 69
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO\[12\] -fixed false -x 1426 -y 129
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[7\] -fixed false -x 849 -y 76
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[8\] -fixed false -x 1463 -y 207
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[24\] -fixed false -x 756 -y 73
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_1\[4\] -fixed false -x 1284 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1515 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3\[5\] -fixed false -x 2330 -y 361
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0_i_0 -fixed false -x 1136 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[9\] -fixed false -x 2134 -y 304
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 2381 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30\[5\] -fixed false -x 1890 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1\[0\] -fixed false -x 2019 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[21\] -fixed false -x 2267 -y 295
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[2\] -fixed false -x 1556 -y 174
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[40\] -fixed false -x 117 -y 201
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[20\] -fixed false -x 1342 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9\[6\] -fixed false -x 1978 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1\[3\] -fixed false -x 1928 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count\[0\] -fixed false -x 2425 -y 355
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[53\] -fixed false -x 2119 -y 117
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[7\] -fixed false -x 1219 -y 106
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[30\] -fixed false -x 1314 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO\[3\] -fixed false -x 939 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st\[5\] -fixed false -x 2386 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/fwft_Q_r\[2\] -fixed false -x 2440 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[31\] -fixed false -x 2334 -y 334
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 1013 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_a4_2_0 -fixed false -x 2198 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0/Chain\[0\] -fixed false -x 2357 -y 322
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 1061 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9\[1\] -fixed false -x 2139 -y 270
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[3\] -fixed false -x 1172 -y 85
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[26\] -fixed false -x 1138 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5\[5\] -fixed false -x 2277 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 2410 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 2383 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9\[1\] -fixed false -x 1970 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 2348 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9\[6\] -fixed false -x 1992 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[2\] -fixed false -x 2419 -y 336
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[8\] -fixed false -x 975 -y 180
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1\[10\] -fixed false -x 1276 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1\[2\] -fixed false -x 1995 -y 280
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[20\] -fixed false -x 932 -y 117
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 1220 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[14\] -fixed false -x 2250 -y 298
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[8\] -fixed false -x 911 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_22_1_sqmuxa_1_0_a4 -fixed false -x 1939 -y 282
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[9\] -fixed false -x 1321 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 2332 -y 373
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361\[2\] -fixed false -x 886 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0\[5\] -fixed false -x 2239 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[1\] -fixed false -x 2392 -y 330
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[4\] -fixed false -x 331 -y 309
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 2327 -y 373
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 1219 -y 72
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[1\] -fixed false -x 1174 -y 115
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[17\] -fixed false -x 1219 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 1770 -y 220
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[11\] -fixed false -x 1266 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 2081 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[15\] -fixed false -x 2243 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28\[4\] -fixed false -x 2118 -y 277
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[12\] -fixed false -x 1089 -y 136
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[7\] -fixed false -x 1171 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 1110 -y 123
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[51\] -fixed false -x 463 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1\[5\] -fixed false -x 2273 -y 273
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[21\] -fixed false -x 1220 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1791 -y 225
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3\[5\] -fixed false -x 2243 -y 268
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[2\] -fixed false -x 1196 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 2055 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_7_i_a4_0 -fixed false -x 2254 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29\[3\] -fixed false -x 2246 -y 256
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[9\] -fixed false -x 916 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2_RNO -fixed false -x 2384 -y 360
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[10\] -fixed false -x 1004 -y 117
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[28\] -fixed false -x 1053 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1370 -y 229
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2\[2\] -fixed false -x 1033 -y 132
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[5\] -fixed false -x 1431 -y 135
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5\[2\] -fixed false -x 1951 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1\[1\] -fixed false -x 2214 -y 261
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 1066 -y 136
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[2\] -fixed false -x 1214 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 2415 -y 369
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 1531 -y 244
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 988 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1\[9\] -fixed false -x 2362 -y 352
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[8\] -fixed false -x 2241 -y 333
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 -fixed false -x 1009 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[0\] -fixed false -x 1882 -y 244
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[12\] -fixed false -x 1037 -y 127
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91 -fixed false -x 1144 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 1909 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[3\] -fixed false -x 2247 -y 363
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[20\] -fixed false -x 588 -y 54
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1537 -y 207
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[12\] -fixed false -x 1085 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 1537 -y 238
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2\[15\] -fixed false -x 1056 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un44_ilasrawcounter -fixed false -x 2296 -y 351
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[4\] -fixed false -x 989 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_26_i_a4_0 -fixed false -x 2262 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 945 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[24\] -fixed false -x 981 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 2303 -y 360
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNINAKE -fixed false -x 1991 -y 234
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[27\] -fixed false -x 2417 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1\[4\] -fixed false -x 1945 -y 283
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0\[2\] -fixed false -x 1971 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1\[11\] -fixed false -x 2348 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc5 -fixed false -x 2376 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 2433 -y 345
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[32\] -fixed false -x 1094 -y 111
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14 -fixed false -x 1257 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9\[7\] -fixed false -x 1908 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[4\] -fixed false -x 904 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20\[2\] -fixed false -x 1912 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12\[4\] -fixed false -x 2157 -y 277
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 967 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2\[9\] -fixed false -x 2325 -y 355
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[9\] -fixed false -x 1273 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0\[2\] -fixed false -x 1915 -y 270
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 1071 -y 118
set_location -inst_name Controler_0/Reset_Controler_0/state_reg\[4\] -fixed false -x 1212 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1\[0\] -fixed false -x 2140 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/REN_d1 -fixed false -x 2438 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 2294 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1\[5\] -fixed false -x 2189 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[17\] -fixed false -x 798 -y 70
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[2\] -fixed false -x 888 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3\[3\] -fixed false -x 2060 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[1\] -fixed false -x 2448 -y 333
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 1065 -y 88
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[0\] -fixed false -x 1304 -y 174
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[5\] -fixed false -x 986 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0\[2\] -fixed false -x 1993 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[13\] -fixed false -x 1096 -y 112
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_3\[2\] -fixed false -x 1256 -y 87
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[4\] -fixed false -x 1064 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7\[7\] -fixed false -x 1969 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter -fixed false -x 2321 -y 360
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[31\] -fixed false -x 1023 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_a4_0 -fixed false -x 2194 -y 273
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[7\] -fixed false -x 1288 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[6\] -fixed false -x 1039 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0\[6\] -fixed false -x 2168 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[4\] -fixed false -x 1889 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 2290 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_5_9_sn_m6_i_o4 -fixed false -x 2235 -y 270
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[2\] -fixed false -x 1194 -y 84
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[38\] -fixed false -x 1148 -y 81
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[7\] -fixed false -x 953 -y 126
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n2 -fixed false -x 964 -y 126
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[9\] -fixed false -x 997 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2\[0\] -fixed false -x 2193 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9\[6\] -fixed false -x 1884 -y 261
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1050 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0\[3\] -fixed false -x 2011 -y 282
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1\[22\] -fixed false -x 1183 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[23\] -fixed false -x 2424 -y 372
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 1041 -y 132
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9\[1\] -fixed false -x 1924 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9\[0\] -fixed false -x 1906 -y 270
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[19\] -fixed false -x 978 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_3_9_sn_m12_0_a2 -fixed false -x 2043 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 1122 -y 118
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[5\] -fixed false -x 1272 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0\[0\] -fixed false -x 2168 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 2341 -y 337
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO\[0\] -fixed false -x 885 -y 114
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 989 -y 118
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 1006 -y 85
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[34\] -fixed false -x 1149 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[12\] -fixed false -x 2413 -y 375
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[24\] -fixed false -x 2434 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9\[6\] -fixed false -x 2123 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1050 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.RD_Enable_Vector_i_0_a3\[3\] -fixed false -x 2086 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 2300 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9\[5\] -fixed false -x 2102 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1379 -y 247
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid_RNIRR6U -fixed false -x 2444 -y 342
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[15\] -fixed false -x 1211 -y 102
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[13\] -fixed false -x 1192 -y 91
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[24\] -fixed false -x 1249 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9\[2\] -fixed false -x 2022 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_26_i_0 -fixed false -x 2261 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2_RNO -fixed false -x 2418 -y 372
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 1032 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1\[0\] -fixed false -x 2149 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 873 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 977 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty -fixed false -x 2435 -y 352
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1\[2\] -fixed false -x 2172 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1089 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 836 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_22_1_sqmuxa_3_0_a2_RNIVLK81 -fixed false -x 2069 -y 276
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[56\] -fixed false -x 185 -y 261
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2 -fixed false -x 1383 -y 138
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1\[2\] -fixed false -x 2023 -y 273
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1475 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 2399 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence\[6\] -fixed false -x 2311 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15\[0\] -fixed false -x 2272 -y 271
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 1145 -y 115
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[6\] -fixed false -x 1169 -y 88
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 -fixed false -x 987 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[35\] -fixed false -x 969 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\] -fixed false -x 1171 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9\[0\] -fixed false -x 1976 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 2312 -y 331
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 1125 -y 82
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15 -fixed false -x 1585 -y 184
set_location -inst_name Controler_0/gpio_controler_0/un3_write_signal_1 -fixed false -x 1238 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[3\] -fixed false -x 1022 -y 79
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 -fixed false -x 1131 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_a2_0\[2\] -fixed false -x 2174 -y 300
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[15\] -fixed false -x 1094 -y 87
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2\[10\] -fixed false -x 1243 -y 87
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[9\] -fixed false -x 1177 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 1527 -y 244
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 1017 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26\[6\] -fixed false -x 1886 -y 271
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[11\] -fixed false -x 1088 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1\[3\] -fixed false -x 1914 -y 267
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 1373 -y 234
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 1070 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[10\] -fixed false -x 1135 -y 181
set_location -inst_name Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1 -fixed false -x 1747 -y 366
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 1207 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1\[3\] -fixed false -x 2183 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.ANB0 -fixed false -x 2055 -y 288
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[23\] -fixed false -x 1028 -y 108
set_location -inst_name Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0_DELAY -fixed false -x 2467 -y 4
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 859 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 2427 -y 364
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 1014 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o4_RNIOJPL1_0 -fixed false -x 2190 -y 273
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB1 -fixed false -x 1751 -y 314
set_location -inst_name Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_1 -fixed false -x 1132 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0\[3\] -fixed false -x 1966 -y 282
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_2\[4\] -fixed false -x 1151 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 2376 -y 352
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9\[2\] -fixed false -x 2242 -y 261
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1531 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 2394 -y 361
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 1201 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 2457 -y 337
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNI0QDA1 -fixed false -x 1053 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[21\] -fixed false -x 2292 -y 330
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 1467 -y 175
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[11\] -fixed false -x 1036 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 1587 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count\[1\] -fixed false -x 2426 -y 355
set_location -inst_name Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0 -fixed false -x 1331 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 2348 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[2\] -fixed false -x 2244 -y 330
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0dflt -fixed false -x 1168 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 1211 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 994 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 1222 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RE_d1 -fixed false -x 2413 -y 370
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg\[12\] -fixed false -x 1180 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9\[7\] -fixed false -x 2139 -y 268
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 1121 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_RNO -fixed false -x 2434 -y 351
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[28\] -fixed false -x 1056 -y 111
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX1\[0\] -fixed false -x 1351 -y 207
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1965 -y 238
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 981 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[10\] -fixed false -x 1929 -y 280
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 1011 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0\[2\] -fixed false -x 1915 -y 282
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1 -fixed false -x 1750 -y 366
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1126 -y 88
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 968 -y 103
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 864 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9\[1\] -fixed false -x 2009 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 893 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 2082 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9\[4\] -fixed false -x 2157 -y 276
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[10\] -fixed false -x 1239 -y 88
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[2\] -fixed false -x 1290 -y 97
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set -fixed false -x 1135 -y 82
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[15\] -fixed false -x 1261 -y 180
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[11\] -fixed false -x 1139 -y 81
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 -fixed false -x 1154 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[8\] -fixed false -x 793 -y 211
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1532 -y 210
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 2446 -y 328
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter\[4\] -fixed false -x 895 -y 118
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[9\] -fixed false -x 1253 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0\[2\] -fixed false -x 1931 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 2302 -y 364
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 1582 -y 244
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0\[0\] -fixed false -x 2445 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7\[5\] -fixed false -x 2198 -y 265
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1098 -y 127
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[34\] -fixed false -x 1089 -y 109
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[5\] -fixed false -x 1413 -y 127
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[22\] -fixed false -x 1084 -y 76
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RE_d1 -fixed false -x 1090 -y 73
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[14\] -fixed false -x 1144 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 1589 -y 208
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2 -fixed false -x 1381 -y 135
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 -fixed false -x 1080 -y 108
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/state\[1\] -fixed false -x 1261 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[0\] -fixed false -x 1150 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 916 -y 112
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_RNIGL9C\[5\] -fixed false -x 1171 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un14_read_enable_0_0_1.SUM_0_x2\[2\] -fixed false -x 1827 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 1548 -y 238
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[6\] -fixed false -x 2312 -y 247
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[1\] -fixed false -x 1215 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 1769 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2\[1\] -fixed false -x 2448 -y 369
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[7\] -fixed false -x 1016 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0\[2\] -fixed false -x 1917 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_27_9_sn_m6_e_0_a2 -fixed false -x 2031 -y 270
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 1510 -y 180
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 1532 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[25\] -fixed false -x 2326 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0\[2\] -fixed false -x 2174 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.3.OutputK_41_m\[3\] -fixed false -x 2326 -y 348
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 918 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 -fixed false -x 909 -y 105
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[31\] -fixed false -x 993 -y 124
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1 -fixed false -x 579 -y 366
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1\[0\] -fixed false -x 1072 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1\[2\] -fixed false -x 1949 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a3_1 -fixed false -x 2202 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7\[0\] -fixed false -x 2201 -y 265
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[1\] -fixed false -x 1333 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyilto6_0_a2 -fixed false -x 2408 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_AND2_FINE_LOCK_0 -fixed false -x 2332 -y 324
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[17\] -fixed false -x 269 -y 117
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[29\] -fixed false -x 923 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_6 -fixed false -x 2391 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22\[0\] -fixed false -x 2164 -y 265
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[3\] -fixed false -x 979 -y 117
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_0\[1\] -fixed false -x 1256 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIVHE61\[2\] -fixed false -x 2374 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_26_i_0 -fixed false -x 2071 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9s2 -fixed false -x 2042 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5\[3\] -fixed false -x 2250 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9\[6\] -fixed false -x 2024 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 1125 -y 88
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[13\] -fixed false -x 1204 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 -fixed false -x 998 -y 63
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_0_1_sqmuxa_0_a2_0 -fixed false -x 2227 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 1053 -y 88
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[3\] -fixed false -x 999 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 2382 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3\[3\] -fixed false -x 2367 -y 352
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[39\] -fixed false -x 1067 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_0_RNIGTNU3 -fixed false -x 2026 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 2344 -y 334
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[10\] -fixed false -x 1332 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 2411 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3\[4\] -fixed false -x 2244 -y 295
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 866 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[8\] -fixed false -x 997 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1\[5\] -fixed false -x 2157 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0\[0\] -fixed false -x 2004 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 2367 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 2393 -y 331
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[19\] -fixed false -x 1248 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1_RNIB1071_2\[3\] -fixed false -x 2189 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_Empty_Signal_GEN.3.un26_read_data_empty_signallto6_i_a3 -fixed false -x 2097 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 878 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 2394 -y 349
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 1508 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[30\] -fixed false -x 1414 -y 136
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 859 -y 55
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[3\] -fixed false -x 1092 -y 81
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[0\] -fixed false -x 1093 -y 63
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF -fixed false -x 904 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1531 -y 228
set_location -inst_name Controler_0/Reset_Controler_0/un1_write_signal_1_3 -fixed false -x 1229 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 2377 -y 331
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIT8O2\[0\] -fixed false -x 982 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1513 -y 226
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_R\[2\] -fixed false -x 2257 -y 295
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1\[2\] -fixed false -x 1996 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 864 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1780 -y 255
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 1104 -y 123
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[34\] -fixed false -x 1128 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[11\] -fixed false -x 875 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[24\] -fixed false -x 981 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[18\] -fixed false -x 1110 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 2386 -y 376
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r4_0_a2 -fixed false -x 1471 -y 213
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[9\] -fixed false -x 2240 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6\[1\] -fixed false -x 1903 -y 274
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO\[0\] -fixed false -x 853 -y 54
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 980 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 2451 -y 334
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 888 -y 82
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_RNI5E7S\[0\] -fixed false -x 1149 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count_RNO\[0\] -fixed false -x 2438 -y 354
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[14\] -fixed false -x 1099 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3\[2\] -fixed false -x 2011 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1\[3\] -fixed false -x 1940 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 1094 -y 73
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[13\] -fixed false -x 1346 -y 193
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[8\] -fixed false -x 1186 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[3\] -fixed false -x 2276 -y 369
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[14\] -fixed false -x 1394 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_m0\[6\] -fixed false -x 2365 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.SUM_0_x3\[0\] -fixed false -x 2216 -y 282
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[35\] -fixed false -x 1074 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 1773 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 2350 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2\[3\] -fixed false -x 2095 -y 271
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[17\] -fixed false -x 1449 -y 141
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[8\] -fixed false -x 1109 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 884 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 2438 -y 337
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[16\] -fixed false -x 1107 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg\[5\] -fixed false -x 886 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[1\] -fixed false -x 2248 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 2430 -y 345
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1761 -y 220
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9 -fixed false -x 1781 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_20_i_a2 -fixed false -x 2267 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 1170 -y 82
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2 -fixed false -x 1347 -y 96
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[12\] -fixed false -x 1182 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 1928 -y 237
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[52\] -fixed false -x 1136 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 2347 -y 336
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[9\] -fixed false -x 981 -y 180
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[0\] -fixed false -x 896 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0\[4\] -fixed false -x 2018 -y 282
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[3\] -fixed false -x 891 -y 118
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[6\] -fixed false -x 1306 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a4_0_0 -fixed false -x 2195 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9\[4\] -fixed false -x 1937 -y 276
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[4\] -fixed false -x 1345 -y 174
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 987 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1016 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 2423 -y 343
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[4\] -fixed false -x 1926 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[26\] -fixed false -x 2416 -y 354
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 -fixed false -x 1081 -y 96
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 1055 -y 136
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[2\] -fixed false -x 1205 -y 90
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 920 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 2258 -y 363
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 916 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9\[5\] -fixed false -x 1914 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[20\] -fixed false -x 1059 -y 42
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 1110 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st\[0\] -fixed false -x 2365 -y 328
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[13\] -fixed false -x 931 -y 114
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[37\] -fixed false -x 1151 -y 82
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_0_a2 -fixed false -x 944 -y 90
set_location -inst_name Controler_0/gpio_controler_0/PULSE_MASK\[3\] -fixed false -x 1241 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1046 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 2427 -y 349
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[37\] -fixed false -x 1089 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 1005 -y 96
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[4\] -fixed false -x 1152 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1011 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9\[6\] -fixed false -x 2161 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st\[2\] -fixed false -x 2399 -y 328
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[18\] -fixed false -x 778 -y 70
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 984 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[18\] -fixed false -x 2318 -y 330
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 2251 -y 337
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 1111 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 2459 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.3.un28_input_k_array -fixed false -x 2137 -y 303
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r\[2\] -fixed false -x 2441 -y 328
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO -fixed false -x 1266 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 2381 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1\[5\] -fixed false -x 2219 -y 261
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1\[4\] -fixed false -x 1327 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[12\] -fixed false -x 986 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1422 -y 217
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[33\] -fixed false -x 1068 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 1772 -y 217
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0\[0\] -fixed false -x 1217 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.un1_rptr_fwft_cmb -fixed false -x 2396 -y 375
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[11\] -fixed false -x 1439 -y 142
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 2402 -y 370
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[6\] -fixed false -x 1338 -y 184
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[38\] -fixed false -x 914 -y 109
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse_d1 -fixed false -x 1051 -y 130
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 864 -y 55
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[19\] -fixed false -x 785 -y 70
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[10\] -fixed false -x 1422 -y 129
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg\[12\] -fixed false -x 986 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[10\] -fixed false -x 1135 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 2364 -y 376
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg\[1\] -fixed false -x 1006 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9\[4\] -fixed false -x 1985 -y 277
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 1483 -y 217
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[43\] -fixed false -x 1478 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1\[5\] -fixed false -x 2132 -y 264
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[19\] -fixed false -x 1340 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[12\] -fixed false -x 908 -y 91
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID_RNIAT661\[4\] -fixed false -x 1151 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_82_i_i -fixed false -x 2210 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 -fixed false -x 1093 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0\[1\] -fixed false -x 2260 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15\[6\] -fixed false -x 2007 -y 274
set_location -inst_name Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1 -fixed false -x 1164 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[36\] -fixed false -x 1087 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5\[1\] -fixed false -x 2359 -y 354
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[2\] -fixed false -x 910 -y 118
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 936 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 -fixed false -x 1181 -y 72
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 843 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 2450 -y 346
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/state\[1\] -fixed false -x 1159 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg\[4\] -fixed false -x 1001 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1312 -y 202
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 -fixed false -x 1185 -y 63
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[13\] -fixed false -x 1094 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4\[4\] -fixed false -x 1965 -y 277
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[26\] -fixed false -x 793 -y 69
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2_1\[12\] -fixed false -x 1212 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 1124 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 2235 -y 334
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[9\] -fixed false -x 1059 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 2384 -y 333
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[10\] -fixed false -x 843 -y 73
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[6\] -fixed false -x 1209 -y 100
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[14\] -fixed false -x 1201 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[39\] -fixed false -x 1129 -y 79
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_Z\[7\] -fixed false -x 1267 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1\[2\] -fixed false -x 1919 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_12_i_a4_0 -fixed false -x 2209 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[28\] -fixed false -x 1031 -y 115
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10 -fixed false -x 1780 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20\[3\] -fixed false -x 1922 -y 280
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[14\] -fixed false -x 1278 -y 79
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[25\] -fixed false -x 83 -y 117
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 1087 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 2449 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2\[2\] -fixed false -x 2258 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 1123 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[4\] -fixed false -x 2425 -y 345
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[7\] -fixed false -x 842 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1547 -y 198
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 1479 -y 217
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[2\] -fixed false -x 1340 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 2391 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 2391 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 2333 -y 330
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[6\] -fixed false -x 1638 -y 207
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[2\] -fixed false -x 959 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 1470 -y 210
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[23\] -fixed false -x 944 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9\[2\] -fixed false -x 2206 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0\[6\] -fixed false -x 2141 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2\[0\] -fixed false -x 2189 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/Q\[0\] -fixed false -x 2442 -y 360
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[20\] -fixed false -x 1020 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0\[3\] -fixed false -x 1946 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_DFN2 -fixed false -x 2384 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_RNILHPL1_0 -fixed false -x 2188 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 1556 -y 207
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[9\] -fixed false -x 917 -y 108
set_location -inst_name Controler_0/Reset_Controler_0/state_reg\[3\] -fixed false -x 1215 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[2\] -fixed false -x 1433 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 1478 -y 228
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 1471 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[1\] -fixed false -x 2408 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 2341 -y 334
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[9\] -fixed false -x 1114 -y 109
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2\[5\] -fixed false -x 1045 -y 135
set_location -inst_name Controler_0/gpio_controler_0/un8_write_signal_1 -fixed false -x 1229 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[4\] -fixed false -x 1031 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[17\] -fixed false -x 2451 -y 342
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1137 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 1207 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2\[7\] -fixed false -x 2236 -y 255
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa -fixed false -x 1420 -y 132
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[7\] -fixed false -x 1088 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61\[35\] -fixed false -x 982 -y 108
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[8\] -fixed false -x 877 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1\[2\] -fixed false -x 2246 -y 265
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 1184 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[12\] -fixed false -x 2319 -y 327
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[12\] -fixed false -x 1098 -y 88
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[2\] -fixed false -x 1386 -y 136
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 1086 -y 130
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 1106 -y 70
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[8\] -fixed false -x 1417 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0\[0\] -fixed false -x 2367 -y 354
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[23\] -fixed false -x 1176 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1\[1\] -fixed false -x 1897 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_28_1_sqmuxa_0_a4 -fixed false -x 2217 -y 270
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[16\] -fixed false -x 1094 -y 84
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[2\] -fixed false -x 1287 -y 91
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[11\] -fixed false -x 1170 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[29\] -fixed false -x 2320 -y 328
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2\[3\] -fixed false -x 941 -y 126
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[1\] -fixed false -x 1214 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[27\] -fixed false -x 1063 -y 82
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 1468 -y 180
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[35\] -fixed false -x 1059 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 1543 -y 198
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 -fixed false -x 1199 -y 69
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[39\] -fixed false -x 1515 -y 228
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[30\] -fixed false -x 2228 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1\[6\] -fixed false -x 2010 -y 267
set_location -inst_name Controler_0/gpio_controler_0/un23_read_signal -fixed false -x 1237 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 1084 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0\[0\] -fixed false -x 2150 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 2440 -y 337
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[31\] -fixed false -x 906 -y 99
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[21\] -fixed false -x 1080 -y 75
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_3\[8\] -fixed false -x 1255 -y 84
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[29\] -fixed false -x 989 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[28\] -fixed false -x 935 -y 117
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i -fixed false -x 1015 -y 81
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[27\] -fixed false -x 937 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[0\] -fixed false -x 2320 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1\[0\] -fixed false -x 2027 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27\[6\] -fixed false -x 1884 -y 262
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 1831 -y 262
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2 -fixed false -x 1260 -y 96
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[2\] -fixed false -x 1253 -y 82
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1102 -y 76
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[4\] -fixed false -x 1282 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm\[2\] -fixed false -x 2351 -y 322
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 1026 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[11\] -fixed false -x 1930 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[27\] -fixed false -x 2417 -y 355
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer\[1\] -fixed false -x 1180 -y 87
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 882 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9\[6\] -fixed false -x 2007 -y 276
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[18\] -fixed false -x 1313 -y 181
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 955 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 2433 -y 337
set_location -inst_name Controler_0/Command_Decoder_0/Not_Decode_Value -fixed false -x 1175 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7\[4\] -fixed false -x 2026 -y 280
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[21\] -fixed false -x 1015 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0\[5\] -fixed false -x 2020 -y 265
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_2\[13\] -fixed false -x 1159 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[16\] -fixed false -x 906 -y 114
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 876 -y 106
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[19\] -fixed false -x 1159 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1\[31\] -fixed false -x 985 -y 123
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2 -fixed false -x 1334 -y 96
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8 -fixed false -x 1779 -y 208
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 1586 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid_RNIV6S01 -fixed false -x 2265 -y 363
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1046 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[10\] -fixed false -x 1486 -y 181
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1085 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[32\] -fixed false -x 1097 -y 112
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[2\] -fixed false -x 1234 -y 166
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_2\[5\] -fixed false -x 1260 -y 81
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[1\] -fixed false -x 1435 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[13\] -fixed false -x 1413 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 1579 -y 246
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set_RNO -fixed false -x 947 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[5\] -fixed false -x 2233 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9\[4\] -fixed false -x 1985 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 988 -y 100
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17 -fixed false -x 1236 -y 75
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[8\] -fixed false -x 1756 -y 150
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[8\] -fixed false -x 2126 -y 303
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1555 -y 219
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3\[4\] -fixed false -x 1860 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1\[3\] -fixed false -x 2113 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 2381 -y 331
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 1101 -y 64
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[10\] -fixed false -x 1343 -y 193
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[7\] -fixed false -x 1189 -y 96
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[8\] -fixed false -x 1755 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1519 -y 238
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[11\] -fixed false -x 1191 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 1463 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a4_0 -fixed false -x 2201 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 830 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 1010 -y 124
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[12\] -fixed false -x 1297 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 2385 -y 346
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[36\] -fixed false -x 1163 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 2445 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9\[5\] -fixed false -x 1953 -y 273
set_location -inst_name Controler_0/ADI_SPI_0/un1_reset_n_inv_i_0 -fixed false -x 1191 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0\[0\] -fixed false -x 2145 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 997 -y 97
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 -fixed false -x 1056 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_13_1_sqmuxa_1_0_a2 -fixed false -x 2022 -y 264
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer\[2\] -fixed false -x 1179 -y 87
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[14\] -fixed false -x 1290 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9\[4\] -fixed false -x 1965 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1536 -y 208
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 -fixed false -x 1582 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[27\] -fixed false -x 2284 -y 324
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.0.un32_input_k_array_1 -fixed false -x 2131 -y 300
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[10\] -fixed false -x 1171 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 939 -y 118
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[11\] -fixed false -x 1061 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Reset_N_0_a2 -fixed false -x 1292 -y 168
set_location -inst_name Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT -fixed false -x 1200 -y 97
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[9\] -fixed false -x 1220 -y 105
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[2\] -fixed false -x 1482 -y 246
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 2414 -y 370
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4\[1\] -fixed false -x 989 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_0 -fixed false -x 2068 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[6\] -fixed false -x 907 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[15\] -fixed false -x 2138 -y 307
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_12_9_sn_m12_e_0_a3 -fixed false -x 2038 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[15\] -fixed false -x 1090 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 2357 -y 334
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 -fixed false -x 1231 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1815 -y 261
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 1783 -y 255
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 910 -y 91
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_RNI7G7S\[0\] -fixed false -x 1144 -y 96
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[6\] -fixed false -x 1219 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1457 -y 217
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[1\] -fixed false -x 1131 -y 103
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[1\] -fixed false -x 899 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 2424 -y 334
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 978 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 1062 -y 106
set_location -inst_name Controler_0/ADI_SPI_0/counter_3\[4\] -fixed false -x 1168 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1506 -y 228
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_2\[10\] -fixed false -x 1166 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[23\] -fixed false -x 1477 -y 136
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 1015 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 1096 -y 43
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9\[4\] -fixed false -x 1949 -y 276
set_location -inst_name Controler_0/gpio_controler_0/Outputs_1_sqmuxa_1_i -fixed false -x 1228 -y 87
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 925 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 2035 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/re_set -fixed false -x 2338 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[23\] -fixed false -x 2267 -y 337
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1538 -y 208
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[8\] -fixed false -x 841 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23\[6\] -fixed false -x 2266 -y 271
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[31\] -fixed false -x 1109 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_18_1_sqmuxa_1 -fixed false -x 2036 -y 288
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[8\] -fixed false -x 1509 -y 223
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9\[1\] -fixed false -x 1933 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 2329 -y 330
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[13\] -fixed false -x 1194 -y 100
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[22\] -fixed false -x 1140 -y 91
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[1\] -fixed false -x 1170 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/OutputData_2_2_sqmuxa -fixed false -x 2294 -y 351
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_2_9_sn_m12_3_i_a3 -fixed false -x 2187 -y 273
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[4\] -fixed false -x 1224 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 2220 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st -fixed false -x 2340 -y 322
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2\[12\] -fixed false -x 961 -y 111
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[7\] -fixed false -x 1339 -y 184
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[5\] -fixed false -x 1152 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0\[0\] -fixed false -x 2127 -y 276
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_Z\[2\] -fixed false -x 1236 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[5\] -fixed false -x 1664 -y 226
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_27_1_sqmuxa_1_0_a4 -fixed false -x 2212 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_2_i_0 -fixed false -x 2247 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[15\] -fixed false -x 908 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0/U0_RGB1 -fixed false -x 1750 -y 368
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 1215 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data\[1\] -fixed false -x 2039 -y 256
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[5\] -fixed false -x 1206 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0\[2\] -fixed false -x 2288 -y 270
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 -fixed false -x 1107 -y 81
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[16\] -fixed false -x 1349 -y 193
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 1685 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1\[2\] -fixed false -x 1992 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1\[2\] -fixed false -x 2200 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 2245 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[12\] -fixed false -x 2146 -y 306
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[21\] -fixed false -x 1088 -y 76
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 1035 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 1910 -y 238
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[11\] -fixed false -x 1412 -y 127
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[34\] -fixed false -x 1075 -y 78
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[29\] -fixed false -x 985 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[0\] -fixed false -x 2135 -y 301
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_ns\[2\] -fixed false -x 1147 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13\[4\] -fixed false -x 2262 -y 265
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[19\] -fixed false -x 1077 -y 84
set_location -inst_name I_2 -fixed false -x 1164 -y 162
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.0.un32_input_k_array_4 -fixed false -x 2126 -y 300
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 2390 -y 343
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 856 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 2297 -y 370
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 -fixed false -x 861 -y 90
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[26\] -fixed false -x 1136 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 1782 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_108_i_i -fixed false -x 2042 -y 279
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[10\] -fixed false -x 1920 -y 280
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 1209 -y 79
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[20\] -fixed false -x 1020 -y 174
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 1084 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIVBR51 -fixed false -x 1924 -y 237
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[11\] -fixed false -x 1248 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2\[6\] -fixed false -x 1912 -y 283
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1\[16\] -fixed false -x 2335 -y 333
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[2\] -fixed false -x 1135 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 2235 -y 331
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[0\] -fixed false -x 1229 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0\[6\] -fixed false -x 2090 -y 264
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[2\] -fixed false -x 1216 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 2272 -y 199
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[31\] -fixed false -x 926 -y 105
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[4\] -fixed false -x 1298 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[35\] -fixed false -x 1074 -y 87
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[13\] -fixed false -x 1296 -y 85
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[4\] -fixed false -x 1295 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 893 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[15\] -fixed false -x 1191 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/re_set_RNO -fixed false -x 2363 -y 327
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[28\] -fixed false -x 782 -y 70
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[29\] -fixed false -x 1075 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0\[7\] -fixed false -x 1962 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2\[3\] -fixed false -x 1141 -y 72
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[5\] -fixed false -x 1459 -y 136
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[16\] -fixed false -x 1037 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT\[0\] -fixed false -x 2065 -y 289
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 -fixed false -x 1992 -y 238
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[5\] -fixed false -x 1317 -y 175
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[3\] -fixed false -x 894 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync_RNI2OE21\[1\] -fixed false -x 2358 -y 321
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7\[1\] -fixed false -x 2202 -y 265
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNIPM6E -fixed false -x 2072 -y 216
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1527 -y 217
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[14\] -fixed false -x 911 -y 114
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[0\] -fixed false -x 1006 -y 82
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[8\] -fixed false -x 1754 -y 150
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[16\] -fixed false -x 915 -y 103
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 -fixed false -x 974 -y 84
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r9 -fixed false -x 1046 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 1586 -y 244
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9\[7\] -fixed false -x 1900 -y 273
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1488 -y 175
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 1190 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3\[6\] -fixed false -x 2007 -y 277
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1532 -y 223
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\] -fixed false -x 978 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 -fixed false -x 1007 -y 105
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[11\] -fixed false -x 891 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 860 -y 76
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[24\] -fixed false -x 1057 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1484 -y 207
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[13\] -fixed false -x 1405 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1\[3\] -fixed false -x 2021 -y 282
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 -fixed false -x 1559 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0\[1\] -fixed false -x 1971 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[6\] -fixed false -x 2314 -y 324
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[15\] -fixed false -x 1395 -y 129
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[33\] -fixed false -x 1061 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1549 -y 207
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[2\] -fixed false -x 1237 -y 214
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_8 -fixed false -x 898 -y 81
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[3\] -fixed false -x 948 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1\[2\] -fixed false -x 2249 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.1.un28_ilas_enablelto10 -fixed false -x 2279 -y 342
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 1466 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_7_1_sqmuxa_3_4 -fixed false -x 2058 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 -fixed false -x 1150 -y 78
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8\[15\] -fixed false -x 1230 -y 87
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[6\] -fixed false -x 1234 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9\[0\] -fixed false -x 2190 -y 261
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2\[9\] -fixed false -x 1231 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg\[12\] -fixed false -x 970 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[4\] -fixed false -x 1436 -y 129
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[23\] -fixed false -x 1101 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 1372 -y 234
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[36\] -fixed false -x 1110 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[1\] -fixed false -x 1870 -y 268
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[7\] -fixed false -x 1116 -y 87
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4\[2\] -fixed false -x 1264 -y 174
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 1034 -y 127
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 912 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 1022 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_1\[7\] -fixed false -x 2369 -y 354
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1308 -y 202
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 2350 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[3\] -fixed false -x 2291 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9\[2\] -fixed false -x 1999 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT\[6\] -fixed false -x 2107 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_5_1_sqmuxa_0_a2 -fixed false -x 2055 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[3\] -fixed false -x 941 -y 118
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[12\] -fixed false -x 1205 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[16\] -fixed false -x 1069 -y 114
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[5\] -fixed false -x 1292 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[2\] -fixed false -x 1667 -y 226
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 885 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_14_1_sqmuxa_0_a2 -fixed false -x 2156 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0\[1\] -fixed false -x 2121 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/Synchronizer_0/Chain\[0\] -fixed false -x 1260 -y 97
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 1086 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9\[4\] -fixed false -x 2139 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 2315 -y 361
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85\[0\] -fixed false -x 1247 -y 90
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[12\] -fixed false -x 1243 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9\[7\] -fixed false -x 1969 -y 273
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[7\] -fixed false -x 1326 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 1593 -y 208
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[8\] -fixed false -x 1283 -y 169
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5\[3\] -fixed false -x 2358 -y 354
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[28\] -fixed false -x 1349 -y 91
set_location -inst_name Communication_0/Communication_Controler_0/state_reg\[0\] -fixed false -x 1234 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[2\] -fixed false -x 888 -y 114
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 1057 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 2415 -y 337
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i -fixed false -x 1224 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[27\] -fixed false -x 2285 -y 325
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO\[2\] -fixed false -x 1153 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1471 -y 211
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0 -fixed false -x 1338 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[9\] -fixed false -x 2431 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un69_ilas_enablelto7_1 -fixed false -x 2399 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc4 -fixed false -x 2418 -y 348
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[10\] -fixed false -x 1005 -y 88
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[20\] -fixed false -x 1071 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5\[8\] -fixed false -x 2354 -y 354
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1055 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 1769 -y 217
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[25\] -fixed false -x 1054 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 2260 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0\[2\] -fixed false -x 2012 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_26_i_0_1 -fixed false -x 2056 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9s2 -fixed false -x 2224 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set -fixed false -x 901 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2\[0\] -fixed false -x 2256 -y 277
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[9\] -fixed false -x 1059 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1\[0\] -fixed false -x 1925 -y 273
set_location -inst_name Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i -fixed false -x 1227 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[7\] -fixed false -x 973 -y 127
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[27\] -fixed false -x 1074 -y 76
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1012 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1018 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 956 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[29\] -fixed false -x 1083 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[31\] -fixed false -x 2459 -y 346
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[23\] -fixed false -x 1101 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 1681 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1\[7\] -fixed false -x 1911 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3\[3\] -fixed false -x 2328 -y 361
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set -fixed false -x 1704 -y 220
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23\[6\] -fixed false -x 1892 -y 262
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[33\] -fixed false -x 1060 -y 112
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[17\] -fixed false -x 942 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 1168 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[0\] -fixed false -x 1890 -y 256
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Valid -fixed false -x 813 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0\[3\] -fixed false -x 2119 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82\[0\] -fixed false -x 1031 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st\[0\] -fixed false -x 2389 -y 328
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_3\[3\] -fixed false -x 1254 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[17\] -fixed false -x 975 -y 126
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[7\] -fixed false -x 1081 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0\[6\] -fixed false -x 1997 -y 276
set_location -inst_name Controler_0/Command_Decoder_0/counter\[11\] -fixed false -x 1103 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 1149 -y 115
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 1143 -y 115
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[8\] -fixed false -x 1234 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5\[9\] -fixed false -x 2362 -y 354
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[10\] -fixed false -x 1224 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 -fixed false -x 1087 -y 114
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[20\] -fixed false -x 1256 -y 181
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[37\] -fixed false -x 1141 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 1000 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_2_0_iv\[0\] -fixed false -x 2296 -y 348
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 1546 -y 243
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\] -fixed false -x 966 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 2382 -y 346
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[1\] -fixed false -x 1313 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 2406 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2\[9\] -fixed false -x 2301 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 2412 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5\[9\] -fixed false -x 2280 -y 345
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13 -fixed false -x 1045 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31\[3\] -fixed false -x 2198 -y 262
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 -fixed false -x 1130 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[0\] -fixed false -x 794 -y 211
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29\[2\] -fixed false -x 1986 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3\[2\] -fixed false -x 2009 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 2419 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc2 -fixed false -x 2414 -y 348
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[14\] -fixed false -x 1028 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1\[6\] -fixed false -x 2107 -y 264
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 1089 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 1072 -y 124
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2\[1\] -fixed false -x 1156 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2\[3\] -fixed false -x 2438 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9\[3\] -fixed false -x 2280 -y 270
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1041 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 2343 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1\[4\] -fixed false -x 2125 -y 255
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 845 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 2377 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[8\] -fixed false -x 2296 -y 328
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 1064 -y 133
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[8\] -fixed false -x 1154 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_13_i_0_0 -fixed false -x 2017 -y 270
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1362 -y 238
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 1233 -y 75
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1117 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 2330 -y 370
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1557 -y 220
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 1535 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI7SKH\[1\] -fixed false -x 2352 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[14\] -fixed false -x 2421 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[23\] -fixed false -x 2256 -y 295
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[9\] -fixed false -x 1007 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 -fixed false -x 2399 -y 363
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[14\] -fixed false -x 1452 -y 138
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[29\] -fixed false -x 1120 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_state_reg_5_0_a3 -fixed false -x 833 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11\[3\] -fixed false -x 2197 -y 262
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 1065 -y 136
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter_RNO\[0\] -fixed false -x 1240 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1542 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNI805 -fixed false -x 2348 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25\[1\] -fixed false -x 2264 -y 262
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[22\] -fixed false -x 1120 -y 90
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[12\] -fixed false -x 1261 -y 168
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[0\] -fixed false -x 1235 -y 181
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61\[27\] -fixed false -x 1071 -y 108
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[5\] -fixed false -x 969 -y 127
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[5\] -fixed false -x 870 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[11\] -fixed false -x 2190 -y 208
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 1220 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2\[11\] -fixed false -x 1077 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st\[4\] -fixed false -x 2369 -y 328
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[16\] -fixed false -x 1201 -y 175
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 956 -y 115
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[38\] -fixed false -x 1146 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIAH0R\[0\] -fixed false -x 2395 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19\[2\] -fixed false -x 2248 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0\[1\] -fixed false -x 2274 -y 295
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 2425 -y 364
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[6\] -fixed false -x 1330 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[2\] -fixed false -x 1194 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO -fixed false -x 1466 -y 213
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock -fixed false -x 965 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 2352 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data\[11\] -fixed false -x 2063 -y 268
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1826 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[2\] -fixed false -x 2365 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1\[1\] -fixed false -x 1835 -y 277
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[8\] -fixed false -x 1236 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9\[0\] -fixed false -x 2243 -y 261
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[8\] -fixed false -x 1200 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0\[3\] -fixed false -x 1923 -y 282
set_location -inst_name I_2_CLK_GATING_AND2 -fixed false -x 303 -y 3
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[31\] -fixed false -x 1063 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1\[5\] -fixed false -x 2093 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[23\] -fixed false -x 913 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1471 -y 210
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i -fixed false -x 1432 -y 144
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 2393 -y 346
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[20\] -fixed false -x 1040 -y 114
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1486 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0\[3\] -fixed false -x 2089 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1\[1\] -fixed false -x 1966 -y 264
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2\[20\] -fixed false -x 1185 -y 174
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[3\] -fixed false -x 1183 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1373 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7\[4\] -fixed false -x 2137 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 2378 -y 331
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1734 -y 217
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[8\] -fixed false -x 1081 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9s2 -fixed false -x 1940 -y 273
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[21\] -fixed false -x 1280 -y 15
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[3\] -fixed false -x 1140 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[30\] -fixed false -x 1072 -y 109
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 1085 -y 130
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r -fixed false -x 856 -y 106
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[3\] -fixed false -x 1149 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_fifo_count_1_0\[4\] -fixed false -x 2085 -y 288
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[10\] -fixed false -x 907 -y 118
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[24\] -fixed false -x 1346 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 2384 -y 346
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 863 -y 79
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[27\] -fixed false -x 1096 -y 70
set_location -inst_name Controler_0/gpio_controler_0/PULSE_MASK\[15\] -fixed false -x 1229 -y 88
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[12\] -fixed false -x 1069 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 2357 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0\[2\] -fixed false -x 2010 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3\[3\] -fixed false -x 2086 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9\[1\] -fixed false -x 1964 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[21\] -fixed false -x 937 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[6\] -fixed false -x 1225 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty -fixed false -x 2329 -y 331
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[11\] -fixed false -x 911 -y 91
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_comm\[2\] -fixed false -x 1153 -y 91
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 1045 -y 136
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[5\] -fixed false -x 914 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 1696 -y 228
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9\[3\] -fixed false -x 2156 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 905 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 1100 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1\[5\] -fixed false -x 1989 -y 261
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 1001 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[8\] -fixed false -x 1230 -y 76
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg\[12\] -fixed false -x 877 -y 115
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[26\] -fixed false -x 1006 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data\[0\] -fixed false -x 2075 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_7_1_sqmuxa_2_a2_0 -fixed false -x 2032 -y 282
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[17\] -fixed false -x 1449 -y 142
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[18\] -fixed false -x 1302 -y 88
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[11\] -fixed false -x 1224 -y 190
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_10_i_a4 -fixed false -x 2210 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 1778 -y 217
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[12\] -fixed false -x 1082 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1521 -y 238
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 2051 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 2313 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_4 -fixed false -x 2409 -y 351
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[56\] -fixed false -x 1348 -y 207
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[0\] -fixed false -x 963 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 2312 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0\[6\] -fixed false -x 1916 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence\[1\] -fixed false -x 2306 -y 355
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[14\] -fixed false -x 1396 -y 129
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[0\] -fixed false -x 870 -y 54
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNO\[7\] -fixed false -x 834 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[8\] -fixed false -x 2448 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 2320 -y 331
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[2\] -fixed false -x 1422 -y 135
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 2040 -y 217
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 1124 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 2060 -y 217
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[6\] -fixed false -x 1297 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[22\] -fixed false -x 1003 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[0\] -fixed false -x 1288 -y 172
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[4\] -fixed false -x 2311 -y 325
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1369 -y 228
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9\[2\] -fixed false -x 2108 -y 270
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_Z\[5\] -fixed false -x 1272 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[18\] -fixed false -x 2273 -y 295
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29\[4\] -fixed false -x 2243 -y 256
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[7\] -fixed false -x 991 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[4\] -fixed false -x 2018 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 2364 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 2384 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1\[6\] -fixed false -x 2242 -y 264
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_1\[5\] -fixed false -x 1272 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[22\] -fixed false -x 1104 -y 84
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_cnst_0\[9\] -fixed false -x 1307 -y 168
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 882 -y 84
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX0\[0\] -fixed false -x 1344 -y 198
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyilto6_0_a2 -fixed false -x 2388 -y 375
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 985 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1\[0\] -fixed false -x 1898 -y 270
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[10\] -fixed false -x 1165 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i -fixed false -x 1059 -y 114
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 -fixed false -x 1101 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 1912 -y 238
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1651 -y 223
set_location -inst_name Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6 -fixed false -x 1264 -y 81
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[25\] -fixed false -x 923 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2\[5\] -fixed false -x 1941 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1\[6\] -fixed false -x 2159 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2\[16\] -fixed false -x 968 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 2299 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9\[1\] -fixed false -x 1889 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1\[1\] -fixed false -x 2104 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[34\] -fixed false -x 971 -y 103
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3_fast\[1\] -fixed false -x 829 -y 72
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[33\] -fixed false -x 1062 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_K\[3\] -fixed false -x 2246 -y 295
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 2316 -y 328
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[11\] -fixed false -x 797 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1\[3\] -fixed false -x 2244 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/REN_d1_RNIO3EQ -fixed false -x 2240 -y 369
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[14\] -fixed false -x 1049 -y 115
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[26\] -fixed false -x 1027 -y 118
set_location -inst_name Controler_0/gpio_controler_0/PULSE_MASK\[8\] -fixed false -x 1238 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 842 -y 79
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[5\] -fixed false -x 1300 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter -fixed false -x 2282 -y 348
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36\[1\]_CLK_GATING_AND2 -fixed false -x 1775 -y 210
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[13\] -fixed false -x 1111 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 2382 -y 376
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 938 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[3\] -fixed false -x 2288 -y 324
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM\[1\] -fixed false -x 2041 -y 288
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[3\] -fixed false -x 1384 -y 138
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[25\] -fixed false -x 2412 -y 358
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer\[5\] -fixed false -x 1178 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0\[7\] -fixed false -x 1942 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 2317 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0\[0\] -fixed false -x 2179 -y 276
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_6\[3\] -fixed false -x 1342 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3\[2\] -fixed false -x 2366 -y 352
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[22\] -fixed false -x 1049 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 2437 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[6\] -fixed false -x 961 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count\[1\] -fixed false -x 2447 -y 370
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 1372 -y 201
set_location -inst_name Controler_0/ADI_SPI_0/sdio_cl -fixed false -x 1194 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 -fixed false -x 999 -y 63
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 1186 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4\[0\] -fixed false -x 1388 -y 138
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 2405 -y 355
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[15\] -fixed false -x 980 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 -fixed false -x 1581 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9\[0\] -fixed false -x 2019 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[4\] -fixed false -x 2350 -y 342
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[36\] -fixed false -x 1077 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[32\] -fixed false -x 970 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2\[1\] -fixed false -x 1953 -y 267
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect -fixed false -x 1489 -y 181
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[1\] -fixed false -x 1208 -y 102
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[14\] -fixed false -x 1284 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1\[0\] -fixed false -x 2023 -y 274
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[0\] -fixed false -x 1204 -y 90
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 1043 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[17\] -fixed false -x 1073 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1483 -y 213
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[8\] -fixed false -x 1108 -y 109
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[35\] -fixed false -x 1145 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[19\] -fixed false -x 1009 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3\[3\] -fixed false -x 1966 -y 283
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 853 -y 75
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[10\] -fixed false -x 1317 -y 88
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[0\] -fixed false -x 1089 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1542 -y 214
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27\[2\] -fixed false -x 1974 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_Empty_Signal_GEN.3.un26_read_data_empty_signallto6_i_a3 -fixed false -x 2084 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9\[2\] -fixed false -x 2000 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[4\] -fixed false -x 2395 -y 345
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 1544 -y 213
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1\[7\] -fixed false -x 1993 -y 283
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM\[0\] -fixed false -x 2062 -y 288
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[6\] -fixed false -x 1156 -y 100
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[22\] -fixed false -x 1180 -y 96
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[1\] -fixed false -x 1193 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[6\] -fixed false -x 1350 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 2434 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 2353 -y 342
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 1533 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st\[0\] -fixed false -x 2363 -y 322
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[7\] -fixed false -x 1219 -y 105
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[9\] -fixed false -x 1118 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[39\] -fixed false -x 920 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[2\] -fixed false -x 1898 -y 280
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[9\] -fixed false -x 1298 -y 168
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 -fixed false -x 1128 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_8_i_a4_0 -fixed false -x 2243 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9\[6\] -fixed false -x 2136 -y 270
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 2001 -y 238
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1347 -y 235
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 1830 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 2380 -y 349
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 1970 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1\[2\] -fixed false -x 2236 -y 264
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg\[3\] -fixed false -x 1151 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[11\] -fixed false -x 1285 -y 169
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[10\] -fixed false -x 1461 -y 142
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[27\] -fixed false -x 2457 -y 333
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 872 -y 72
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[12\] -fixed false -x 1195 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 981 -y 124
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[31\] -fixed false -x 1109 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9\[2\] -fixed false -x 2203 -y 264
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[13\] -fixed false -x 1211 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 2233 -y 337
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 -fixed false -x 1341 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1\[6\] -fixed false -x 2255 -y 298
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[25\] -fixed false -x 1048 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 2446 -y 346
set_location -inst_name Controler_0/gpio_controler_0/un11_read_signal_0 -fixed false -x 1217 -y 102
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[7\] -fixed false -x 1219 -y 184
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12 -fixed false -x 1774 -y 211
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[11\] -fixed false -x 1074 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 2360 -y 343
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[18\] -fixed false -x 1249 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0\[4\] -fixed false -x 2286 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer\[8\] -fixed false -x 2157 -y 292
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_2\[1\] -fixed false -x 1260 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_7_9_sn_m12_0_a2 -fixed false -x 2263 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 1039 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 2319 -y 316
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[2\] -fixed false -x 882 -y 117
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 974 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9\[4\] -fixed false -x 1916 -y 276
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[0\] -fixed false -x 1338 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 1052 -y 124
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[6\] -fixed false -x 1173 -y 72
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[0\] -fixed false -x 1155 -y 76
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[12\] -fixed false -x 1461 -y 138
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[29\] -fixed false -x 2124 -y 303
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_0 -fixed false -x 2197 -y 273
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[21\] -fixed false -x 1160 -y 105
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[34\] -fixed false -x 1079 -y 78
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[2\] -fixed false -x 1346 -y 181
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[7\] -fixed false -x 1290 -y 180
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[23\] -fixed false -x 1052 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1\[0\] -fixed false -x 1033 -y 90
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R -fixed false -x 1450 -y 135
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un6_read_enable_0_1.N_96_i_i -fixed false -x 2067 -y 255
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[10\] -fixed false -x 763 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[0\] -fixed false -x 2376 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 2430 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_7_1_sqmuxa_2_0_a4 -fixed false -x 2060 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1478 -y 211
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_2\[9\] -fixed false -x 1185 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 860 -y 55
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 2318 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9\[2\] -fixed false -x 2103 -y 270
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1578 -y 253
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[2\] -fixed false -x 1446 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 1521 -y 234
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[1\] -fixed false -x 892 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1\[3\] -fixed false -x 2356 -y 352
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a2 -fixed false -x 2200 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[28\] -fixed false -x 909 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1\[7\] -fixed false -x 2244 -y 298
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 989 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 1490 -y 175
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[38\] -fixed false -x 1101 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 2428 -y 334
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 879 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[1\] -fixed false -x 1863 -y 262
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[8\] -fixed false -x 979 -y 87
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer\[6\] -fixed false -x 1311 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[22\] -fixed false -x 2427 -y 337
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value\[3\] -fixed false -x 1009 -y 79
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[4\] -fixed false -x 1333 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3\[1\] -fixed false -x 2085 -y 268
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[27\] -fixed false -x 1349 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[8\] -fixed false -x 2051 -y 253
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 2418 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0\[1\] -fixed false -x 2200 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 999 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 1541 -y 244
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 2421 -y 373
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[4\] -fixed false -x 1168 -y 115
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[20\] -fixed false -x 1157 -y 106
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[8\] -fixed false -x 1292 -y 84
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv\[0\] -fixed false -x 1409 -y 138
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[6\] -fixed false -x 1260 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 2419 -y 370
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[12\] -fixed false -x 1233 -y 184
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 979 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 1098 -y 124
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61\[14\] -fixed false -x 1051 -y 114
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[22\] -fixed false -x 1142 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_0_1 -fixed false -x 2066 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17\[6\] -fixed false -x 2109 -y 265
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1483 -y 211
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0\[1\] -fixed false -x 2261 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[30\] -fixed false -x 963 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1765 -y 261
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[13\] -fixed false -x 1294 -y 169
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[28\] -fixed false -x 938 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 2407 -y 337
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 -fixed false -x 1006 -y 63
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[12\] -fixed false -x 1288 -y 103
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[9\] -fixed false -x 1291 -y 180
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[12\] -fixed false -x 1182 -y 102
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free -fixed false -x 1356 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 1364 -y 202
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[14\] -fixed false -x 1256 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0\[2\] -fixed false -x 2106 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[15\] -fixed false -x 2422 -y 364
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[3\] -fixed false -x 925 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 1402 -y 243
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1\[2\] -fixed false -x 1999 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[0\] -fixed false -x 916 -y 91
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[5\] -fixed false -x 1152 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9\[6\] -fixed false -x 1873 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 1755 -y 217
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 1799 -y 226
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[26\] -fixed false -x 1348 -y 100
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[20\] -fixed false -x 1153 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[14\] -fixed false -x 2138 -y 306
set_location -inst_name Communication_0/Communication_ANW_MUX_0/state_reg_RNO\[0\] -fixed false -x 1062 -y 99
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[57\] -fixed false -x 1705 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1\[6\] -fixed false -x 1903 -y 279
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[30\] -fixed false -x 1280 -y 165
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9\[4\] -fixed false -x 1901 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[1\] -fixed false -x 878 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2\[1\] -fixed false -x 2457 -y 369
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 1482 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_10_i_a4_1 -fixed false -x 2266 -y 273
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[12\] -fixed false -x 1407 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 2359 -y 364
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 1032 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 1765 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 2393 -y 361
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 907 -y 97
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[0\] -fixed false -x 1289 -y 97
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[9\] -fixed false -x 1138 -y 180
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[16\] -fixed false -x 763 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint -fixed false -x 1747 -y 367
set_location -inst_name Controler_0/ADI_SPI_0/counter\[8\] -fixed false -x 1172 -y 91
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[25\] -fixed false -x 1099 -y 75
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 1103 -y 73
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8\[10\] -fixed false -x 1239 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9\[2\] -fixed false -x 2151 -y 267
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 1765 -y 220
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[30\] -fixed false -x 1107 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 2391 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 2398 -y 331
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1487 -y 175
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 -fixed false -x 930 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 1540 -y 244
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIK9MH1\[4\] -fixed false -x 2427 -y 357
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[19\] -fixed false -x 1351 -y 184
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[13\] -fixed false -x 956 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[13\] -fixed false -x 1413 -y 130
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[1\] -fixed false -x 1286 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[5\] -fixed false -x 1662 -y 226
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0\[3\] -fixed false -x 2282 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_RNIV09H_0 -fixed false -x 2036 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 2437 -y 337
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[13\] -fixed false -x 1238 -y 73
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[19\] -fixed false -x 972 -y 117
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[4\] -fixed false -x 1172 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid_RNIRR6U -fixed false -x 2392 -y 375
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0\[5\] -fixed false -x 2147 -y 255
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[3\] -fixed false -x 1443 -y 142
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2\[0\] -fixed false -x 2458 -y 372
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 995 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[1\] -fixed false -x 2445 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_2_1_sqmuxa_1_0_a2 -fixed false -x 2210 -y 264
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[14\] -fixed false -x 1336 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1\[7\] -fixed false -x 1981 -y 264
set_location -inst_name Controler_0/gpio_controler_0/PULSE_MASK\[14\] -fixed false -x 1218 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 1050 -y 123
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[0\] -fixed false -x 1327 -y 234
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[7\] -fixed false -x 1275 -y 169
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[9\] -fixed false -x 2243 -y 334
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 933 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[25\] -fixed false -x 929 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1\[1\] -fixed false -x 2257 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18\[0\] -fixed false -x 2186 -y 256
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO\[11\] -fixed false -x 1183 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0\[2\] -fixed false -x 2186 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[8\] -fixed false -x 1073 -y 42
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[29\] -fixed false -x 1119 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1376 -y 228
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[6\] -fixed false -x 1131 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[5\] -fixed false -x 1297 -y 169
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[8\] -fixed false -x 1265 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1536 -y 214
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 1097 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2\[5\] -fixed false -x 2282 -y 352
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[11\] -fixed false -x 1456 -y 141
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[36\] -fixed false -x 1088 -y 63
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 974 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array_4 -fixed false -x 2149 -y 303
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[23\] -fixed false -x 1144 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 2366 -y 363
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[0\] -fixed false -x 888 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 1126 -y 124
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[10\] -fixed false -x 1165 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st\[3\] -fixed false -x 2392 -y 328
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[9\] -fixed false -x 1294 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 -fixed false -x 1177 -y 72
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1088 -y 70
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 841 -y 102
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer\[15\] -fixed false -x 1236 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3\[5\] -fixed false -x 2369 -y 352
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 872 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 856 -y 55
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0\[6\] -fixed false -x 1965 -y 280
set_location -inst_name Controler_0/gpio_controler_0/PULSE_MASK\[6\] -fixed false -x 1235 -y 88
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[3\] -fixed false -x 1242 -y 88
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[10\] -fixed false -x 1329 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_5 -fixed false -x 2320 -y 360
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[6\] -fixed false -x 1166 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[10\] -fixed false -x 1902 -y 256
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[4\] -fixed false -x 1297 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[15\] -fixed false -x 1110 -y 73
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[1\] -fixed false -x 1333 -y 184
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[24\] -fixed false -x 1131 -y 84
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[5\] -fixed false -x 1197 -y 109
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[5\] -fixed false -x 1112 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9\[2\] -fixed false -x 1995 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter\[1\] -fixed false -x 966 -y 127
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[29\] -fixed false -x 1066 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[14\] -fixed false -x 1063 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0\[7\] -fixed false -x 2123 -y 274
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2_0 -fixed false -x 1226 -y 78
set_location -inst_name Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2 -fixed false -x 1196 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[19\] -fixed false -x 1133 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[32\] -fixed false -x 1132 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1\[4\] -fixed false -x 1983 -y 267
set_location -inst_name Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2\[3\] -fixed false -x 1296 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 1130 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1\[2\] -fixed false -x 1961 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5\[0\] -fixed false -x 1947 -y 271
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[7\] -fixed false -x 1343 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1\[2\] -fixed false -x 2182 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1\[7\] -fixed false -x 2360 -y 352
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[0\] -fixed false -x 2252 -y 333
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[17\] -fixed false -x 1047 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9\[6\] -fixed false -x 2026 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 1469 -y 213
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9\[6\] -fixed false -x 2142 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 2245 -y 337
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[6\] -fixed false -x 1354 -y 181
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[22\] -fixed false -x 901 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2\[7\] -fixed false -x 1905 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2\[3\] -fixed false -x 1165 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[17\] -fixed false -x 2265 -y 295
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a2 -fixed false -x 2209 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 -fixed false -x 2408 -y 351
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1\[3\] -fixed false -x 2008 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM\[1\] -fixed false -x 2217 -y 282
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61\[12\] -fixed false -x 1071 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 -fixed false -x 982 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 2067 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array -fixed false -x 2145 -y 306
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 1141 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[24\] -fixed false -x 2253 -y 295
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 2399 -y 336
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[1\] -fixed false -x 1161 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9\[7\] -fixed false -x 1963 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2\[2\] -fixed false -x 2441 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 2409 -y 364
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[0\] -fixed false -x 806 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 1781 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1\[1\] -fixed false -x 2006 -y 265
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[3\] -fixed false -x 977 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0\[1\] -fixed false -x 1977 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 1118 -y 123
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1109 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.1.un20_input_k_array_2 -fixed false -x 2143 -y 306
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[32\] -fixed false -x 1087 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9\[3\] -fixed false -x 2114 -y 273
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO -fixed false -x 1269 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9\[7\] -fixed false -x 1997 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1\[4\] -fixed false -x 2136 -y 264
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_RNO\[14\] -fixed false -x 1277 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0\[2\] -fixed false -x 2196 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1\[5\] -fixed false -x 2095 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 2389 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un6_read_enable_0_1.SUM_0\[4\] -fixed false -x 2061 -y 255
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[5\] -fixed false -x 1029 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[3\] -fixed false -x 2421 -y 333
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 951 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 2313 -y 373
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[25\] -fixed false -x 978 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[0\] -fixed false -x 2244 -y 333
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1089 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_A\[2\] -fixed false -x 2263 -y 295
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un14_read_enable_0_0_1.SUM_0_x2\[2\] -fixed false -x 2069 -y 255
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[2\] -fixed false -x 1401 -y 138
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[5\] -fixed false -x 1171 -y 114
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[33\] -fixed false -x 1075 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[1\] -fixed false -x 1863 -y 268
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 892 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 -fixed false -x 1177 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM\[1\] -fixed false -x 2218 -y 282
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 1092 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 1978 -y 237
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 1582 -y 246
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[28\] -fixed false -x 2386 -y 360
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 862 -y 55
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5\[4\] -fixed false -x 1949 -y 277
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[30\] -fixed false -x 1243 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2\[3\] -fixed false -x 2250 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 2370 -y 373
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set -fixed false -x 952 -y 106
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 1083 -y 43
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[4\] -fixed false -x 962 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6 -fixed false -x 2375 -y 345
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[2\] -fixed false -x 1401 -y 139
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count\[0\] -fixed false -x 2452 -y 364
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 1080 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2\[7\] -fixed false -x 1988 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite_RNO\[1\] -fixed false -x 2143 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9\[3\] -fixed false -x 2210 -y 267
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[4\] -fixed false -x 1336 -y 184
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[42\] -fixed false -x 2262 -y 69
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[11\] -fixed false -x 973 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter_5 -fixed false -x 2327 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1\[1\] -fixed false -x 2437 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_i_0_i\[3\] -fixed false -x 2180 -y 300
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 1042 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1\[3\] -fixed false -x 1994 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[1\] -fixed false -x 2449 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0\[3\] -fixed false -x 2140 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3\[1\] -fixed false -x 2365 -y 352
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[17\] -fixed false -x 945 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0\[1\] -fixed false -x 2008 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1576 -y 253
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[1\] -fixed false -x 1511 -y 214
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[22\] -fixed false -x 2431 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 2424 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9\[3\] -fixed false -x 2139 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[34\] -fixed false -x 1099 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 2442 -y 337
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 1820 -y 262
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1779 -y 256
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 932 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1548 -y 220
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9\[4\] -fixed false -x 2128 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_0\[0\] -fixed false -x 2056 -y 280
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[10\] -fixed false -x 1114 -y 115
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 1204 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9\[3\] -fixed false -x 2093 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 937 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 2280 -y 199
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1\[5\] -fixed false -x 2132 -y 261
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 1046 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 2359 -y 345
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 884 -y 73
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[3\] -fixed false -x 1416 -y 138
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 887 -y 85
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[5\] -fixed false -x 1096 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 2246 -y 331
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[10\] -fixed false -x 1030 -y 108
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2\[10\] -fixed false -x 1070 -y 126
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[13\] -fixed false -x 1204 -y 106
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 880 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 942 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0\[5\] -fixed false -x 1917 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2\[25\] -fixed false -x 1076 -y 108
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[20\] -fixed false -x 938 -y 90
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 909 -y 97
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[10\] -fixed false -x 1161 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 2445 -y 346
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[11\] -fixed false -x 900 -y 91
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[4\] -fixed false -x 1156 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14\[1\] -fixed false -x 1938 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0\[4\] -fixed false -x 2112 -y 255
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[5\] -fixed false -x 1309 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9\[0\] -fixed false -x 2177 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 2380 -y 337
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[9\] -fixed false -x 1130 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 -fixed false -x 1018 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_26_1_sqmuxa_2_0_a4 -fixed false -x 2208 -y 264
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[17\] -fixed false -x 1254 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_4_9_sn_m6_4 -fixed false -x 2041 -y 276
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[2\] -fixed false -x 1238 -y 181
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u -fixed false -x 1261 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1118 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\] -fixed false -x 973 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1\[2\] -fixed false -x 1910 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0\[0\] -fixed false -x 2285 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1\[2\] -fixed false -x 2202 -y 255
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 1202 -y 70
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 1147 -y 115
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[2\] -fixed false -x 1211 -y 90
set_location -inst_name Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2\[2\] -fixed false -x 1303 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[24\] -fixed false -x 1408 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0\[0\] -fixed false -x 2284 -y 349
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[30\] -fixed false -x 949 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[3\] -fixed false -x 2420 -y 375
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9\[5\] -fixed false -x 2242 -y 268
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[3\] -fixed false -x 760 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_20_i_0_0 -fixed false -x 2221 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_OR2 -fixed false -x 2365 -y 324
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1\[4\] -fixed false -x 1214 -y 108
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 -fixed false -x 1007 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 2225 -y 331
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1512 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st -fixed false -x 2330 -y 325
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[9\] -fixed false -x 1164 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1\[6\] -fixed false -x 2273 -y 267
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[37\] -fixed false -x 1387 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3\[7\] -fixed false -x 2332 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 2406 -y 370
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 1521 -y 225
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 2420 -y 342
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[17\] -fixed false -x 1339 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[14\] -fixed false -x 768 -y 69
set_location -inst_name Communication_0/UART_Protocol_1/INV_0 -fixed false -x 883 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9\[2\] -fixed false -x 2005 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 2418 -y 369
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 1021 -y 85
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2\[2\] -fixed false -x 1220 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[9\] -fixed false -x 1113 -y 109
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 1136 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 2391 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 2416 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 2247 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a3_0_0 -fixed false -x 2450 -y 351
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1812 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9\[1\] -fixed false -x 1948 -y 267
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1375 -y 247
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 1379 -y 202
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[3\] -fixed false -x 2254 -y 331
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[10\] -fixed false -x 1685 -y 118
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[10\] -fixed false -x 1200 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9\[7\] -fixed false -x 2120 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg\[8\] -fixed false -x 989 -y 76
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 1052 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 1464 -y 213
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv\[7\] -fixed false -x 1263 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1\[4\] -fixed false -x 2004 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0\[1\] -fixed false -x 1935 -y 271
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 881 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[27\] -fixed false -x 1071 -y 109
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[33\] -fixed false -x 1062 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[7\] -fixed false -x 1883 -y 244
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16\[3\] -fixed false -x 1939 -y 280
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[36\] -fixed false -x 1153 -y 82
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[0\] -fixed false -x 1269 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 1960 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2\[2\] -fixed false -x 1923 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2\[10\] -fixed false -x 966 -y 111
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3\[0\] -fixed false -x 1154 -y 108
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[0\] -fixed false -x 1130 -y 103
set_location -inst_name Controler_0/ADI_SPI_0/counter_3\[0\] -fixed false -x 1167 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 2386 -y 337
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[25\] -fixed false -x 1051 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 -fixed false -x 1052 -y 78
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[0\] -fixed false -x 1179 -y 64
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 932 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[7\] -fixed false -x 973 -y 126
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[16\] -fixed false -x 1338 -y 100
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[3\] -fixed false -x 1294 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last\[0\] -fixed false -x 2444 -y 355
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[32\] -fixed false -x 1101 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[6\] -fixed false -x 912 -y 85
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[23\] -fixed false -x 1404 -y 133
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 1106 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2\[4\] -fixed false -x 2228 -y 261
set_location -inst_name Communication_0/Communication_ANW_MUX_0/Communication_vote_vector\[1\] -fixed false -x 1078 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[32\] -fixed false -x 1089 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 1814 -y 261
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[26\] -fixed false -x 1108 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20\[1\] -fixed false -x 1925 -y 280
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 887 -y 91
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[0\] -fixed false -x 1164 -y 115
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 969 -y 91
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_5\[2\] -fixed false -x 1236 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1\[4\] -fixed false -x 2122 -y 273
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[8\] -fixed false -x 1271 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0\[5\] -fixed false -x 2105 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 2399 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9\[5\] -fixed false -x 2131 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 2043 -y 217
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 852 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a4_1 -fixed false -x 2029 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_RNIVR1L1 -fixed false -x 2378 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[7\] -fixed false -x 2254 -y 334
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1\[2\] -fixed false -x 1335 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1014 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 1701 -y 228
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 1703 -y 228
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 1196 -y 76
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 919 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14\[2\] -fixed false -x 1914 -y 280
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[18\] -fixed false -x 738 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count\[0\] -fixed false -x 2458 -y 370
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[12\] -fixed false -x 1203 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_0_i_o4_RNIOJPL1 -fixed false -x 2186 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY -fixed false -x 1007 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/REN_d1_RNIKP701 -fixed false -x 2441 -y 342
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 1392 -y 244
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1549 -y 219
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[9\] -fixed false -x 1286 -y 166
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2\[1\] -fixed false -x 1077 -y 129
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[3\] -fixed false -x 1447 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 1766 -y 217
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 -fixed false -x 991 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1\[4\] -fixed false -x 1958 -y 279
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[11\] -fixed false -x 1179 -y 109
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1094 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 1477 -y 228
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[7\] -fixed false -x 2323 -y 324
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_14_1_sqmuxa_0_a2 -fixed false -x 2024 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_8_i_a4_0 -fixed false -x 2032 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2\[1\] -fixed false -x 1863 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[25\] -fixed false -x 2128 -y 304
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2\[27\] -fixed false -x 971 -y 108
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[7\] -fixed false -x 1107 -y 109
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[15\] -fixed false -x 1144 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18\[5\] -fixed false -x 1895 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 2322 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 2405 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[3\] -fixed false -x 2269 -y 295
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 956 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[5\] -fixed false -x 992 -y 84
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0\[2\] -fixed false -x 1138 -y 105
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[7\] -fixed false -x 1264 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 1210 -y 70
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO -fixed false -x 1474 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[27\] -fixed false -x 2286 -y 324
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[9\] -fixed false -x 1069 -y 81
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 1008 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11\[1\] -fixed false -x 1960 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_0 -fixed false -x 2182 -y 267
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1088 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[2\] -fixed false -x 2306 -y 330
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[28\] -fixed false -x 782 -y 69
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set -fixed false -x 1025 -y 115
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_RNO\[4\] -fixed false -x 1153 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1\[0\] -fixed false -x 2021 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite_RNO\[0\] -fixed false -x 2226 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9\[0\] -fixed false -x 1972 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data\[5\] -fixed false -x 1928 -y 256
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[32\] -fixed false -x 1134 -y 90
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[43\] -fixed false -x 1907 -y 36
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 2348 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[3\] -fixed false -x 2406 -y 375
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2\[6\] -fixed false -x 2262 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1\[7\] -fixed false -x 1956 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 864 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 2247 -y 336
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 985 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7\[5\] -fixed false -x 1994 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_29_1_sqmuxa_3_a4_0_o3_0 -fixed false -x 2027 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5\[4\] -fixed false -x 2364 -y 324
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[7\] -fixed false -x 1127 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 2390 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14\[4\] -fixed false -x 2142 -y 256
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1355 -y 235
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 1099 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[2\] -fixed false -x 1440 -y 133
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 1194 -y 79
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[5\] -fixed false -x 1224 -y 181
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i -fixed false -x 1340 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[13\] -fixed false -x 1459 -y 138
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[4\] -fixed false -x 2017 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_0_0 -fixed false -x 2067 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9\[6\] -fixed false -x 2121 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61\[27\] -fixed false -x 970 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2\[6\] -fixed false -x 1885 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_18_0_sqmuxa_1 -fixed false -x 2041 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.0.OutputK_23_m\[0\] -fixed false -x 2309 -y 348
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 1022 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[13\] -fixed false -x 899 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2\[19\] -fixed false -x 983 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2\[4\] -fixed false -x 1985 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 2324 -y 328
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1372 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 2379 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12\[2\] -fixed false -x 2151 -y 277
set_location -inst_name Controler_0/gpio_controler_0/un44_write_signal_0 -fixed false -x 1236 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st_RNO -fixed false -x 2330 -y 324
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r -fixed false -x 1070 -y 133
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 881 -y 103
set_location -inst_name Controler_0/ADI_SPI_0/op_eq.divider_enable37 -fixed false -x 1173 -y 90
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[2\] -fixed false -x 1196 -y 85
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[6\] -fixed false -x 1342 -y 181
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[1\] -fixed false -x 944 -y 124
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[13\] -fixed false -x 1089 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9\[1\] -fixed false -x 2154 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 2246 -y 364
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 898 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[27\] -fixed false -x 2455 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 2312 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync\[0\] -fixed false -x 2333 -y 325
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[9\] -fixed false -x 850 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 -fixed false -x 1044 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0\[7\] -fixed false -x 2368 -y 354
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[20\] -fixed false -x 1024 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNI1H851\[1\] -fixed false -x 2426 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[10\] -fixed false -x 2413 -y 363
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX1\[0\] -fixed false -x 1355 -y 207
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1526 -y 228
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2\[36\] -fixed false -x 1074 -y 78
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO -fixed false -x 1070 -y 132
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 -fixed false -x 1046 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1645 -y 222
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[16\] -fixed false -x 1260 -y 180
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[8\] -fixed false -x 1070 -y 112
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_4dflt -fixed false -x 1152 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 2299 -y 328
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[13\] -fixed false -x 1278 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1\[5\] -fixed false -x 2306 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[11\] -fixed false -x 2294 -y 330
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 2424 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_5 -fixed false -x 2353 -y 354
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[9\] -fixed false -x 2100 -y 250
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[16\] -fixed false -x 1047 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 1051 -y 123
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 1113 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_a2\[1\] -fixed false -x 2182 -y 300
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1\[5\] -fixed false -x 2002 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 2343 -y 343
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO -fixed false -x 1271 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1514 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9s2 -fixed false -x 2025 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0\[2\] -fixed false -x 2248 -y 267
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[30\] -fixed false -x 1074 -y 109
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[13\] -fixed false -x 1256 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[23\] -fixed false -x 2396 -y 342
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[3\] -fixed false -x 1406 -y 138
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 1028 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_2\[1\] -fixed false -x 2061 -y 289
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_19_1_sqmuxa_2 -fixed false -x 2174 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[18\] -fixed false -x 1112 -y 75
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[10\] -fixed false -x 1095 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1422 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[4\] -fixed false -x 2439 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM\[0\] -fixed false -x 2208 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count\[5\] -fixed false -x 2442 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv_0\[6\] -fixed false -x 2377 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[28\] -fixed false -x 2132 -y 303
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9\[7\] -fixed false -x 2139 -y 267
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_8dflt -fixed false -x 1160 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 895 -y 106
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[4\] -fixed false -x 1326 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[0\] -fixed false -x 949 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 -fixed false -x 1452 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0\[5\] -fixed false -x 2205 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_20_1_sqmuxa_2_0_a2 -fixed false -x 2231 -y 267
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[7\] -fixed false -x 1197 -y 97
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[5\] -fixed false -x 1177 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 2334 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[10\] -fixed false -x 2413 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_2_i_0 -fixed false -x 2036 -y 270
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_6\[4\] -fixed false -x 1328 -y 102
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_err -fixed false -x 1152 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv_0_RNIAIHG\[5\] -fixed false -x 2318 -y 360
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[10\] -fixed false -x 1138 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[14\] -fixed false -x 1394 -y 130
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[24\] -fixed false -x 1020 -y 61
set_location -inst_name Controler_0/ADI_SPI_0/assert_data -fixed false -x 1189 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0\[2\] -fixed false -x 2130 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 906 -y 97
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[5\] -fixed false -x 1292 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 2296 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6_4 -fixed false -x 2361 -y 336
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[8\] -fixed false -x 1068 -y 63
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2\[5\] -fixed false -x 1244 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed -fixed false -x 1177 -y 64
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26\[4\] -fixed false -x 1894 -y 271
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2\[30\] -fixed false -x 1075 -y 108
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO -fixed false -x 1269 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_3_0_iv_0\[6\] -fixed false -x 2321 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0\[5\] -fixed false -x 2204 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_indicator.fifo_write_9_1 -fixed false -x 1182 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[33\] -fixed false -x 1071 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array_4 -fixed false -x 2256 -y 297
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[2\] -fixed false -x 1288 -y 175
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[12\] -fixed false -x 1258 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1\[2\] -fixed false -x 2286 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 919 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 1587 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o4_RNIUG7D1_1 -fixed false -x 2042 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[38\] -fixed false -x 1100 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence\[0\] -fixed false -x 2305 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 2384 -y 375
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 1464 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5\[7\] -fixed false -x 2275 -y 268
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 990 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 840 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[16\] -fixed false -x 1100 -y 85
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[7\] -fixed false -x 1380 -y 135
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1\[3\] -fixed false -x 2340 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 942 -y 117
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 875 -y 55
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[10\] -fixed false -x 937 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2\[1\] -fixed false -x 879 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 1046 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[10\] -fixed false -x 1042 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5\[6\] -fixed false -x 1954 -y 271
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[2\] -fixed false -x 1257 -y 174
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r4 -fixed false -x 1047 -y 129
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[13\] -fixed false -x 991 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0\[6\] -fixed false -x 2004 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17\[5\] -fixed false -x 2102 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1\[0\] -fixed false -x 2014 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 2455 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2\[7\] -fixed false -x 2112 -y 277
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 839 -y 76
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer\[4\] -fixed false -x 1177 -y 87
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[13\] -fixed false -x 877 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[10\] -fixed false -x 1200 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1\[5\] -fixed false -x 1992 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 2369 -y 370
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0 -fixed false -x 1142 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1370 -y 228
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1\[4\] -fixed false -x 2247 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1519 -y 237
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[54\] -fixed false -x 1349 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_15_i_a4_1 -fixed false -x 2245 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 882 -y 109
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[3\] -fixed false -x 1287 -y 169
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 2341 -y 364
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[14\] -fixed false -x 1143 -y 106
set_location -inst_name Communication_0/Communication_Controler_0/state_reg\[1\] -fixed false -x 1227 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[22\] -fixed false -x 1233 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 1056 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17\[5\] -fixed false -x 2001 -y 268
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[1\] -fixed false -x 1001 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a2_RNINEQQ -fixed false -x 2029 -y 270
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 1361 -y 202
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[1\] -fixed false -x 769 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2\[2\] -fixed false -x 2185 -y 265
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set -fixed false -x 1583 -y 208
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[10\] -fixed false -x 1896 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 2350 -y 346
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 -fixed false -x 981 -y 105
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[25\] -fixed false -x 1073 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 2400 -y 364
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[0\] -fixed false -x 1143 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[7\] -fixed false -x 980 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[7\] -fixed false -x 2146 -y 300
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 1021 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1011 -y 97
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[11\] -fixed false -x 1070 -y 127
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO -fixed false -x 1066 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m6_e_0_a4_0_a3 -fixed false -x 2241 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[15\] -fixed false -x 2451 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1\[0\] -fixed false -x 2353 -y 352
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2\[8\] -fixed false -x 1236 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1441 -y 208
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 1476 -y 213
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_2_0_iv_RNO\[7\] -fixed false -x 2293 -y 351
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[28\] -fixed false -x 1234 -y 91
set_location -inst_name Communication_0/Communication_Switch_0/DEST_2_Fifo_Empty -fixed false -x 1023 -y 105
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 957 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 1366 -y 238
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[14\] -fixed false -x 1227 -y 190
set_location -inst_name Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z\[5\] -fixed false -x 1057 -y 115
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/busy -fixed false -x 1140 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r\[0\] -fixed false -x 2442 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/fwft_Q_r\[2\] -fixed false -x 2444 -y 334
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[7\] -fixed false -x 1316 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[10\] -fixed false -x 1004 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 -fixed false -x 1794 -y 252
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n4 -fixed false -x 970 -y 126
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 972 -y 103
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[28\] -fixed false -x 1111 -y 97
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1081 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns\[13\] -fixed false -x 1182 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[18\] -fixed false -x 2419 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 2380 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_RNO\[4\] -fixed false -x 2282 -y 300
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[1\] -fixed false -x 1044 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1532 -y 234
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 -fixed false -x 2071 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2\[4\] -fixed false -x 2142 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[8\] -fixed false -x 1463 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_28_0_sqmuxa_0 -fixed false -x 2025 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i\[0\] -fixed false -x 2454 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[0\] -fixed false -x 2436 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_7_i_a4_0_0 -fixed false -x 2055 -y 282
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[1\] -fixed false -x 1132 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP5L41 -fixed false -x 2044 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_RNO -fixed false -x 2393 -y 345
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[18\] -fixed false -x 1399 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 2374 -y 346
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 912 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[5\] -fixed false -x 2141 -y 301
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[2\] -fixed false -x 1297 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0\[1\] -fixed false -x 2152 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[26\] -fixed false -x 2416 -y 355
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 1729 -y 216
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 860 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[8\] -fixed false -x 849 -y 109
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[17\] -fixed false -x 1200 -y 175
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[12\] -fixed false -x 889 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0\[4\] -fixed false -x 2226 -y 264
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[9\] -fixed false -x 1190 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/re_set -fixed false -x 2259 -y 337
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 1190 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_3_0_iv_RNO\[7\] -fixed false -x 2325 -y 348
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[10\] -fixed false -x 1251 -y 97
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[9\] -fixed false -x 897 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[29\] -fixed false -x 956 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[8\] -fixed false -x 2429 -y 361
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[8\] -fixed false -x 1270 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[11\] -fixed false -x 1043 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_A\[3\] -fixed false -x 2255 -y 295
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 2404 -y 370
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 -fixed false -x 1067 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[29\] -fixed false -x 2426 -y 336
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_5_1_1\[0\] -fixed false -x 1244 -y 99
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 -fixed false -x 1124 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 891 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/lckfrc_st -fixed false -x 2379 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[18\] -fixed false -x 2417 -y 364
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[33\] -fixed false -x 1070 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO\[7\] -fixed false -x 971 -y 84
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[24\] -fixed false -x 1113 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[3\] -fixed false -x 1914 -y 253
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/OutputK_iv\[2\] -fixed false -x 2297 -y 348
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 1112 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 1190 -y 78
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 -fixed false -x 1069 -y 117
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 1038 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[16\] -fixed false -x 1361 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[9\] -fixed false -x 2416 -y 358
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i_1 -fixed false -x 1437 -y 144
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[37\] -fixed false -x 1081 -y 112
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1099 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 -fixed false -x 1092 -y 111
set_location -inst_name Controler_0/ADI_SPI_1/state_reg\[4\] -fixed false -x 1347 -y 97
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 928 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_10_i_0 -fixed false -x 2222 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11\[0\] -fixed false -x 2009 -y 268
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1548 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 2240 -y 334
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i -fixed false -x 1474 -y 153
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2\[3\] -fixed false -x 896 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1555 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9\[1\] -fixed false -x 2160 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9\[3\] -fixed false -x 2257 -y 264
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[10\] -fixed false -x 1400 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 2426 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24\[0\] -fixed false -x 1927 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 2252 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_12_i_0_0 -fixed false -x 2029 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0\[3\] -fixed false -x 2185 -y 264
set_location -inst_name Controler_0/ADI_SPI_1/sdio_1_RNO -fixed false -x 1322 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[3\] -fixed false -x 1434 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22\[3\] -fixed false -x 1926 -y 283
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[24\] -fixed false -x 2242 -y 331
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[9\] -fixed false -x 1408 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 -fixed false -x 2340 -y 324
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[24\] -fixed false -x 1049 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[0\] -fixed false -x 970 -y 123
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[25\] -fixed false -x 786 -y 70
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[21\] -fixed false -x 1056 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty -fixed false -x 977 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 2382 -y 331
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1531 -y 216
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[1\] -fixed false -x 1325 -y 103
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[8\] -fixed false -x 1181 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg\[9\] -fixed false -x 885 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[12\] -fixed false -x 876 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st\[1\] -fixed false -x 2377 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.N_94_i_i -fixed false -x 2217 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 2237 -y 370
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 1076 -y 115
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 1210 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1\[0\] -fixed false -x 2255 -y 264
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[12\] -fixed false -x 1069 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1468 -y 214
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17\[3\] -fixed false -x 2105 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/AND3_0 -fixed false -x 1585 -y 183
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 1063 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM\[2\] -fixed false -x 2212 -y 279
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[15\] -fixed false -x 1365 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 1582 -y 253
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[15\] -fixed false -x 1159 -y 112
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 920 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[24\] -fixed false -x 951 -y 114
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[41\] -fixed false -x 1314 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/IlasRawCounter_2_0_sqmuxa -fixed false -x 2284 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29\[5\] -fixed false -x 1912 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 2415 -y 361
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 1070 -y 124
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[11\] -fixed false -x 1332 -y 91
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 -fixed false -x 1274 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[7\] -fixed false -x 2321 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20\[6\] -fixed false -x 2148 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid_RNIAR8F1 -fixed false -x 2330 -y 327
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[0\] -fixed false -x 1867 -y 268
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[21\] -fixed false -x 1071 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a2_1 -fixed false -x 2020 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data\[11\] -fixed false -x 1970 -y 265
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[1\] -fixed false -x 1261 -y 172
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 2412 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5\[4\] -fixed false -x 2286 -y 345
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO -fixed false -x 910 -y 111
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_3\[0\] -fixed false -x 1154 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0\[0\] -fixed false -x 2100 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter\[1\] -fixed false -x 893 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count\[1\] -fixed false -x 2453 -y 370
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_RNO\[4\] -fixed false -x 1240 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e -fixed false -x 907 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[8\] -fixed false -x 1917 -y 274
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[5\] -fixed false -x 2238 -y 235
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_cnst_0\[8\] -fixed false -x 1279 -y 168
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[8\] -fixed false -x 992 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 2377 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI6SPA1\[0\] -fixed false -x 2324 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1\[9\] -fixed false -x 2290 -y 343
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[7\] -fixed false -x 1249 -y 84
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[16\] -fixed false -x 1107 -y 72
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[28\] -fixed false -x 1131 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1\[4\] -fixed false -x 2287 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 989 -y 106
set_location -inst_name Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2 -fixed false -x 1188 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1057 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg\[10\] -fixed false -x 991 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1482 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3\[1\] -fixed false -x 1829 -y 277
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2\[4\] -fixed false -x 842 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[9\] -fixed false -x 1129 -y 181
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1 -fixed false -x 1231 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 1682 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 2305 -y 331
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[15\] -fixed false -x 1101 -y 87
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[22\] -fixed false -x 1058 -y 117
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[18\] -fixed false -x 1249 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_31_1_sqmuxa_3_0_a2 -fixed false -x 2252 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1\[4\] -fixed false -x 2052 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un59_ilasrawcounter -fixed false -x 2365 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9\[5\] -fixed false -x 2153 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1\[3\] -fixed false -x 2205 -y 261
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 1069 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 -fixed false -x 887 -y 72
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[11\] -fixed false -x 1417 -y 135
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[10\] -fixed false -x 1301 -y 69
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[16\] -fixed false -x 1093 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 1469 -y 211
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 886 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61\[15\] -fixed false -x 1065 -y 117
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[2\] -fixed false -x 1001 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[11\] -fixed false -x 1412 -y 126
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 871 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1\[3\] -fixed false -x 1946 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_1_0_iv_RNO\[7\] -fixed false -x 2318 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 2344 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1\[2\] -fixed false -x 2109 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 2234 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 2361 -y 364
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 1913 -y 238
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[6\] -fixed false -x 948 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9\[1\] -fixed false -x 2006 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[6\] -fixed false -x 995 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_7_1_sqmuxa_2_0_a2 -fixed false -x 2222 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1\[5\] -fixed false -x 2286 -y 343
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[24\] -fixed false -x 1200 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 2365 -y 373
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 1480 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9\[1\] -fixed false -x 2161 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 1031 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12\[2\] -fixed false -x 2005 -y 280
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa -fixed false -x 1228 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 2387 -y 373
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[24\] -fixed false -x 1137 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9\[2\] -fixed false -x 2199 -y 261
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_3\[6\] -fixed false -x 1270 -y 87
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[23\] -fixed false -x 1345 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[3\] -fixed false -x 1407 -y 138
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 855 -y 55
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un6_read_enable_0_1.N_96_i_i -fixed false -x 1832 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1966 -y 238
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set_RNO -fixed false -x 1045 -y 72
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1\[30\] -fixed false -x 1000 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5\[0\] -fixed false -x 2378 -y 327
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[0\] -fixed false -x 1240 -y 175
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 1250 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1033 -y 112
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3\[0\] -fixed false -x 1272 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[6\] -fixed false -x 2435 -y 336
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 913 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[28\] -fixed false -x 931 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1103 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 2301 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7\[2\] -fixed false -x 1999 -y 280
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i -fixed false -x 1200 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 844 -y 79
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[10\] -fixed false -x 1244 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6 -fixed false -x 2371 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput\[0\] -fixed false -x 2449 -y 352
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[29\] -fixed false -x 943 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[10\] -fixed false -x 1137 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1\[1\] -fixed false -x 1900 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[7\] -fixed false -x 1056 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 2351 -y 373
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1\[29\] -fixed false -x 985 -y 126
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[0\] -fixed false -x 1191 -y 85
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[2\] -fixed false -x 1430 -y 145
set_location -inst_name Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i -fixed false -x 1185 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 2075 -y 216
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[23\] -fixed false -x 1081 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0\[5\] -fixed false -x 2294 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 2389 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2\[4\] -fixed false -x 2128 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[9\] -fixed false -x 2435 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19\[3\] -fixed false -x 2007 -y 283
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_RNITTD7\[1\] -fixed false -x 1205 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2\[5\] -fixed false -x 1994 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_2_0_iv\[7\] -fixed false -x 2292 -y 351
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[19\] -fixed false -x 1069 -y 84
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[1\] -fixed false -x 1269 -y 180
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_rep\[8\] -fixed false -x 1274 -y 169
set_location -inst_name ARBITER_INST/APB_LINK_INST_0/U0 -fixed false -x 2467 -y 308
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28\[3\] -fixed false -x 2122 -y 277
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[3\] -fixed false -x 1278 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[19\] -fixed false -x 1400 -y 133
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[6\] -fixed false -x 1071 -y 42
set_location -inst_name Controler_0/Command_Decoder_0/counter\[7\] -fixed false -x 1099 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 889 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0\[1\] -fixed false -x 2159 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 905 -y 111
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0\[0\] -fixed false -x 1135 -y 105
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 -fixed false -x 858 -y 111
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[36\] -fixed false -x 1309 -y 219
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[2\] -fixed false -x 906 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[33\] -fixed false -x 1124 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 2350 -y 343
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[20\] -fixed false -x 1085 -y 64
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_1_i_o3\[1\] -fixed false -x 2215 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9\[7\] -fixed false -x 1932 -y 282
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[0\] -fixed false -x 1012 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1\[4\] -fixed false -x 2015 -y 283
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9\[2\] -fixed false -x 1930 -y 267
set_location -inst_name Controler_0/Command_Decoder_0/cmd_status_err -fixed false -x 1146 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[23\] -fixed false -x 984 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 2393 -y 337
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[6\] -fixed false -x 1062 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[9\] -fixed false -x 999 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_18_i_0_RNO -fixed false -x 2030 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9\[4\] -fixed false -x 2023 -y 282
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[3\] -fixed false -x 943 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[3\] -fixed false -x 2448 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array_2 -fixed false -x 2270 -y 297
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61\[17\] -fixed false -x 1073 -y 111
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[26\] -fixed false -x 1068 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[4\] -fixed false -x 1991 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31\[4\] -fixed false -x 1916 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6_4 -fixed false -x 2385 -y 336
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1544 -y 208
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[2\] -fixed false -x 983 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[24\] -fixed false -x 1053 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[22\] -fixed false -x 2259 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0\[5\] -fixed false -x 2117 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 2345 -y 373
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[5\] -fixed false -x 892 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_18_9_sn_m12_0_a2 -fixed false -x 2185 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[14\] -fixed false -x 953 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 1169 -y 82
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[13\] -fixed false -x 1255 -y 174
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv\[4\] -fixed false -x 1282 -y 84
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[7\] -fixed false -x 590 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[28\] -fixed false -x 910 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 2431 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/rstn -fixed false -x 2453 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 2400 -y 376
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 1223 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[9\] -fixed false -x 2412 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0\[2\] -fixed false -x 2357 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[3\] -fixed false -x 2423 -y 376
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1\[11\] -fixed false -x 2312 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0\[0\] -fixed false -x 2182 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 846 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_30_0_sqmuxa_0_RNI8PTV2 -fixed false -x 2031 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1\[5\] -fixed false -x 2003 -y 267
set_location -inst_name Controler_0/ADI_SPI_1/sdio_cl_RNO -fixed false -x 1355 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0\[0\] -fixed false -x 2158 -y 261
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[27\] -fixed false -x 686 -y 234
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[1\] -fixed false -x 2352 -y 345
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[9\] -fixed false -x 1337 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9\[5\] -fixed false -x 2151 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1\[0\] -fixed false -x 2001 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 2302 -y 363
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[2\] -fixed false -x 1004 -y 82
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[9\] -fixed false -x 1221 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 865 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[2\] -fixed false -x 1482 -y 238
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[35\] -fixed false -x 112 -y 234
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 1371 -y 234
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[9\] -fixed false -x 1190 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[22\] -fixed false -x 2302 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[12\] -fixed false -x 2238 -y 333
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[36\] -fixed false -x 1060 -y 90
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[1\] -fixed false -x 1154 -y 81
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[7\] -fixed false -x 1326 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3\[2\] -fixed false -x 2011 -y 280
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[14\] -fixed false -x 1189 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 -fixed false -x 1772 -y 219
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82\[4\] -fixed false -x 987 -y 111
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[10\] -fixed false -x 1274 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0\[3\] -fixed false -x 1995 -y 283
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 -fixed false -x 1002 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 1370 -y 234
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[5\] -fixed false -x 1382 -y 138
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_21_1_sqmuxa_2_1_a2 -fixed false -x 2046 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un60_ilas_enablelto10 -fixed false -x 2279 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 2291 -y 369
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[7\] -fixed false -x 1199 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_8_i_0 -fixed false -x 2235 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1\[4\] -fixed false -x 2147 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[1\] -fixed false -x 963 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 -fixed false -x 1134 -y 75
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 852 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 1469 -y 216
set_location -inst_name Communication_0/Communication_Switch_0/DEST_1_Fifo_Empty -fixed false -x 1024 -y 105
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 1035 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 1395 -y 244
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIK9MH1\[4\] -fixed false -x 2436 -y 372
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[13\] -fixed false -x 1226 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[7\] -fixed false -x 1408 -y 127
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[0\] -fixed false -x 1140 -y 102
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[12\] -fixed false -x 1220 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_a4_1_1 -fixed false -x 2050 -y 282
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[2\] -fixed false -x 1901 -y 256
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[13\] -fixed false -x 1297 -y 174
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[2\] -fixed false -x 1304 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 -fixed false -x 989 -y 81
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 1191 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 2418 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI42T01\[4\] -fixed false -x 2372 -y 348
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect -fixed false -x 992 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[2\] -fixed false -x 951 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 2363 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 2380 -y 376
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[11\] -fixed false -x 1186 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[8\] -fixed false -x 902 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0\[7\] -fixed false -x 2097 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9\[5\] -fixed false -x 1881 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[26\] -fixed false -x 1066 -y 64
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[20\] -fixed false -x 1085 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2\[5\] -fixed false -x 1916 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 2252 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0\[5\] -fixed false -x 1911 -y 270
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5 -fixed false -x 1778 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1\[1\] -fixed false -x 2262 -y 298
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[4\] -fixed false -x 1300 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[4\] -fixed false -x 1044 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3\[3\] -fixed false -x 2055 -y 256
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[2\] -fixed false -x 1187 -y 102
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[19\] -fixed false -x 1078 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m18_e_0_a3_0 -fixed false -x 2225 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[7\] -fixed false -x 2381 -y 361
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[24\] -fixed false -x 1044 -y 42
set_location -inst_name Controler_0/gpio_controler_0/un40_write_signal_0 -fixed false -x 1227 -y 96
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 -fixed false -x 1322 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1\[2\] -fixed false -x 2195 -y 255
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[9\] -fixed false -x 1248 -y 96
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[0\] -fixed false -x 1289 -y 103
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 1016 -y 85
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[55\] -fixed false -x 1469 -y 240
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[8\] -fixed false -x 1085 -y 127
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[0\] -fixed false -x 996 -y 64
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2\[2\] -fixed false -x 878 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[26\] -fixed false -x 2413 -y 358
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12\[5\] -fixed false -x 2015 -y 280
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1032 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2 -fixed false -x 1414 -y 138
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[9\] -fixed false -x 2413 -y 336
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[10\] -fixed false -x 1094 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[5\] -fixed false -x 1096 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 872 -y 109
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[8\] -fixed false -x 1259 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_18_i_0 -fixed false -x 2039 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 868 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1520 -y 238
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[10\] -fixed false -x 1005 -y 118
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[1\] -fixed false -x 1213 -y 184
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[20\] -fixed false -x 1114 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter -fixed false -x 2334 -y 342
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[3\] -fixed false -x 1880 -y 244
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[2\] -fixed false -x 969 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[10\] -fixed false -x 1308 -y 220
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[27\] -fixed false -x 928 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[28\] -fixed false -x 1031 -y 114
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2\[3\] -fixed false -x 993 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 2383 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp\[0\] -fixed false -x 2455 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.un1_rptr_fwft_cmb -fixed false -x 2423 -y 351
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1\[6\] -fixed false -x 1909 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 972 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNIBO651 -fixed false -x 2259 -y 363
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 1110 -y 88
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[0\] -fixed false -x 1304 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 2427 -y 376
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2\[12\] -fixed false -x 1060 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 2391 -y 343
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[26\] -fixed false -x 1129 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 -fixed false -x 856 -y 105
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2\[8\] -fixed false -x 1152 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9\[7\] -fixed false -x 2182 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2\[4\] -fixed false -x 2141 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1\[6\] -fixed false -x 2013 -y 265
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 1530 -y 244
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[13\] -fixed false -x 1083 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9\[3\] -fixed false -x 1947 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1\[5\] -fixed false -x 2089 -y 264
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[2\] -fixed false -x 1148 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1038 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_0\[0\] -fixed false -x 2362 -y 321
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 2386 -y 345
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1759 -y 220
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[19\] -fixed false -x 981 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9\[3\] -fixed false -x 2095 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[3\] -fixed false -x 2380 -y 372
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 877 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 2401 -y 364
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[15\] -fixed false -x 1403 -y 129
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[8\] -fixed false -x 1190 -y 96
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[14\] -fixed false -x 1162 -y 103
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 900 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9\[0\] -fixed false -x 1927 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[12\] -fixed false -x 1100 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[38\] -fixed false -x 1094 -y 82
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[43\] -fixed false -x 1939 -y 42
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_5 -fixed false -x 2281 -y 348
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[9\] -fixed false -x 979 -y 126
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[22\] -fixed false -x 1258 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[29\] -fixed false -x 2452 -y 346
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[6\] -fixed false -x 1129 -y 100
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[15\] -fixed false -x 1257 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[9\] -fixed false -x 1245 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 2426 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9\[0\] -fixed false -x 2204 -y 255
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 885 -y 85
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[0\] -fixed false -x 1429 -y 145
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 2440 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_30_9_sn_m12_e_0_a3 -fixed false -x 2207 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9\[4\] -fixed false -x 2148 -y 255
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[13\] -fixed false -x 1153 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[7\] -fixed false -x 845 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 -fixed false -x 1056 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1\[6\] -fixed false -x 2207 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNISE0P\[2\] -fixed false -x 2315 -y 348
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 -fixed false -x 1063 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/REN_d1_RNIKF421 -fixed false -x 2263 -y 336
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[3\] -fixed false -x 1248 -y 174
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[5\] -fixed false -x 261 -y 336
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 1985 -y 234
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[8\] -fixed false -x 1079 -y 64
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_2\[11\] -fixed false -x 1174 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT\[2\] -fixed false -x 2067 -y 289
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0\[7\] -fixed false -x 1928 -y 264
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[7\] -fixed false -x 1292 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 2355 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2\[1\] -fixed false -x 2436 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0\[1\] -fixed false -x 2144 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1\[4\] -fixed false -x 972 -y 114
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 879 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[3\] -fixed false -x 1224 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9\[3\] -fixed false -x 2174 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 1098 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 2297 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[4\] -fixed false -x 883 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[2\] -fixed false -x 1878 -y 244
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9\[7\] -fixed false -x 2093 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9\[0\] -fixed false -x 2164 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 835 -y 76
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[2\] -fixed false -x 1179 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3_RNO\[1\] -fixed false -x 2080 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect -fixed false -x 1167 -y 73
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_0\[6\] -fixed false -x 1167 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0\[1\] -fixed false -x 1929 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[26\] -fixed false -x 2145 -y 303
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1\[0\] -fixed false -x 2021 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 867 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[19\] -fixed false -x 2385 -y 361
set_location -inst_name Controler_0/Reset_Controler_0/state_reg\[0\] -fixed false -x 1222 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 1198 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 936 -y 106
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 849 -y 79
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 880 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 1010 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[21\] -fixed false -x 937 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[6\] -fixed false -x 1549 -y 174
set_location -inst_name Communication_0/Communication_Controler_0/state_reg_ns_a2\[4\] -fixed false -x 1227 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 942 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[0\] -fixed false -x 877 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9\[0\] -fixed false -x 2150 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 1008 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 2046 -y 217
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 973 -y 124
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1099 -y 127
set_location -inst_name Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT_1 -fixed false -x 576 -y 5
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer\[2\] -fixed false -x 1262 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[6\] -fixed false -x 961 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.1.OutputK_29_m\[1\] -fixed false -x 2317 -y 342
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 1118 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 2407 -y 364
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 899 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 -fixed false -x 969 -y 105
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[9\] -fixed false -x 895 -y 85
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_RNO\[8\] -fixed false -x 1268 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 1465 -y 213
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array_4 -fixed false -x 2142 -y 306
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[12\] -fixed false -x 1180 -y 109
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[30\] -fixed false -x 1351 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[3\] -fixed false -x 2421 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 2342 -y 328
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[13\] -fixed false -x 1335 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1074 -y 64
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 2305 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2\[3\] -fixed false -x 2121 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0\[3\] -fixed false -x 2114 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[9\] -fixed false -x 844 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 1369 -y 234
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[9\] -fixed false -x 1331 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/sample_0_a2 -fixed false -x 2425 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[1\] -fixed false -x 2377 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[14\] -fixed false -x 2391 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 2442 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 2329 -y 328
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 1020 -y 84
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[3\] -fixed false -x 798 -y 210
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1\[0\] -fixed false -x 2281 -y 343
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 1527 -y 210
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1\[4\] -fixed false -x 2189 -y 277
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/INT_sclk -fixed false -x 1261 -y 97
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[5\] -fixed false -x 1155 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17\[1\] -fixed false -x 2002 -y 265
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 1063 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 1505 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9\[3\] -fixed false -x 2012 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_20_i_0 -fixed false -x 2220 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[21\] -fixed false -x 930 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 1584 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 2322 -y 331
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[20\] -fixed false -x 1147 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20\[0\] -fixed false -x 2159 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 2388 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[6\] -fixed false -x 2145 -y 300
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 1073 -y 115
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[13\] -fixed false -x 1303 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[21\] -fixed false -x 1091 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9\[0\] -fixed false -x 1899 -y 270
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 989 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 1469 -y 175
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[35\] -fixed false -x 1116 -y 84
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[30\] -fixed false -x 1107 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[13\] -fixed false -x 2323 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 2362 -y 327
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1757 -y 220
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_o2\[5\] -fixed false -x 1166 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9\[3\] -fixed false -x 2136 -y 255
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 -fixed false -x 906 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9\[3\] -fixed false -x 1970 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[22\] -fixed false -x 977 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[1\] -fixed false -x 2418 -y 333
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 961 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[2\] -fixed false -x 905 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18\[0\] -fixed false -x 1888 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[28\] -fixed false -x 2247 -y 295
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_i_0\[11\] -fixed false -x 1219 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1\[4\] -fixed false -x 1033 -y 108
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[11\] -fixed false -x 1104 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1\[2\] -fixed false -x 2175 -y 264
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[8\] -fixed false -x 1438 -y 142
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[7\] -fixed false -x 1049 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 1205 -y 79
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs -fixed false -x 1250 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM\[0\] -fixed false -x 2192 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[12\] -fixed false -x 1057 -y 42
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82\[4\] -fixed false -x 1037 -y 108
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 -fixed false -x 1045 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[7\] -fixed false -x 972 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 1386 -y 244
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence\[4\] -fixed false -x 2309 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9\[3\] -fixed false -x 1988 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[8\] -fixed false -x 1348 -y 208
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[7\] -fixed false -x 1293 -y 175
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[12\] -fixed false -x 1023 -y 117
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 1044 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1352 -y 234
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0\[0\] -fixed false -x 2245 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9\[6\] -fixed false -x 2142 -y 268
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 1774 -y 217
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[3\] -fixed false -x 1195 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 1054 -y 91
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[11\] -fixed false -x 1276 -y 153
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1\[5\] -fixed false -x 1943 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[3\] -fixed false -x 906 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 1131 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[21\] -fixed false -x 1197 -y 61
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[11\] -fixed false -x 1202 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[12\] -fixed false -x 916 -y 115
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[37\] -fixed false -x 1080 -y 63
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[28\] -fixed false -x 1085 -y 78
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[1\] -fixed false -x 950 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61\[23\] -fixed false -x 1024 -y 108
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[19\] -fixed false -x 1064 -y 91
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8\[2\] -fixed false -x 1216 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[5\] -fixed false -x 2086 -y 253
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[3\] -fixed false -x 997 -y 82
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[3\] -fixed false -x 1325 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 2438 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30\[7\] -fixed false -x 1894 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6\[6\] -fixed false -x 2152 -y 274
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[26\] -fixed false -x 1232 -y 91
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[13\] -fixed false -x 1306 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM\[0\] -fixed false -x 2219 -y 282
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[13\] -fixed false -x 1106 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1\[2\] -fixed false -x 2131 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 1120 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 1481 -y 217
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[15\] -fixed false -x 1336 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un14_ilasrawcounter -fixed false -x 2377 -y 357
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[10\] -fixed false -x 1384 -y 117
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[16\] -fixed false -x 1505 -y 222
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_1_1_sqmuxa_0_a2 -fixed false -x 2247 -y 270
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[4\] -fixed false -x 1286 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[20\] -fixed false -x 937 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0\[1\] -fixed false -x 1939 -y 267
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_2\[3\] -fixed false -x 1262 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 2368 -y 376
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[10\] -fixed false -x 2423 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9\[3\] -fixed false -x 2140 -y 261
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1458 -y 217
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 858 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 2253 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22\[6\] -fixed false -x 2099 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1\[2\] -fixed false -x 1908 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0\[1\] -fixed false -x 1932 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 2375 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9\[6\] -fixed false -x 2152 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9\[6\] -fixed false -x 2246 -y 261
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_0_iv\[9\] -fixed false -x 1281 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[9\] -fixed false -x 1126 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1349 -y 235
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[14\] -fixed false -x 1257 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_29_1_sqmuxa_3_a4_0_o3_0 -fixed false -x 2215 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 1545 -y 213
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[8\] -fixed false -x 2433 -y 369
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[1\] -fixed false -x 1870 -y 265
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[3\] -fixed false -x 1095 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9\[4\] -fixed false -x 2010 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0\[2\] -fixed false -x 2173 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[18\] -fixed false -x 2437 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 2404 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_0_1_sqmuxa_0_a2 -fixed false -x 2054 -y 279
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[7\] -fixed false -x 1180 -y 99
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8\[9\] -fixed false -x 1227 -y 87
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 871 -y 73
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_2\[8\] -fixed false -x 1183 -y 99
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[33\] -fixed false -x 1142 -y 81
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[15\] -fixed false -x 1208 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 -fixed false -x 1466 -y 214
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[18\] -fixed false -x 1002 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[16\] -fixed false -x 982 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1\[5\] -fixed false -x 1997 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9\[2\] -fixed false -x 1999 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9\[0\] -fixed false -x 2186 -y 255
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 925 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[6\] -fixed false -x 979 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[7\] -fixed false -x 2414 -y 334
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[1\] -fixed false -x 1089 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[5\] -fixed false -x 936 -y 124
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[6\] -fixed false -x 1141 -y 76
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[9\] -fixed false -x 931 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 2355 -y 363
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[5\] -fixed false -x 1066 -y 96
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[1\] -fixed false -x 1254 -y 82
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[3\] -fixed false -x 1285 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1047 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1754 -y 255
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[7\] -fixed false -x 1329 -y 100
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[11\] -fixed false -x 1191 -y 102
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_3\[7\] -fixed false -x 1237 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18\[1\] -fixed false -x 2139 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[4\] -fixed false -x 2386 -y 336
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[0\] -fixed false -x 952 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 985 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6_4 -fixed false -x 2339 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0\[4\] -fixed false -x 1895 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1\[2\] -fixed false -x 2153 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[20\] -fixed false -x 1087 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1079 -y 115
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg\[2\] -fixed false -x 1180 -y 73
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 -fixed false -x 1433 -y 135
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value\[1\] -fixed false -x 1019 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[5\] -fixed false -x 1089 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 -fixed false -x 1958 -y 237
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[17\] -fixed false -x 1349 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0\[0\] -fixed false -x 2459 -y 369
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[14\] -fixed false -x 1092 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1577 -y 247
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 1059 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_9_1_sqmuxa_0_a4 -fixed false -x 2004 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 1511 -y 229
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1118 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15\[3\] -fixed false -x 2020 -y 280
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[28\] -fixed false -x 988 -y 123
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 1062 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un60_ilas_enablelto10 -fixed false -x 2377 -y 351
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[8\] -fixed false -x 890 -y 85
set_location -inst_name Communication_0/Communication_Switch_0/DataFifo_RD_1_0 -fixed false -x 1029 -y 105
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[1\] -fixed false -x 1287 -y 175
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_2\[3\] -fixed false -x 1149 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[18\] -fixed false -x 2437 -y 343
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[11\] -fixed false -x 1267 -y 181
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[8\] -fixed false -x 1228 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1\[1\] -fixed false -x 1935 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1\[7\] -fixed false -x 2098 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9\[1\] -fixed false -x 2116 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1\[4\] -fixed false -x 2138 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3_RNO -fixed false -x 2424 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1\[6\] -fixed false -x 2267 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 874 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1375 -y 228
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23\[3\] -fixed false -x 1989 -y 277
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[3\] -fixed false -x 879 -y 112
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[10\] -fixed false -x 1249 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 2302 -y 208
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1044 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 1105 -y 85
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1085 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 2439 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1\[3\] -fixed false -x 2176 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12\[0\] -fixed false -x 2007 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0\[0\] -fixed false -x 2125 -y 276
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1087 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 -fixed false -x 1008 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence\[0\] -fixed false -x 2317 -y 346
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[5\] -fixed false -x 1337 -y 184
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2\[31\] -fixed false -x 1027 -y 108
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 -fixed false -x 1155 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1\[0\] -fixed false -x 2051 -y 280
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[9\] -fixed false -x 1179 -y 99
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[21\] -fixed false -x 1306 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 977 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_6 -fixed false -x 2280 -y 348
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg\[10\] -fixed false -x 882 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[18\] -fixed false -x 1099 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 1164 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[30\] -fixed false -x 1080 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 2244 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 -fixed false -x 2343 -y 321
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[6\] -fixed false -x 1291 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 987 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2 -fixed false -x 989 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[18\] -fixed false -x 1100 -y 70
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[8\] -fixed false -x 1293 -y 91
set_location -inst_name Controler_0/ADI_SPI_1/counter_3\[4\] -fixed false -x 1327 -y 105
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo -fixed false -x 1273 -y 166
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[0\] -fixed false -x 1313 -y 214
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 -fixed false -x 954 -y 105
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[12\] -fixed false -x 1434 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1\[2\] -fixed false -x 2192 -y 255
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 1730 -y 216
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[11\] -fixed false -x 1194 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[14\] -fixed false -x 2414 -y 363
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 1585 -y 207
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 1106 -y 124
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[4\] -fixed false -x 1174 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 2319 -y 331
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[0\] -fixed false -x 1206 -y 90
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[13\] -fixed false -x 1294 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/un7_write_signal_0_a2_2 -fixed false -x 1238 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m0s2 -fixed false -x 2030 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2\[0\] -fixed false -x 994 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2\[3\] -fixed false -x 2319 -y 315
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1086 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[3\] -fixed false -x 1288 -y 168
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_K\[1\] -fixed false -x 2144 -y 307
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61\[17\] -fixed false -x 934 -y 108
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[30\] -fixed false -x 1280 -y 166
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[10\] -fixed false -x 874 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 -fixed false -x 1178 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt_RNO\[0\] -fixed false -x 2420 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 2402 -y 355
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[4\] -fixed false -x 1079 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 2332 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0\[1\] -fixed false -x 1905 -y 273
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[13\] -fixed false -x 1433 -y 130
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1068 -y 64
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 974 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9\[4\] -fixed false -x 1945 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[35\] -fixed false -x 1059 -y 63
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 883 -y 108
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[24\] -fixed false -x 941 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e -fixed false -x 1119 -y 114
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[9\] -fixed false -x 1055 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 1832 -y 262
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[1\] -fixed false -x 1083 -y 81
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/state\[0\] -fixed false -x 1152 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 2032 -y 217
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[5\] -fixed false -x 1093 -y 75
set_location -inst_name Controler_0/ADI_SPI_1/sclk_4 -fixed false -x 1345 -y 96
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[12\] -fixed false -x 1221 -y 109
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 -fixed false -x 1082 -y 114
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 1030 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61\[32\] -fixed false -x 970 -y 111
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[7\] -fixed false -x 847 -y 73
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 1181 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[0\] -fixed false -x 941 -y 124
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[28\] -fixed false -x 1130 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3\[4\] -fixed false -x 2368 -y 352
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 -fixed false -x 959 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0\[4\] -fixed false -x 2013 -y 282
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[14\] -fixed false -x 1239 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0\[6\] -fixed false -x 1919 -y 282
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa -fixed false -x 1210 -y 105
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13 -fixed false -x 1190 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9\[3\] -fixed false -x 2023 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27\[4\] -fixed false -x 2244 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/RD_Enable_Vector_Encoded_0 -fixed false -x 2083 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1\[4\] -fixed false -x 2156 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15\[6\] -fixed false -x 2274 -y 271
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[8\] -fixed false -x 997 -y 118
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[31\] -fixed false -x 1141 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21\[6\] -fixed false -x 2024 -y 274
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[48\] -fixed false -x 801 -y 210
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[11\] -fixed false -x 1275 -y 79
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2\[3\] -fixed false -x 1238 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[34\] -fixed false -x 1133 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9\[1\] -fixed false -x 1903 -y 267
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE_0_sqmuxa -fixed false -x 1318 -y 90
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[12\] -fixed false -x 896 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2\[2\] -fixed false -x 2454 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0\[4\] -fixed false -x 2337 -y 324
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[19\] -fixed false -x 1243 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1_RNO_0 -fixed false -x 1436 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0\[5\] -fixed false -x 2092 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[11\] -fixed false -x 1068 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0\[7\] -fixed false -x 2138 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[6\] -fixed false -x 890 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 1588 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1\[4\] -fixed false -x 2285 -y 343
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[2\] -fixed false -x 1222 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 869 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[29\] -fixed false -x 2457 -y 360
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1580 -y 244
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\] -fixed false -x 970 -y 82
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 912 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1\[6\] -fixed false -x 2272 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0\[4\] -fixed false -x 2107 -y 273
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[15\] -fixed false -x 1348 -y 193
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[38\] -fixed false -x 969 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1\[3\] -fixed false -x 2027 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9\[6\] -fixed false -x 2140 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\] -fixed false -x 974 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int -fixed false -x 965 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0\[5\] -fixed false -x 2367 -y 324
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 1058 -y 130
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa -fixed false -x 890 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 2069 -y 217
set_location -inst_name Controler_0/gpio_controler_0/state_reg_ns\[0\] -fixed false -x 1217 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[2\] -fixed false -x 1143 -y 73
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[38\] -fixed false -x 2073 -y 15
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 2233 -y 370
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[31\] -fixed false -x 1048 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9\[2\] -fixed false -x 2013 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1\[7\] -fixed false -x 1992 -y 283
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[0\] -fixed false -x 1330 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[16\] -fixed false -x 2335 -y 334
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO -fixed false -x 1767 -y 252
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns_i_a3_4\[3\] -fixed false -x 2313 -y 354
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[5\] -fixed false -x 969 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[23\] -fixed false -x 955 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1\[4\] -fixed false -x 2149 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0\[7\] -fixed false -x 2003 -y 283
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[8\] -fixed false -x 2430 -y 360
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 1090 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 1687 -y 229
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 873 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[5\] -fixed false -x 1102 -y 75
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n1 -fixed false -x 966 -y 126
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[0\] -fixed false -x 1229 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[30\] -fixed false -x 2331 -y 333
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[9\] -fixed false -x 1231 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18\[7\] -fixed false -x 1922 -y 268
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[1\] -fixed false -x 1231 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/un1_orcomparatordata_a_i_1_a2_0 -fixed false -x 2145 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 2295 -y 331
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[2\] -fixed false -x 1149 -y 76
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[1\] -fixed false -x 1439 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2\[7\] -fixed false -x 2005 -y 271
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI204F1\[4\] -fixed false -x 1105 -y 42
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[29\] -fixed false -x 984 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 1055 -y 123
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 984 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[2\] -fixed false -x 2412 -y 372
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2\[21\] -fixed false -x 1179 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0\[4\] -fixed false -x 1965 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 1195 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc4 -fixed false -x 2377 -y 348
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[18\] -fixed false -x 1265 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[13\] -fixed false -x 2136 -y 306
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2 -fixed false -x 1412 -y 138
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO\[0\] -fixed false -x 1157 -y 108
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[9\] -fixed false -x 1273 -y 102
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[14\] -fixed false -x 1216 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 870 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 2455 -y 346
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[12\] -fixed false -x 1199 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_7_1_sqmuxa_3_4 -fixed false -x 2215 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9s2 -fixed false -x 2243 -y 270
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO\[1\] -fixed false -x 1158 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1\[0\] -fixed false -x 2183 -y 273
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2\[38\] -fixed false -x 1100 -y 81
set_location -inst_name Controler_0/Command_Decoder_0/un1_decode_vector12_1_a4 -fixed false -x 1129 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 1683 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2\[1\] -fixed false -x 1939 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 2323 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0\[3\] -fixed false -x 2144 -y 255
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 1056 -y 64
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[23\] -fixed false -x 1026 -y 114
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[12\] -fixed false -x 1078 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter -fixed false -x 2285 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_x2\[0\] -fixed false -x 2357 -y 321
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[27\] -fixed false -x 2281 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2\[0\] -fixed false -x 1890 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count\[6\] -fixed false -x 2431 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9\[4\] -fixed false -x 2244 -y 261
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 1455 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 2253 -y 337
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 904 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_RNO -fixed false -x 2452 -y 351
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i -fixed false -x 1235 -y 78
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 1033 -y 133
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[12\] -fixed false -x 1254 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[9\] -fixed false -x 1437 -y 142
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[9\] -fixed false -x 924 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count_RNO\[0\] -fixed false -x 2458 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20\[5\] -fixed false -x 2151 -y 262
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 951 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5\[7\] -fixed false -x 2283 -y 345
set_location -inst_name Controler_0/ADI_SPI_1/state_reg\[3\] -fixed false -x 1330 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 1108 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2\[2\] -fixed false -x 2191 -y 255
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 869 -y 55
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[23\] -fixed false -x 920 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 1470 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2\[6\] -fixed false -x 2107 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_15_9_sn_m12_e_0_a3_0 -fixed false -x 2203 -y 276
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[11\] -fixed false -x 1251 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[36\] -fixed false -x 1081 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 2449 -y 316
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_0_iv\[15\] -fixed false -x 1273 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[8\] -fixed false -x 1208 -y 73
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 892 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[23\] -fixed false -x 1039 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1\[3\] -fixed false -x 2264 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_25_i_a4_1 -fixed false -x 2222 -y 276
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[3\] -fixed false -x 1288 -y 91
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_1\[0\] -fixed false -x 1175 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 1029 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 1695 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[2\] -fixed false -x 2420 -y 337
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2\[1\] -fixed false -x 854 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0/Chain\[1\] -fixed false -x 2225 -y 301
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9\[5\] -fixed false -x 1922 -y 276
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1\[3\] -fixed false -x 1224 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[7\] -fixed false -x 1506 -y 214
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[10\] -fixed false -x 2414 -y 336
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[0\] -fixed false -x 1454 -y 136
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[40\] -fixed false -x 792 -y 210
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1\[7\] -fixed false -x 2240 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 2366 -y 370
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 892 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1543 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1\[6\] -fixed false -x 1893 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z\[5\] -fixed false -x 831 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI6SPA1\[0\] -fixed false -x 2407 -y 327
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[13\] -fixed false -x 1200 -y 84
set_location -inst_name Communication_0/Communication_ANW_MUX_0/communication_vote_vector6 -fixed false -x 1069 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 2251 -y 364
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[32\] -fixed false -x 1138 -y 91
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_1 -fixed false -x 1389 -y 129
set_location -inst_name Controler_0/Command_Decoder_0/counter\[29\] -fixed false -x 1121 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 2397 -y 369
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs -fixed false -x 1253 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9\[1\] -fixed false -x 1934 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 2446 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9\[7\] -fixed false -x 2181 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1\[3\] -fixed false -x 2255 -y 265
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 861 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_2_1_sqmuxa_1_0_a2 -fixed false -x 2059 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9\[3\] -fixed false -x 1945 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 2399 -y 349
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[29\] -fixed false -x 1070 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 2172 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1\[6\] -fixed false -x 1985 -y 261
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[11\] -fixed false -x 1072 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 2392 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 2376 -y 373
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 -fixed false -x 1057 -y 114
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[7\] -fixed false -x 948 -y 111
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 898 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set -fixed false -x 1470 -y 214
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 2434 -y 346
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 1081 -y 88
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[28\] -fixed false -x 1090 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 2037 -y 217
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1813 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0\[4\] -fixed false -x 2157 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[9\] -fixed false -x 919 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_1_RNIV09H -fixed false -x 2049 -y 276
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[1\] -fixed false -x 1298 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1360 -y 238
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[51\] -fixed false -x 962 -y 219
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[17\] -fixed false -x 1075 -y 84
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[15\] -fixed false -x 1429 -y 130
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[10\] -fixed false -x 1195 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1\[6\] -fixed false -x 1955 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 920 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[8\] -fixed false -x 846 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1\[7\] -fixed false -x 2094 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 2424 -y 370
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[19\] -fixed false -x 1456 -y 138
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array -fixed false -x 2144 -y 303
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 884 -y 84
set_location -inst_name Controler_0/ADI_SPI_1/un1_tx_data_buffer\[1\] -fixed false -x 1306 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Other_Detect -fixed false -x 993 -y 79
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[22\] -fixed false -x 1247 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 2407 -y 376
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[4\] -fixed false -x 1142 -y 76
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[13\] -fixed false -x 1240 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 1768 -y 220
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 1053 -y 127
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 1198 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RE_d1 -fixed false -x 2332 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1\[2\] -fixed false -x 2130 -y 273
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 1530 -y 234
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 931 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[0\] -fixed false -x 1866 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 2450 -y 316
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_9_i_0 -fixed false -x 2029 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 1061 -y 106
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1092 -y 64
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[12\] -fixed false -x 1426 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1\[1\] -fixed false -x 2040 -y 289
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[32\] -fixed false -x 1085 -y 70
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 859 -y 112
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[24\] -fixed false -x 1309 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0\[1\] -fixed false -x 2366 -y 354
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[6\] -fixed false -x 1308 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 1023 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9\[3\] -fixed false -x 2177 -y 264
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1\[0\] -fixed false -x 1228 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[12\] -fixed false -x 2442 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_13_9_sn_m12_e_0_a3 -fixed false -x 2035 -y 279
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[2\] -fixed false -x 1252 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIM2FD1 -fixed false -x 2389 -y 375
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[28\] -fixed false -x 2243 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16\[7\] -fixed false -x 2134 -y 265
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 968 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1\[1\] -fixed false -x 1940 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/fwft_Q_r\[1\] -fixed false -x 2268 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 2317 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 2276 -y 370
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[9\] -fixed false -x 1287 -y 180
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 2061 -y 217
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[19\] -fixed false -x 1331 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[16\] -fixed false -x 1397 -y 133
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1119 -y 82
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24 -fixed false -x 1334 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0\[1\] -fixed false -x 2007 -y 270
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 1499 -y 216
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1058 -y 82
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[27\] -fixed false -x 781 -y 69
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[5\] -fixed false -x 1315 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1\[6\] -fixed false -x 1967 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2\[2\] -fixed false -x 2246 -y 363
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[33\] -fixed false -x 1132 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 2306 -y 361
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2\[20\] -fixed false -x 1025 -y 108
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[6\] -fixed false -x 1098 -y 84
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[34\] -fixed false -x 1545 -y 198
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 2357 -y 370
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[27\] -fixed false -x 1161 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[34\] -fixed false -x 1073 -y 70
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI64PL\[0\] -fixed false -x 1079 -y 42
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 2359 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count\[8\] -fixed false -x 2445 -y 370
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[10\] -fixed false -x 1402 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_18_1_sqmuxa_1_1 -fixed false -x 2233 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 2169 -y 217
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[27\] -fixed false -x 1062 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 1755 -y 220
set_location -inst_name Communication_0/Communication_ANW_MUX_0/state_reg_Z\[1\] -fixed false -x 1058 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 -fixed false -x 837 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9\[2\] -fixed false -x 2283 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 2269 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0\[0\] -fixed false -x 2143 -y 274
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[2\] -fixed false -x 1340 -y 102
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[5\] -fixed false -x 1202 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9\[4\] -fixed false -x 1896 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 864 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value\[1\] -fixed false -x 1010 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1544 -y 214
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0\[1\] -fixed false -x 1950 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[23\] -fixed false -x 1019 -y 61
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[11\] -fixed false -x 1323 -y 175
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[18\] -fixed false -x 1044 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 894 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[11\] -fixed false -x 1125 -y 90
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[7\] -fixed false -x 1278 -y 153
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 2360 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0\[2\] -fixed false -x 2276 -y 295
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 2387 -y 334
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4 -fixed false -x 1777 -y 208
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1_RNO -fixed false -x 1430 -y 180
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[23\] -fixed false -x 1162 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1052 -y 73
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[23\] -fixed false -x 1158 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[10\] -fixed false -x 2413 -y 333
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 1494 -y 216
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[6\] -fixed false -x 1091 -y 70
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2 -fixed false -x 1148 -y 108
set_location -inst_name Communication_0/Communication_Controler_0/m11 -fixed false -x 1242 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 1063 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[28\] -fixed false -x 1122 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ\[4\] -fixed false -x 1151 -y 114
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[29\] -fixed false -x 1254 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.N_100_i_i -fixed false -x 2211 -y 279
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[0\] -fixed false -x 1092 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 -fixed false -x 2457 -y 363
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[12\] -fixed false -x 1283 -y 103
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0 -fixed false -x 1233 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9\[1\] -fixed false -x 2138 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[11\] -fixed false -x 2427 -y 369
set_location -inst_name Communication_0/Communication_Controler_0/state_reg_ns\[0\] -fixed false -x 1226 -y 99
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[14\] -fixed false -x 1053 -y 96
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[8\] -fixed false -x 1045 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22\[1\] -fixed false -x 2169 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 2321 -y 331
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[14\] -fixed false -x 921 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 939 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 1067 -y 85
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/busy_RNO -fixed false -x 1270 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[11\] -fixed false -x 926 -y 118
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[10\] -fixed false -x 907 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_15_9_sn_m12_e_0_a3_0 -fixed false -x 2029 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 852 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 2347 -y 370
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[25\] -fixed false -x 943 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0\[3\] -fixed false -x 2104 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 2403 -y 346
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[18\] -fixed false -x 1111 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 1528 -y 217
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[3\] -fixed false -x 2010 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 2384 -y 364
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[4\] -fixed false -x 1459 -y 141
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[0\] -fixed false -x 2244 -y 363
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[15\] -fixed false -x 1284 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 2226 -y 337
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 1109 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1358 -y 238
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[13\] -fixed false -x 1192 -y 90
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[27\] -fixed false -x 1023 -y 61
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 1970 -y 238
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[11\] -fixed false -x 1279 -y 15
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[23\] -fixed false -x 1090 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM\[1\] -fixed false -x 2061 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 2408 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_19_0_sqmuxa_0 -fixed false -x 2031 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 943 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO\[4\] -fixed false -x 1213 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data\[5\] -fixed false -x 1943 -y 262
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[17\] -fixed false -x 1254 -y 174
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[7\] -fixed false -x 1253 -y 85
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_1\[8\] -fixed false -x 1294 -y 84
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[14\] -fixed false -x 1282 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/DataBytesInLastIlasFrame\[3\] -fixed false -x 2378 -y 352
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[1\] -fixed false -x 1035 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI3QKM\[1\] -fixed false -x 2333 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[16\] -fixed false -x 2455 -y 361
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[30\] -fixed false -x 919 -y 91
set_location -inst_name Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2 -fixed false -x 1323 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1045 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3\[4\] -fixed false -x 2054 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 2389 -y 346
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[3\] -fixed false -x 1265 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0\[7\] -fixed false -x 2004 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9s2 -fixed false -x 2016 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0\[1\] -fixed false -x 2173 -y 300
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 2389 -y 349
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[1\] -fixed false -x 1209 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_i_0_i_o2_1\[0\] -fixed false -x 2229 -y 300
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 2314 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0\[3\] -fixed false -x 2091 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNI9G2B -fixed false -x 2408 -y 333
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 -fixed false -x 1074 -y 135
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNII5VA1\[0\] -fixed false -x 2431 -y 363
set_location -inst_name Controler_0/Reset_Controler_0/SET_PULSE_INT -fixed false -x 1231 -y 103
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 865 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9\[1\] -fixed false -x 1926 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6 -fixed false -x 2359 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9\[0\] -fixed false -x 2206 -y 255
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 988 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[10\] -fixed false -x 1042 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 1098 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7\[6\] -fixed false -x 2197 -y 265
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[2\] -fixed false -x 1269 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r4_0_a2 -fixed false -x 1558 -y 237
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[2\] -fixed false -x 1324 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 2360 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9\[4\] -fixed false -x 1892 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[39\] -fixed false -x 1071 -y 64
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1053 -y 124
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 1022 -y 91
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_0 -fixed false -x 1022 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0\[2\] -fixed false -x 2286 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[26\] -fixed false -x 2437 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0\[1\] -fixed false -x 1906 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8\[4\] -fixed false -x 1963 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1\[7\] -fixed false -x 2140 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 878 -y 85
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[11\] -fixed false -x 1269 -y 102
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2_0 -fixed false -x 1227 -y 78
set_location -inst_name Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N -fixed false -x 1772 -y 210
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 2283 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1_RNIB1071_3\[3\] -fixed false -x 2220 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI2DL91\[5\] -fixed false -x 2316 -y 342
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[1\] -fixed false -x 1266 -y 165
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/OutputData_3_2_sqmuxa_RNIAJ3E -fixed false -x 2325 -y 351
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg\[7\] -fixed false -x 995 -y 76
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 1022 -y 82
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4 -fixed false -x 1188 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[26\] -fixed false -x 1480 -y 136
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[14\] -fixed false -x 1431 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 2400 -y 337
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1053 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[36\] -fixed false -x 941 -y 106
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[3\] -fixed false -x 1264 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 853 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[2\] -fixed false -x 1879 -y 244
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[12\] -fixed false -x 1295 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 2428 -y 364
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[14\] -fixed false -x 1201 -y 102
set_location -inst_name Controler_0/gpio_controler_0/state_reg\[0\] -fixed false -x 1220 -y 97
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[3\] -fixed false -x 1060 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_RNO\[0\] -fixed false -x 896 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 1528 -y 244
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2\[2\] -fixed false -x 1076 -y 129
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1006 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_RNIRE7D1_0 -fixed false -x 1975 -y 273
set_location -inst_name Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0_1 -fixed false -x 2452 -y 164
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0\[7\] -fixed false -x 1960 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9\[6\] -fixed false -x 2270 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0\[7\] -fixed false -x 2100 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 845 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2\[6\] -fixed false -x 1888 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8\[4\] -fixed false -x 2118 -y 262
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO -fixed false -x 1992 -y 237
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9\[4\] -fixed false -x 2218 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 925 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9\[1\] -fixed false -x 1952 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2\[1\] -fixed false -x 2141 -y 270
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[8\] -fixed false -x 1176 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[10\] -fixed false -x 994 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 2378 -y 373
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 1541 -y 243
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 878 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_3_9_sn_m12_0_a2 -fixed false -x 2191 -y 273
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[6\] -fixed false -x 1318 -y 175
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1082 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1\[4\] -fixed false -x 2120 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[0\] -fixed false -x 1129 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0\[3\] -fixed false -x 2349 -y 360
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[14\] -fixed false -x 1001 -y 124
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[22\] -fixed false -x 2220 -y 117
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 1211 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 1072 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2\[0\] -fixed false -x 2292 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_9_1_sqmuxa_0_a4 -fixed false -x 2220 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 901 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0\[5\] -fixed false -x 2099 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_m0\[5\] -fixed false -x 2375 -y 354
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 -fixed false -x 1063 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count\[7\] -fixed false -x 2432 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[22\] -fixed false -x 2258 -y 336
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_0\[3\] -fixed false -x 1255 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1\[3\] -fixed false -x 1912 -y 282
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 1180 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1\[1\] -fixed false -x 1917 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 2298 -y 331
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 897 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[21\] -fixed false -x 1072 -y 112
set_location -inst_name Communication_0/Communication_CMD_MUX_0/state_reg_ns_0_a2_0_a2\[0\] -fixed false -x 1044 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0\[3\] -fixed false -x 2204 -y 261
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[12\] -fixed false -x 1362 -y 181
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[4\] -fixed false -x 1224 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[15\] -fixed false -x 2459 -y 360
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[8\] -fixed false -x 842 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput\[1\] -fixed false -x 2437 -y 355
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 2261 -y 364
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[32\] -fixed false -x 796 -y 342
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 1146 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4\[1\] -fixed false -x 2101 -y 274
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[3\] -fixed false -x 1065 -y 81
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[1\] -fixed false -x 1152 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[7\] -fixed false -x 1926 -y 265
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[20\] -fixed false -x 1085 -y 88
set_location -inst_name Communication_0/Communication_CMD_MUX_0/state_reg\[1\] -fixed false -x 1045 -y 79
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/state\[0\] -fixed false -x 1270 -y 100
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[11\] -fixed false -x 1456 -y 142
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 1212 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 -fixed false -x 1554 -y 237
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5_0 -fixed false -x 1002 -y 78
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 1121 -y 118
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[11\] -fixed false -x 1343 -y 184
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[8\] -fixed false -x 1217 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 983 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[14\] -fixed false -x 1207 -y 100
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[8\] -fixed false -x 1271 -y 100
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[8\] -fixed false -x 1068 -y 75
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[4\] -fixed false -x 1153 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 2353 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0\[5\] -fixed false -x 2163 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2\[2\] -fixed false -x 2184 -y 255
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg\[7\] -fixed false -x 964 -y 124
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep -fixed false -x 1770 -y 211
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 2336 -y 333
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 1039 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect -fixed false -x 1479 -y 175
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[15\] -fixed false -x 1108 -y 72
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[27\] -fixed false -x 1136 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1\[4\] -fixed false -x 2147 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data\[7\] -fixed false -x 2113 -y 265
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[24\] -fixed false -x 954 -y 108
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 936 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0\[5\] -fixed false -x 2134 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9\[5\] -fixed false -x 2121 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 2167 -y 217
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1785 -y 256
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg\[6\] -fixed false -x 832 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0\[5\] -fixed false -x 1998 -y 267
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[12\] -fixed false -x 1291 -y 186
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1\[1\] -fixed false -x 1921 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_0_0 -fixed false -x 2061 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 2376 -y 376
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 930 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_30_0_sqmuxa_0 -fixed false -x 2030 -y 270
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[8\] -fixed false -x 1197 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 1403 -y 244
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_0\[10\] -fixed false -x 1296 -y 168
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 1075 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2\[5\] -fixed false -x 2133 -y 261
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_0dflt -fixed false -x 1162 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 1579 -y 207
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[7\] -fixed false -x 1183 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_22_1_sqmuxa_3_0_a2_RNI2OK81 -fixed false -x 2257 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[20\] -fixed false -x 2414 -y 354
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[6\] -fixed false -x 1995 -y 268
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 1526 -y 222
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[32\] -fixed false -x 1104 -y 73
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[23\] -fixed false -x 907 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_RNIV9QL\[2\] -fixed false -x 2152 -y 297
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 1487 -y 217
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[20\] -fixed false -x 932 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIDQBB2 -fixed false -x 979 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0\[2\] -fixed false -x 1935 -y 282
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 895 -y 91
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[4\] -fixed false -x 1177 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 1101 -y 43
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[14\] -fixed false -x 1112 -y 73
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61\[30\] -fixed false -x 1072 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11\[2\] -fixed false -x 2005 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 2299 -y 370
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 1045 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 2401 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 854 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1034 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[17\] -fixed false -x 2421 -y 354
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 1771 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0\[6\] -fixed false -x 1891 -y 261
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1512 -y 225
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 2292 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock -fixed false -x 2452 -y 352
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/REN_d1 -fixed false -x 947 -y 91
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[20\] -fixed false -x 1050 -y 96
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[15\] -fixed false -x 1110 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 1595 -y 208
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_1\[0\] -fixed false -x 830 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 2287 -y 370
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[7\] -fixed false -x 1509 -y 214
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 1914 -y 238
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[12\] -fixed false -x 1099 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0\[3\] -fixed false -x 2146 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_19_0_sqmuxa_0_RNI1CME2 -fixed false -x 2182 -y 270
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[6\] -fixed false -x 1278 -y 168
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[15\] -fixed false -x 1213 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_1_0_iv\[6\] -fixed false -x 2332 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0\[0\] -fixed false -x 2183 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25\[6\] -fixed false -x 1984 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNISE0P\[2\] -fixed false -x 2359 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0\[7\] -fixed false -x 2187 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_10_i_0_1 -fixed false -x 2066 -y 276
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[12\] -fixed false -x 1270 -y 169
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_106_i_i -fixed false -x 2041 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 2407 -y 348
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[37\] -fixed false -x 1086 -y 64
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[5\] -fixed false -x 1243 -y 213
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 1082 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5\[2\] -fixed false -x 2357 -y 354
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 1104 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9\[2\] -fixed false -x 2179 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 1016 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[37\] -fixed false -x 1102 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 2423 -y 370
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[48\] -fixed false -x 832 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[21\] -fixed false -x 2410 -y 345
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[16\] -fixed false -x 1255 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 949 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0_RNO -fixed false -x 2291 -y 336
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[14\] -fixed false -x 1285 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[14\] -fixed false -x 1148 -y 87
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 1059 -y 130
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 1051 -y 127
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 1031 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1\[7\] -fixed false -x 2227 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 869 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_0_0 -fixed false -x 2199 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0\[6\] -fixed false -x 1975 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22\[5\] -fixed false -x 2091 -y 262
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 913 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0\[3\] -fixed false -x 1965 -y 282
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1\[12\] -fixed false -x 1220 -y 108
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[4\] -fixed false -x 1104 -y 165
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 948 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2\[1\] -fixed false -x 2262 -y 261
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 844 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 842 -y 109
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 1453 -y 184
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[38\] -fixed false -x 1100 -y 111
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[20\] -fixed false -x 1245 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 2396 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter -fixed false -x 2363 -y 354
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[2\] -fixed false -x 1011 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[11\] -fixed false -x 2434 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_K\[0\] -fixed false -x 2272 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0\[2\] -fixed false -x 2001 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13\[1\] -fixed false -x 2269 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20\[3\] -fixed false -x 2177 -y 265
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 2036 -y 217
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\] -fixed false -x 971 -y 82
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[1\] -fixed false -x 980 -y 84
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[9\] -fixed false -x 1279 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 1927 -y 237
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[20\] -fixed false -x 963 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[12\] -fixed false -x 2416 -y 376
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2\[29\] -fixed false -x 992 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1 -fixed false -x 1008 -y 78
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 -fixed false -x 1066 -y 91
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[43\] -fixed false -x 1968 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 2435 -y 346
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg\[13\] -fixed false -x 990 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 1510 -y 229
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[9\] -fixed false -x 874 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1379 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.1.un28_ilas_enablelto10 -fixed false -x 2363 -y 351
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a3_0 -fixed false -x 1431 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9\[3\] -fixed false -x 2152 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1\[5\] -fixed false -x 2274 -y 267
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82\[5\] -fixed false -x 976 -y 108
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 1114 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[13\] -fixed false -x 2422 -y 376
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[2\] -fixed false -x 909 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 1008 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[9\] -fixed false -x 924 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 2425 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9\[5\] -fixed false -x 2242 -y 267
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 1983 -y 234
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[0\] -fixed false -x 1282 -y 180
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[24\] -fixed false -x 958 -y 115
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[57\] -fixed false -x 1665 -y 69
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[11\] -fixed false -x 954 -y 18
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter -fixed false -x 2388 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 2436 -y 346
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 1009 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 2270 -y 364
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1510 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1476 -y 214
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[13\] -fixed false -x 926 -y 114
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[24\] -fixed false -x 1074 -y 85
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[35\] -fixed false -x 1313 -y 219
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1\[5\] -fixed false -x 2209 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite_RNO\[0\] -fixed false -x 2140 -y 294
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 2381 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1\[3\] -fixed false -x 1953 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 1986 -y 234
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2\[0\] -fixed false -x 2454 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9\[4\] -fixed false -x 2015 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_9_i_a4_1 -fixed false -x 2170 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 1207 -y 76
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 -fixed false -x 1434 -y 135
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[17\] -fixed false -x 1132 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 857 -y 55
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[17\] -fixed false -x 1219 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1052 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 2360 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0\[7\] -fixed false -x 1878 -y 274
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[41\] -fixed false -x 1311 -y 213
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 2378 -y 349
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[3\] -fixed false -x 961 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 2398 -y 336
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[18\] -fixed false -x 1027 -y 114
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[17\] -fixed false -x 1193 -y 61
set_location -inst_name Controler_0/ADI_SPI_0/counter\[5\] -fixed false -x 1169 -y 91
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[11\] -fixed false -x 1258 -y 97
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[25\] -fixed false -x 1089 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6\[0\] -fixed false -x 2204 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11\[3\] -fixed false -x 2027 -y 283
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[13\] -fixed false -x 1345 -y 184
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 1083 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 1480 -y 217
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 1486 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 2317 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1\[3\] -fixed false -x 2314 -y 346
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[9\] -fixed false -x 1173 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9\[7\] -fixed false -x 2148 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 2382 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9\[0\] -fixed false -x 2150 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[7\] -fixed false -x 779 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0\[2\] -fixed false -x 2004 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1094 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 1525 -y 210
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNIRDB41 -fixed false -x 1048 -y 72
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[8\] -fixed false -x 1062 -y 78
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[38\] -fixed false -x 1048 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1464 -y 214
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[18\] -fixed false -x 1339 -y 91
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[9\] -fixed false -x 903 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[13\] -fixed false -x 1159 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20\[4\] -fixed false -x 2149 -y 265
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[35\] -fixed false -x 982 -y 109
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 896 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[11\] -fixed false -x 1065 -y 78
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 -fixed false -x 984 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 1390 -y 244
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9\[3\] -fixed false -x 2246 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[10\] -fixed false -x 2318 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5_RNO -fixed false -x 2388 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1\[1\] -fixed false -x 2208 -y 268
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[4\] -fixed false -x 1172 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 1979 -y 237
set_location -inst_name Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6 -fixed false -x 1263 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st_RNIINHQ\[2\] -fixed false -x 2371 -y 324
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 1010 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0\[7\] -fixed false -x 2293 -y 348
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse -fixed false -x 1134 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 2389 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 2406 -y 376
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0\[5\] -fixed false -x 2264 -y 270
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[7\] -fixed false -x 1436 -y 144
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[15\] -fixed false -x 1179 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2AM1\[0\] -fixed false -x 2347 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[5\] -fixed false -x 2138 -y 300
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1\[3\] -fixed false -x 2009 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1\[5\] -fixed false -x 1911 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[6\] -fixed false -x 938 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 2376 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 2319 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 2390 -y 346
set_location -inst_name Controler_0/Command_Decoder_0/counter\[13\] -fixed false -x 1105 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 2379 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9\[4\] -fixed false -x 2146 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26\[2\] -fixed false -x 2124 -y 256
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[32\] -fixed false -x 1089 -y 88
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_cnst_i\[5\] -fixed false -x 1272 -y 168
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 2441 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61\[12\] -fixed false -x 924 -y 108
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[12\] -fixed false -x 1275 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 -fixed false -x 2071 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0\[6\] -fixed false -x 2371 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un69_ilas_enablelto7 -fixed false -x 2289 -y 348
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 1530 -y 216
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1469 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame\[0\] -fixed false -x 2287 -y 349
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[8\] -fixed false -x 1058 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 2436 -y 361
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2\[34\] -fixed false -x 1078 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 1379 -y 201
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[7\] -fixed false -x 981 -y 88
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[5\] -fixed false -x 1266 -y 88
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_rep\[11\] -fixed false -x 886 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[8\] -fixed false -x 929 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_a4_0_1 -fixed false -x 2198 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data\[7\] -fixed false -x 1924 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 2370 -y 370
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 1462 -y 217
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 1356 -y 198
set_location -inst_name Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i -fixed false -x 1209 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_3_1_sqmuxa_3_0_a4 -fixed false -x 2234 -y 270
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[19\] -fixed false -x 1253 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2\[2\] -fixed false -x 2126 -y 256
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_RNO\[9\] -fixed false -x 1166 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 -fixed false -x 1377 -y 237
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 -fixed false -x 1129 -y 108
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 886 -y 109
set_location -inst_name Controler_0/Command_Decoder_0/Not_Decode_Value_RNO -fixed false -x 1135 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[13\] -fixed false -x 2450 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 2251 -y 334
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 865 -y 72
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 1189 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 1529 -y 244
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[11\] -fixed false -x 1277 -y 15
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[15\] -fixed false -x 1092 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 1592 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st_RNICPI01\[1\] -fixed false -x 2375 -y 324
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[8\] -fixed false -x 996 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8\[3\] -fixed false -x 2156 -y 268
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[4\] -fixed false -x 1992 -y 262
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[1\] -fixed false -x 1845 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1\[7\] -fixed false -x 2216 -y 268
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[17\] -fixed false -x 925 -y 111
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[40\] -fixed false -x 46 -y 180
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1525 -y 211
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 875 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_0\[3\] -fixed false -x 2042 -y 280
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[16\] -fixed false -x 1099 -y 84
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[11\] -fixed false -x 1277 -y 154
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid_RNI325Q -fixed false -x 2433 -y 351
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9\[3\] -fixed false -x 2136 -y 261
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0\[0\] -fixed false -x 978 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 1201 -y 76
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse -fixed false -x 1051 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 1366 -y 202
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2\[7\] -fixed false -x 2299 -y 343
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 1206 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 2299 -y 364
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[19\] -fixed false -x 978 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[15\] -fixed false -x 2453 -y 337
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[6\] -fixed false -x 1062 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[3\] -fixed false -x 1132 -y 75
set_location -inst_name Controler_0/Reset_Controler_0/un1_write_signal -fixed false -x 1233 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 2274 -y 364
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[5\] -fixed false -x 1297 -y 168
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 2356 -y 361
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 -fixed false -x 1088 -y 111
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO\[15\] -fixed false -x 1392 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array -fixed false -x 2140 -y 306
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 860 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_28_0_sqmuxa_0 -fixed false -x 2223 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 2244 -y 334
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[28\] -fixed false -x 935 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data\[10\] -fixed false -x 2062 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_8_1_sqmuxa_0_a4 -fixed false -x 2002 -y 282
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs -fixed false -x 1250 -y 81
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[0\] -fixed false -x 1032 -y 111
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[24\] -fixed false -x 985 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[26\] -fixed false -x 2454 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc4 -fixed false -x 2379 -y 375
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2\[1\] -fixed false -x 2144 -y 270
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[12\] -fixed false -x 1304 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[10\] -fixed false -x 848 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[11\] -fixed false -x 933 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 1479 -y 210
set_location -inst_name Controler_0/ADI_SPI_1/ss_n -fixed false -x 1350 -y 97
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2_0_0_0\[6\] -fixed false -x 1169 -y 96
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO -fixed false -x 1116 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 2418 -y 360
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 886 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1556 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0\[6\] -fixed false -x 2269 -y 268
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 858 -y 78
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2\[0\] -fixed false -x 945 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[12\] -fixed false -x 2316 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.1.un20_input_k_array -fixed false -x 2144 -y 306
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/Q\[2\] -fixed false -x 2264 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 2368 -y 349
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[3\] -fixed false -x 1298 -y 181
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[11\] -fixed false -x 876 -y 114
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[25\] -fixed false -x 1112 -y 76
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[4\] -fixed false -x 994 -y 75
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[3\] -fixed false -x 655 -y 174
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg\[6\] -fixed false -x 979 -y 124
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6 -fixed false -x 1776 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc3 -fixed false -x 2378 -y 348
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1539 -y 213
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2\[39\] -fixed false -x 1072 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter_6 -fixed false -x 2325 -y 360
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter\[4\] -fixed false -x 1264 -y 166
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0\[3\] -fixed false -x 1969 -y 276
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ\[0\] -fixed false -x 1142 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9\[6\] -fixed false -x 2109 -y 264
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[3\] -fixed false -x 1264 -y 87
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[10\] -fixed false -x 1075 -y 127
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 -fixed false -x 1273 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[14\] -fixed false -x 1015 -y 114
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[3\] -fixed false -x 1132 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 1535 -y 244
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8\[0\] -fixed false -x 2150 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_20_i_a4 -fixed false -x 2053 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIMF1K1 -fixed false -x 2079 -y 216
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[0\] -fixed false -x 1146 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0_0/Chain\[0\] -fixed false -x 2356 -y 322
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 2238 -y 370
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m5 -fixed false -x 1155 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 2418 -y 352
set_location -inst_name Controler_0/Command_Decoder_0/counter\[27\] -fixed false -x 1119 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[12\] -fixed false -x 876 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 915 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[12\] -fixed false -x 914 -y 114
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[6\] -fixed false -x 1044 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0\[3\] -fixed false -x 1987 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 1029 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1\[4\] -fixed false -x 2109 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 885 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4\[4\] -fixed false -x 2111 -y 274
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0 -fixed false -x 1262 -y 96
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[11\] -fixed false -x 1296 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1\[2\] -fixed false -x 1993 -y 261
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r\[1\] -fixed false -x 1470 -y 181
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 1056 -y 63
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[10\] -fixed false -x 1186 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2\[2\] -fixed false -x 2071 -y 256
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 1113 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12\[7\] -fixed false -x 1964 -y 283
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1100 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[16\] -fixed false -x 2430 -y 336
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_2_0 -fixed false -x 915 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput\[0\] -fixed false -x 2458 -y 364
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 874 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 1926 -y 237
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1490 -y 181
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[13\] -fixed false -x 1071 -y 136
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1\[8\] -fixed false -x 929 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[9\] -fixed false -x 1725 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 2350 -y 370
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 880 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set -fixed false -x 1766 -y 253
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1\[5\] -fixed false -x 1891 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[36\] -fixed false -x 1088 -y 64
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61\[20\] -fixed false -x 946 -y 108
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[2\] -fixed false -x 1051 -y 81
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[0\] -fixed false -x 870 -y 55
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1_RNI68E91\[4\] -fixed false -x 2037 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[14\] -fixed false -x 2293 -y 327
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[1\] -fixed false -x 1014 -y 81
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[5\] -fixed false -x 1331 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9\[0\] -fixed false -x 1965 -y 273
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[8\] -fixed false -x 1420 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9\[4\] -fixed false -x 2220 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0\[5\] -fixed false -x 2211 -y 261
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1083 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1\[3\] -fixed false -x 2284 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0\[2\] -fixed false -x 2351 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[1\] -fixed false -x 2418 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9\[0\] -fixed false -x 2239 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 943 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 1070 -y 118
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[52\] -fixed false -x 1394 -y 228
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.ANB0 -fixed false -x 2210 -y 282
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[7\] -fixed false -x 1308 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0\[2\] -fixed false -x 2011 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5\[4\] -fixed false -x 2360 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 2366 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3\[2\] -fixed false -x 2046 -y 289
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[3\] -fixed false -x 1185 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[3\] -fixed false -x 1432 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_18_0_sqmuxa_1 -fixed false -x 2195 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[12\] -fixed false -x 757 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2\[3\] -fixed false -x 2144 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 1081 -y 43
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2\[5\] -fixed false -x 2133 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_17_9_sn_m18_0_a4_1 -fixed false -x 2059 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 1069 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r\[1\] -fixed false -x 2436 -y 328
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1096 -y 127
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[2\] -fixed false -x 1143 -y 76
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2\[0\] -fixed false -x 1471 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0\[3\] -fixed false -x 2113 -y 264
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[22\] -fixed false -x 1152 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 2383 -y 373
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[33\] -fixed false -x 1056 -y 73
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[38\] -fixed false -x 1143 -y 82
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[7\] -fixed false -x 1056 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 2330 -y 373
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[10\] -fixed false -x 1171 -y 112
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1065 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 1591 -y 208
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[5\] -fixed false -x 1031 -y 117
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[12\] -fixed false -x 936 -y 103
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[14\] -fixed false -x 1211 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[6\] -fixed false -x 1124 -y 91
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[2\] -fixed false -x 1141 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 1047 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 2079 -y 217
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[19\] -fixed false -x 1251 -y 174
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[25\] -fixed false -x 972 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_Last_A\[3\] -fixed false -x 2137 -y 295
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0\[3\] -fixed false -x 2288 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[2\] -fixed false -x 2314 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9\[6\] -fixed false -x 1994 -y 264
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[7\] -fixed false -x 1289 -y 180
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 1031 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_31_9_sn_m6_e_0_a2 -fixed false -x 2234 -y 273
set_location -inst_name Controler_0/gpio_controler_0/un12_write_signal_2_0_0 -fixed false -x 1226 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1551 -y 220
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6\[2\] -fixed false -x 2196 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9\[0\] -fixed false -x 2007 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_6 -fixed false -x 2331 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[29\] -fixed false -x 2433 -y 375
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1\[2\] -fixed false -x 1996 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3\[1\] -fixed false -x 2213 -y 283
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\] -fixed false -x 975 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1017 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[2\] -fixed false -x 1054 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[6\] -fixed false -x 2247 -y 330
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[33\] -fixed false -x 1068 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9\[1\] -fixed false -x 1927 -y 264
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[0\] -fixed false -x 1177 -y 103
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[10\] -fixed false -x 766 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[30\] -fixed false -x 2251 -y 294
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1035 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1\[6\] -fixed false -x 2013 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO -fixed false -x 853 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_R\[1\] -fixed false -x 2140 -y 307
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 1122 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 2422 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9\[2\] -fixed false -x 2005 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv_0\[5\] -fixed false -x 2317 -y 360
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[34\] -fixed false -x 1150 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61\[18\] -fixed false -x 1026 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1477 -y 210
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 1586 -y 208
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[31\] -fixed false -x 1081 -y 76
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 1071 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_16_i_0_1 -fixed false -x 2230 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9\[0\] -fixed false -x 2284 -y 270
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[55\] -fixed false -x 2256 -y 291
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2\[9\] -fixed false -x 2286 -y 352
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[4\] -fixed false -x 2312 -y 325
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 1776 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15\[2\] -fixed false -x 2282 -y 274
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[2\] -fixed false -x 1403 -y 138
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0\[6\] -fixed false -x 1957 -y 282
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[11\] -fixed false -x 1278 -y 82
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[21\] -fixed false -x 1086 -y 81
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2 -fixed false -x 1416 -y 135
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_Z\[1\] -fixed false -x 1245 -y 100
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_1 -fixed false -x 1271 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1\[0\] -fixed false -x 2125 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 1930 -y 237
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[2\] -fixed false -x 952 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1\[4\] -fixed false -x 1918 -y 282
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 1142 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 1479 -y 228
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[1\] -fixed false -x 1231 -y 109
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx -fixed false -x 937 -y 124
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[6\] -fixed false -x 1077 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 1374 -y 235
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset -fixed false -x 1427 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 2405 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[17\] -fixed false -x 2382 -y 361
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_4 -fixed false -x 1225 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9\[4\] -fixed false -x 1963 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 -fixed false -x 890 -y 78
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3 -fixed false -x 1014 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[1\] -fixed false -x 795 -y 211
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[0\] -fixed false -x 735 -y 288
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 1056 -y 130
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_6dflt -fixed false -x 1156 -y 99
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[8\] -fixed false -x 1188 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 2234 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25\[7\] -fixed false -x 2238 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2AM1\[0\] -fixed false -x 2407 -y 354
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[42\] -fixed false -x 2247 -y 42
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 876 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0\[6\] -fixed false -x 2148 -y 271
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[27\] -fixed false -x 1161 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 2435 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 2392 -y 361
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[29\] -fixed false -x 1205 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 2400 -y 334
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 1050 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0\[3\] -fixed false -x 1934 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[21\] -fixed false -x 1017 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0\[2\] -fixed false -x 2083 -y 274
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61\[22\] -fixed false -x 980 -y 108
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[29\] -fixed false -x 990 -y 127
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[8\] -fixed false -x 1232 -y 75
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[23\] -fixed false -x 796 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 2416 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[28\] -fixed false -x 2451 -y 345
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 1076 -y 130
set_location -inst_name Controler_0/ADI_SPI_1/assert_data -fixed false -x 1354 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 1507 -y 181
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 -fixed false -x 1138 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 1360 -y 202
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1\[5\] -fixed false -x 1987 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 2321 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 2425 -y 333
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[7\] -fixed false -x 1430 -y 136
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[11\] -fixed false -x 1194 -y 97
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2\[3\] -fixed false -x 1166 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 1130 -y 79
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_2\[0\] -fixed false -x 1181 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 1107 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT\[0\] -fixed false -x 2101 -y 280
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2\[9\] -fixed false -x 1310 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1008 -y 118
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2\[0\] -fixed false -x 1225 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 2033 -y 217
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[27\] -fixed false -x 1137 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[7\] -fixed false -x 1930 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9s2 -fixed false -x 1992 -y 282
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 -fixed false -x 950 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[6\] -fixed false -x 1218 -y 75
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[4\] -fixed false -x 1284 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[2\] -fixed false -x 1042 -y 118
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg\[2\] -fixed false -x 881 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[4\] -fixed false -x 2016 -y 262
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 1547 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1\[4\] -fixed false -x 1913 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0\[5\] -fixed false -x 1921 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 2340 -y 343
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[2\] -fixed false -x 1315 -y 100
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[14\] -fixed false -x 1189 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C -fixed false -x 955 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9s2 -fixed false -x 2164 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3\[1\] -fixed false -x 2170 -y 274
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 868 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1513 -y 237
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 2344 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9\[2\] -fixed false -x 2205 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.CO1 -fixed false -x 2047 -y 288
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1530 -y 199
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[33\] -fixed false -x 1075 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_0_i_o4 -fixed false -x 2058 -y 273
set_location -inst_name Controler_0/Command_Decoder_0/counter\[12\] -fixed false -x 1104 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0\[5\] -fixed false -x 2287 -y 346
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 1531 -y 234
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[6\] -fixed false -x 1663 -y 226
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[31\] -fixed false -x 1080 -y 69
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[15\] -fixed false -x 915 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 -fixed false -x 2361 -y 321
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid_RNI3C4F -fixed false -x 2328 -y 330
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 1553 -y 220
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[11\] -fixed false -x 1286 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3\[6\] -fixed false -x 1995 -y 277
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITTP61 -fixed false -x 1400 -y 243
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[5\] -fixed false -x 1460 -y 141
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[16\] -fixed false -x 766 -y 69
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_2\[8\] -fixed false -x 1276 -y 84
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[6\] -fixed false -x 1063 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_13_9_sn_m6_e_0_a2_i -fixed false -x 2017 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 1402 -y 244
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 911 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1122 -y 88
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36\[1\]/U0_RGB1 -fixed false -x 583 -y 121
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[52\] -fixed false -x 1196 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 2371 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\] -fixed false -x 968 -y 82
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 1099 -y 43
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9\[3\] -fixed false -x 1922 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 870 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7\[3\] -fixed false -x 2136 -y 262
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2 -fixed false -x 1284 -y 168
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15\[5\] -fixed false -x 2279 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9\[6\] -fixed false -x 2014 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 -fixed false -x 2448 -y 351
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[35\] -fixed false -x 1147 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0\[9\] -fixed false -x 2280 -y 346
set_location -inst_name Controler_0/ADI_SPI_0/counter\[0\] -fixed false -x 1167 -y 88
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[26\] -fixed false -x 956 -y 114
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece\[1\] -fixed false -x 1128 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0\[0\] -fixed false -x 2289 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1\[4\] -fixed false -x 1911 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[39\] -fixed false -x 1153 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[4\] -fixed false -x 2371 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9\[4\] -fixed false -x 2101 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 1368 -y 234
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[16\] -fixed false -x 982 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[25\] -fixed false -x 1051 -y 42
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[7\] -fixed false -x 841 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0\[0\] -fixed false -x 2001 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_RNIRE7D1_1 -fixed false -x 2065 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 -fixed false -x 1034 -y 84
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[0\] -fixed false -x 1259 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a2_RNINEQQ_0 -fixed false -x 2242 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2\[25\] -fixed false -x 967 -y 108
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[8\] -fixed false -x 1176 -y 109
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[11\] -fixed false -x 976 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0\[0\] -fixed false -x 1931 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 2354 -y 343
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 870 -y 79
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[10\] -fixed false -x 1168 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1\[0\] -fixed false -x 2185 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[25\] -fixed false -x 926 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_0_i_o4 -fixed false -x 2196 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_30_0_sqmuxa_0_RNI8PTV2 -fixed false -x 2162 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNIPNRM -fixed false -x 1766 -y 252
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[8\] -fixed false -x 1405 -y 127
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[4\] -fixed false -x 1219 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 2342 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 2311 -y 331
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[14\] -fixed false -x 1299 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary\[0\] -fixed false -x 1027 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 2065 -y 217
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[18\] -fixed false -x 1402 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[16\] -fixed false -x 2451 -y 351
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 1037 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[23\] -fixed false -x 932 -y 105
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 1003 -y 85
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY -fixed false -x 2467 -y 376
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data\[4\] -fixed false -x 1985 -y 268
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1467 -y 214
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[2\] -fixed false -x 1053 -y 81
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[31\] -fixed false -x 1207 -y 61
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[11\] -fixed false -x 933 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_27_9_sn_m6_e_0_a2 -fixed false -x 2240 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 878 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 -fixed false -x 2450 -y 363
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4 -fixed false -x 1154 -y 162
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_17_1_sqmuxa_1 -fixed false -x 2172 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[8\] -fixed false -x 1057 -y 78
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[10\] -fixed false -x 1285 -y 180
set_location -inst_name Controler_0/Reset_Controler_0/state_reg\[2\] -fixed false -x 1218 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0\[0\] -fixed false -x 2160 -y 262
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61\[10\] -fixed false -x 1029 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9\[7\] -fixed false -x 2116 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[2\] -fixed false -x 1135 -y 75
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[32\] -fixed false -x 1134 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 1527 -y 199
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0 -fixed false -x 2197 -y 279
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[5\] -fixed false -x 1666 -y 226
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_2_0_iv\[1\] -fixed false -x 2294 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 2452 -y 316
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[7\] -fixed false -x 1003 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.0.un11_ilas_enablelto9 -fixed false -x 2291 -y 348
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 1540 -y 243
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNI4JJU\[0\] -fixed false -x 805 -y 72
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[5\] -fixed false -x 1319 -y 103
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2\[6\] -fixed false -x 1158 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[25\] -fixed false -x 2455 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1\[0\] -fixed false -x 2253 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_22_1_sqmuxa_3_0_a2_RNI2OK81 -fixed false -x 2046 -y 273
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/un1_re_set6 -fixed false -x 1050 -y 129
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[50\] -fixed false -x 509 -y 42
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[11\] -fixed false -x 1392 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0\[3\] -fixed false -x 2058 -y 255
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[13\] -fixed false -x 926 -y 115
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 1113 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[0\] -fixed false -x 1237 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_RNO -fixed false -x 2370 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2\[4\] -fixed false -x 2234 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0\[2\] -fixed false -x 1832 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 2378 -y 376
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 936 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 914 -y 100
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO\[0\] -fixed false -x 1152 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1\[6\] -fixed false -x 2142 -y 270
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 1038 -y 133
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[8\] -fixed false -x 1327 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[1\] -fixed false -x 2268 -y 295
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 -fixed false -x 1264 -y 96
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_1\[7\] -fixed false -x 1261 -y 84
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[11\] -fixed false -x 1213 -y 105
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 943 -y 118
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[0\] -fixed false -x 1260 -y 169
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync\[1\] -fixed false -x 2338 -y 325
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 1059 -y 106
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1 -fixed false -x 2449 -y 164
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0\[6\] -fixed false -x 1973 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[22\] -fixed false -x 789 -y 70
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 1191 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9\[3\] -fixed false -x 2115 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 1106 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 1216 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO\[5\] -fixed false -x 886 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 2417 -y 361
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_0_o3 -fixed false -x 1074 -y 132
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 2414 -y 372
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 1767 -y 220
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[7\] -fixed false -x 1703 -y 262
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[3\] -fixed false -x 1287 -y 88
set_location -inst_name Controler_0/Command_Decoder_0/Perif_BUSY_5 -fixed false -x 1225 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3\[8\] -fixed false -x 2333 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.N_94_i_i -fixed false -x 2050 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_22_0_sqmuxa_0_RNID0FE1 -fixed false -x 1910 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 2354 -y 346
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 -fixed false -x 1128 -y 108
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 891 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0\[6\] -fixed false -x 1995 -y 276
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0 -fixed false -x 1382 -y 129
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[6\] -fixed false -x 1393 -y 138
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[19\] -fixed false -x 1711 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter -fixed false -x 2330 -y 342
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 1126 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 2433 -y 342
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 877 -y 108
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3\[3\] -fixed false -x 828 -y 75
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[20\] -fixed false -x 764 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty -fixed false -x 2335 -y 328
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[17\] -fixed false -x 1069 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[1\] -fixed false -x 1021 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 1375 -y 202
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer\[6\] -fixed false -x 1196 -y 90
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 -fixed false -x 994 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1\[7\] -fixed false -x 1992 -y 261
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[31\] -fixed false -x 1278 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 1188 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[29\] -fixed false -x 2424 -y 336
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2\[28\] -fixed false -x 1078 -y 108
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 873 -y 85
set_location -inst_name Communication_0/Communication_Controler_0/read_data_frame_Z\[4\] -fixed false -x 1240 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 931 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 2359 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9\[2\] -fixed false -x 2263 -y 267
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[1\] -fixed false -x 1292 -y 166
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 2406 -y 328
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M -fixed false -x 903 -y 105
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[27\] -fixed false -x 1098 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/Q\[3\] -fixed false -x 2438 -y 360
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[17\] -fixed false -x 1068 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 2395 -y 343
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0\[14\] -fixed false -x 1401 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[3\] -fixed false -x 2131 -y 301
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_a4_0_2 -fixed false -x 2196 -y 279
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[16\] -fixed false -x 1201 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_30_0_sqmuxa_0 -fixed false -x 2161 -y 276
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO -fixed false -x 1083 -y 96
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs -fixed false -x 1259 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 914 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 2361 -y 370
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 927 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 -fixed false -x 1051 -y 108
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[8\] -fixed false -x 1289 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2\[3\] -fixed false -x 2143 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_9_i_o2 -fixed false -x 2163 -y 276
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_RNO\[2\] -fixed false -x 1170 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 1786 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[24\] -fixed false -x 2313 -y 330
set_location -inst_name Controler_0/Command_Decoder_0/counter\[16\] -fixed false -x 1108 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1964 -y 238
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i -fixed false -x 1185 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 1179 -y 69
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u -fixed false -x 1150 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9\[2\] -fixed false -x 1984 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9\[4\] -fixed false -x 1923 -y 279
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 2175 -y 217
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[8\] -fixed false -x 1244 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[12\] -fixed false -x 1396 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[29\] -fixed false -x 2317 -y 327
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[8\] -fixed false -x 1165 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[20\] -fixed false -x 2458 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0\[7\] -fixed false -x 2159 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count\[9\] -fixed false -x 2446 -y 370
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 1655 -y 223
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 955 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1977 -y 238
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_2\[9\] -fixed false -x 1184 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 995 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1471 -y 181
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1\[9\] -fixed false -x 1278 -y 90
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[12\] -fixed false -x 896 -y 88
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un7_almostfulli_assert -fixed false -x 1473 -y 180
set_location -inst_name Controler_0/REGISTERS_0/state_reg_ns_i_a2\[5\] -fixed false -x 1219 -y 99
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[5\] -fixed false -x 1179 -y 103
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv\[14\] -fixed false -x 1283 -y 81
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[1\] -fixed false -x 900 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array_1 -fixed false -x 2263 -y 297
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0 -fixed false -x 1336 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/pll_inst_0_1 -fixed false -x 4 -y 4
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[12\] -fixed false -x 1221 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_0_1_sqmuxa_3_1 -fixed false -x 2225 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1\[0\] -fixed false -x 1896 -y 270
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0\[0\] -fixed false -x 1167 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg\[8\] -fixed false -x 962 -y 124
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame\[2\] -fixed false -x 2284 -y 346
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 1581 -y 246
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9\[7\] -fixed false -x 2117 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[27\] -fixed false -x 983 -y 117
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[13\] -fixed false -x 1278 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[5\] -fixed false -x 2421 -y 360
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 1785 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1\[7\] -fixed false -x 1998 -y 282
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 1107 -y 124
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[3\] -fixed false -x 1176 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 2430 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 2413 -y 343
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 1503 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1\[3\] -fixed false -x 2251 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[10\] -fixed false -x 2153 -y 307
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[27\] -fixed false -x 1312 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2\[5\] -fixed false -x 938 -y 123
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[17\] -fixed false -x 1254 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[15\] -fixed false -x 1064 -y 87
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[38\] -fixed false -x 2075 -y 42
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1\[5\] -fixed false -x 2267 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[31\] -fixed false -x 2317 -y 330
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[1\] -fixed false -x 1396 -y 138
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[2\] -fixed false -x 2415 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI20FM1\[0\] -fixed false -x 2335 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a2 -fixed false -x 2238 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[18\] -fixed false -x 1213 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 2407 -y 349
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[24\] -fixed false -x 902 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1500 -y 229
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 1525 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 2323 -y 328
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[1\] -fixed false -x 1400 -y 138
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 2054 -y 216
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 1051 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 2286 -y 370
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[7\] -fixed false -x 845 -y 76
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[5\] -fixed false -x 1279 -y 174
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/un1_re_set6_0_x2 -fixed false -x 1135 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9\[5\] -fixed false -x 1912 -y 264
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 974 -y 124
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[15\] -fixed false -x 1282 -y 82
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 958 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 912 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9s2 -fixed false -x 2229 -y 267
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[30\] -fixed false -x 1068 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 2344 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0\[5\] -fixed false -x 2005 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[20\] -fixed false -x 990 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 2420 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.0.un11_ilas_enablelto9 -fixed false -x 2385 -y 357
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[3\] -fixed false -x 1019 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg\[1\] -fixed false -x 1182 -y 73
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[18\] -fixed false -x 1154 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[9\] -fixed false -x 1073 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 846 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 2426 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 2289 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1\[0\] -fixed false -x 1921 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2\[4\] -fixed false -x 1917 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 1497 -y 216
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[18\] -fixed false -x 1113 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1\[7\] -fixed false -x 2288 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8\[2\] -fixed false -x 2151 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0\[6\] -fixed false -x 2100 -y 261
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[1\] -fixed false -x 1197 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[24\] -fixed false -x 908 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 2325 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3\[2\] -fixed false -x 2072 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 2426 -y 376
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[1\] -fixed false -x 1323 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 1028 -y 84
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[25\] -fixed false -x 1073 -y 109
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[7\] -fixed false -x 1435 -y 135
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_1\[6\] -fixed false -x 2293 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9s2 -fixed false -x 2249 -y 270
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 1027 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 992 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26\[6\] -fixed false -x 2165 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6 -fixed false -x 2389 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[10\] -fixed false -x 2414 -y 337
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[12\] -fixed false -x 904 -y 90
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[3\] -fixed false -x 1270 -y 82
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r -fixed false -x 1111 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9\[3\] -fixed false -x 1948 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1\[3\] -fixed false -x 2091 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1\[4\] -fixed false -x 2102 -y 255
set_location -inst_name Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0 -fixed false -x 1168 -y 162
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0\[6\] -fixed false -x 1929 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0 -fixed false -x 2460 -y 371
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[58\] -fixed false -x 1067 -y 228
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1\[5\] -fixed false -x 2211 -y 267
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 1064 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9\[4\] -fixed false -x 2118 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 2386 -y 334
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 1650 -y 222
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[5\] -fixed false -x 1157 -y 76
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1081 -y 64
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2\[0\] -fixed false -x 840 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_R\[0\] -fixed false -x 2271 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 2347 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[2\] -fixed false -x 2416 -y 334
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 977 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array -fixed false -x 2272 -y 297
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[10\] -fixed false -x 1268 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1046 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1733 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[5\] -fixed false -x 2415 -y 354
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[6\] -fixed false -x 958 -y 127
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[6\] -fixed false -x 1048 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 2411 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0\[6\] -fixed false -x 1988 -y 261
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 1525 -y 199
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[8\] -fixed false -x 902 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 2415 -y 370
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 1104 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 2238 -y 334
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[0\] -fixed false -x 1089 -y 78
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[12\] -fixed false -x 1158 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 1584 -y 207
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[9\] -fixed false -x 1269 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 1583 -y 244
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 2282 -y 370
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 -fixed false -x 1048 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT\[6\] -fixed false -x 2071 -y 289
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[15\] -fixed false -x 1398 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[7\] -fixed false -x 1933 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1\[5\] -fixed false -x 1996 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27\[2\] -fixed false -x 2242 -y 262
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1962 -y 238
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0\[0\] -fixed false -x 956 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9\[4\] -fixed false -x 2223 -y 261
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1112 -y 85
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[7\] -fixed false -x 1278 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 2275 -y 199
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 867 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 2423 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10\[5\] -fixed false -x 1929 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0\[3\] -fixed false -x 2107 -y 255
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[7\] -fixed false -x 1176 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 1536 -y 213
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3\[1\] -fixed false -x 832 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[19\] -fixed false -x 2223 -y 330
set_location -inst_name Controler_0/ADI_SPI_1/sdio_1 -fixed false -x 1323 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa -fixed false -x 1008 -y 81
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[5\] -fixed false -x 938 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 2421 -y 364
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 1471 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[18\] -fixed false -x 2272 -y 294
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[11\] -fixed false -x 1263 -y 100
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[19\] -fixed false -x 1145 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8\[1\] -fixed false -x 2116 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNO\[0\] -fixed false -x 2378 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1\[3\] -fixed false -x 1999 -y 283
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C\[3\] -fixed false -x 1175 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[30\] -fixed false -x 1069 -y 79
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[31\] -fixed false -x 1082 -y 69
set_location -inst_name Controler_0/ADI_SPI_1/sclk -fixed false -x 1345 -y 97
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[29\] -fixed false -x 1314 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19\[1\] -fixed false -x 2110 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 2338 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9\[5\] -fixed false -x 1918 -y 264
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1554 -y 220
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9\[3\] -fixed false -x 1989 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_1_RNIRE7D1 -fixed false -x 1974 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 935 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 1024 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9\[1\] -fixed false -x 1963 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.N_17_i -fixed false -x 2096 -y 279
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_RNIDI9C\[2\] -fixed false -x 1164 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9\[2\] -fixed false -x 2232 -y 262
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[6\] -fixed false -x 1328 -y 100
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 966 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 -fixed false -x 1771 -y 220
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 2402 -y 337
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[25\] -fixed false -x 1114 -y 75
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 1060 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0\[4\] -fixed false -x 1947 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[2\] -fixed false -x 1881 -y 280
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1\[3\] -fixed false -x 1338 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9\[3\] -fixed false -x 2150 -y 255
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set -fixed false -x 1375 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn_RNO -fixed false -x 2350 -y 324
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[26\] -fixed false -x 1068 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0\[6\] -fixed false -x 1958 -y 282
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[10\] -fixed false -x 1250 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 955 -y 115
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[14\] -fixed false -x 1112 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a2_1_RNI68E91 -fixed false -x 2220 -y 276
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[13\] -fixed false -x 1292 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0\[3\] -fixed false -x 2372 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 2352 -y 373
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[3\] -fixed false -x 967 -y 84
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[1\] -fixed false -x 1266 -y 169
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 959 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_OR2 -fixed false -x 2384 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 2301 -y 361
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2\[0\] -fixed false -x 1223 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 2381 -y 343
set_location -inst_name Controler_0/gpio_controler_0/state_reg_ns_a2\[4\] -fixed false -x 1216 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1489 -y 247
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1144 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[1\] -fixed false -x 955 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 2352 -y 357
set_location -inst_name Controler_0/Command_Decoder_0/counter\[14\] -fixed false -x 1106 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[6\] -fixed false -x 2432 -y 369
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[23\] -fixed false -x 957 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI2PKM\[0\] -fixed false -x 2329 -y 342
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 1530 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[5\] -fixed false -x 2315 -y 325
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[19\] -fixed false -x 927 -y 117
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 1080 -y 109
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[9\] -fixed false -x 1279 -y 102
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18 -fixed false -x 1333 -y 87
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D -fixed false -x 1784 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_4 -fixed false -x 2356 -y 354
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 871 -y 54
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0\[2\] -fixed false -x 1951 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 2419 -y 373
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 1555 -y 207
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[14\] -fixed false -x 1160 -y 111
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO\[1\] -fixed false -x 1159 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1\[4\] -fixed false -x 1990 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 1779 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array_4 -fixed false -x 2256 -y 294
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO\[12\] -fixed false -x 986 -y 78
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[36\] -fixed false -x 1140 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9s2 -fixed false -x 2237 -y 267
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 1044 -y 136
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[8\] -fixed false -x 1130 -y 78
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2\[15\] -fixed false -x 1225 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 -fixed false -x 1098 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2_i_m2 -fixed false -x 1475 -y 180
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 983 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[0\] -fixed false -x 1881 -y 244
set_location -inst_name Communication_0/Communication_Controler_0/m4_e -fixed false -x 1193 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1527 -y 235
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIE9N01\[4\] -fixed false -x 949 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 2353 -y 343
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 1123 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[7\] -fixed false -x 2414 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_0_1 -fixed false -x 2064 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[19\] -fixed false -x 2256 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1\[4\] -fixed false -x 1904 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI6RKH\[0\] -fixed false -x 2381 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19\[5\] -fixed false -x 2099 -y 265
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2 -fixed false -x 1195 -y 87
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82\[0\] -fixed false -x 965 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_10 -fixed false -x 1440 -y 144
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[12\] -fixed false -x 995 -y 123
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[13\] -fixed false -x 1339 -y 180
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 1007 -y 87
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 1026 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[18\] -fixed false -x 1052 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_o2\[2\] -fixed false -x 2196 -y 300
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_1\[6\] -fixed false -x 1275 -y 87
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 -fixed false -x 887 -y 78
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 950 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data\[8\] -fixed false -x 1908 -y 253
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 982 -y 88
set_location -inst_name Controler_0/Command_Decoder_0/Perif_BUSY_4 -fixed false -x 1229 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1984 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0\[1\] -fixed false -x 2156 -y 271
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1531 -y 223
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 2356 -y 373
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[9\] -fixed false -x 1437 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0\[5\] -fixed false -x 1958 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv_RNO\[7\] -fixed false -x 2316 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array_4 -fixed false -x 2258 -y 294
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[9\] -fixed false -x 1226 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_3_0_iv_0\[5\] -fixed false -x 2322 -y 348
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[2\] -fixed false -x 906 -y 103
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[17\] -fixed false -x 1071 -y 84
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[37\] -fixed false -x 1106 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1\[4\] -fixed false -x 1944 -y 282
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[16\] -fixed false -x 1460 -y 144
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6\[1\] -fixed false -x 2154 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 2336 -y 328
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[57\] -fixed false -x 1501 -y 213
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i\[2\] -fixed false -x 2451 -y 369
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1987 -y 235
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1077 -y 64
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[0\] -fixed false -x 1055 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_fifo_count_1_0\[5\] -fixed false -x 2083 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1\[4\] -fixed false -x 2044 -y 289
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[30\] -fixed false -x 2136 -y 303
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[39\] -fixed false -x 1883 -y 315
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0\[2\] -fixed false -x 2010 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 883 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82\[7\] -fixed false -x 1054 -y 114
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[10\] -fixed false -x 1342 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1\[6\] -fixed false -x 2146 -y 270
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[8\] -fixed false -x 1907 -y 256
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_2\[2\] -fixed false -x 1148 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9\[5\] -fixed false -x 2002 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[30\] -fixed false -x 939 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2\[1\] -fixed false -x 853 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 858 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 1690 -y 229
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 -fixed false -x 1127 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 2446 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2\[0\] -fixed false -x 1973 -y 261
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 1458 -y 184
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[38\] -fixed false -x 1050 -y 82
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer_RNO\[0\] -fixed false -x 1309 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 2373 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24\[1\] -fixed false -x 1926 -y 271
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 1581 -y 253
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_fifo_count_1_0\[4\] -fixed false -x 2085 -y 279
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 1574 -y 244
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[18\] -fixed false -x 1154 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0\[5\] -fixed false -x 1894 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 871 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[8\] -fixed false -x 1826 -y 241
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[10\] -fixed false -x 903 -y 118
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[9\] -fixed false -x 1051 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[23\] -fixed false -x 994 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 1486 -y 247
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 1060 -y 127
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO\[9\] -fixed false -x 963 -y 123
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[24\] -fixed false -x 1079 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[30\] -fixed false -x 2251 -y 295
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_13_i_0_RNO -fixed false -x 2210 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_16_i_0 -fixed false -x 2059 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 2093 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[0\] -fixed false -x 2376 -y 360
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[11\] -fixed false -x 1062 -y 133
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[11\] -fixed false -x 1353 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0\[3\] -fixed false -x 2299 -y 348
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 892 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 1514 -y 225
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 2405 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_a3_0_0\[4\] -fixed false -x 2372 -y 324
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 2439 -y 361
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[0\] -fixed false -x 1308 -y 175
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 1010 -y 118
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[2\] -fixed false -x 1173 -y 88
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[29\] -fixed false -x 946 -y 91
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[12\] -fixed false -x 950 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[7\] -fixed false -x 2147 -y 301
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 871 -y 85
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[9\] -fixed false -x 1330 -y 91
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 -fixed false -x 1072 -y 100
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[51\] -fixed false -x 705 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1\[4\] -fixed false -x 2232 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[17\] -fixed false -x 2250 -y 336
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 884 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT_RNO_0\[6\] -fixed false -x 2064 -y 282
set_location -inst_name Data_Block_0/Communication_Builder_0/op_ge.un8_frame_counter_golto4 -fixed false -x 1269 -y 165
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 896 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 2273 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1\[15\] -fixed false -x 2300 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m12_e_0_a3 -fixed false -x 2031 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[28\] -fixed false -x 1083 -y 78
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO -fixed false -x 1427 -y 129
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[2\] -fixed false -x 1289 -y 166
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_0_iv\[10\] -fixed false -x 1280 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[6\] -fixed false -x 1161 -y 76
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 1023 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0\[5\] -fixed false -x 1944 -y 279
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[5\] -fixed false -x 1276 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2\[0\] -fixed false -x 1101 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 2324 -y 370
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[4\] -fixed false -x 2378 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[1\] -fixed false -x 2303 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[26\] -fixed false -x 2290 -y 324
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[27\] -fixed false -x 1029 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_1 -fixed false -x 2373 -y 360
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 985 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[30\] -fixed false -x 2231 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/OutputData_3_2_sqmuxa_RNIBK3E -fixed false -x 2326 -y 351
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[26\] -fixed false -x 1058 -y 91
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 1049 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 1651 -y 222
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82\[3\] -fixed false -x 990 -y 111
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_6\[2\] -fixed false -x 1339 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26\[3\] -fixed false -x 1909 -y 271
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[42\] -fixed false -x 2031 -y 183
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1\[7\] -fixed false -x 2156 -y 255
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1097 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0\[0\] -fixed false -x 1970 -y 264
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_7 -fixed false -x 1065 -y 132
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array_2 -fixed false -x 2262 -y 294
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r -fixed false -x 919 -y 88
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 1038 -y 87
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 995 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[4\] -fixed false -x 918 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 2316 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 2319 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r\[1\] -fixed false -x 2436 -y 364
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i -fixed false -x 1186 -y 78
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[14\] -fixed false -x 1205 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 -fixed false -x 1047 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 2373 -y 364
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 1468 -y 211
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[20\] -fixed false -x 2451 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 2399 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv_0\[6\] -fixed false -x 2364 -y 357
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[31\] -fixed false -x 1074 -y 79
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[22\] -fixed false -x 1344 -y 100
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[19\] -fixed false -x 1713 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 2171 -y 217
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 854 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0\[3\] -fixed false -x 1981 -y 267
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[3\] -fixed false -x 1189 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1\[2\] -fixed false -x 2245 -y 264
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[11\] -fixed false -x 1404 -y 127
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1144 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 2404 -y 346
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[8\] -fixed false -x 1303 -y 174
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[15\] -fixed false -x 1199 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\] -fixed false -x 1165 -y 70
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[28\] -fixed false -x 1409 -y 133
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[13\] -fixed false -x 883 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1\[0\] -fixed false -x 1979 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0\[1\] -fixed false -x 1939 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9\[3\] -fixed false -x 2254 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 1047 -y 72
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[53\] -fixed false -x 1557 -y 183
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_RNILAH31 -fixed false -x 1000 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 2346 -y 334
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 1456 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg\[4\] -fixed false -x 2222 -y 301
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary\[1\] -fixed false -x 1030 -y 79
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[16\] -fixed false -x 1229 -y 190
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1\[2\] -fixed false -x 2042 -y 289
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[8\] -fixed false -x 2242 -y 334
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[6\] -fixed false -x 1937 -y 256
set_location -inst_name Controler_0/gpio_controler_0/PULSE_LENGTH\[9\] -fixed false -x 1293 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24\[2\] -fixed false -x 1925 -y 271
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1456 -y 217
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 1777 -y 256
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[12\] -fixed false -x 1192 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter\[5\] -fixed false -x 1265 -y 166
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[0\] -fixed false -x 1311 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9\[6\] -fixed false -x 2197 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[1\] -fixed false -x 2320 -y 369
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[14\] -fixed false -x 933 -y 165
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[9\] -fixed false -x 1227 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1764 -y 220
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIEJ5N -fixed false -x 1784 -y 255
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[17\] -fixed false -x 1067 -y 64
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[3\] -fixed false -x 1287 -y 168
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[6\] -fixed false -x 1318 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns\[3\] -fixed false -x 2139 -y 291
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 2417 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9\[4\] -fixed false -x 2127 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 2314 -y 325
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 2076 -y 216
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61\[18\] -fixed false -x 981 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[29\] -fixed false -x 929 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[4\] -fixed false -x 2413 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28\[5\] -fixed false -x 1948 -y 283
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[7\] -fixed false -x 891 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1\[3\] -fixed false -x 1936 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 2387 -y 337
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[2\] -fixed false -x 1314 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO -fixed false -x 2073 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[25\] -fixed false -x 2448 -y 336
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1011 -y 124
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter\[0\] -fixed false -x 963 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[31\] -fixed false -x 2248 -y 295
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[15\] -fixed false -x 1347 -y 184
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_0_1 -fixed false -x 2065 -y 279
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1576 -y 247
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_RNINUMA1 -fixed false -x 1270 -y 165
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[31\] -fixed false -x 1412 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO -fixed false -x 1481 -y 192
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2\[2\] -fixed false -x 2238 -y 261
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 1082 -y 127
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[9\] -fixed false -x 1164 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns\[1\] -fixed false -x 2136 -y 291
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_1\[7\] -fixed false -x 2292 -y 348
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[13\] -fixed false -x 1226 -y 190
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21\[1\] -fixed false -x 1889 -y 265
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set -fixed false -x 1057 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[20\] -fixed false -x 964 -y 103
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[2\] -fixed false -x 964 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 990 -y 115
set_location -inst_name Controler_0/gpio_controler_0/un16_write_signal_2_0 -fixed false -x 1267 -y 90
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 954 -y 97
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[17\] -fixed false -x 1072 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14\[6\] -fixed false -x 1915 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence\[3\] -fixed false -x 2140 -y 298
set_location -inst_name Controler_0/ADI_SPI_0/sclk -fixed false -x 1199 -y 82
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[12\] -fixed false -x 1406 -y 129
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_0_a3\[0\] -fixed false -x 2062 -y 291
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 1774 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 2393 -y 376
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0\[7\] -fixed false -x 2192 -y 264
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0\[3\] -fixed false -x 1279 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 2376 -y 349
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 873 -y 72
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[18\] -fixed false -x 1364 -y 181
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 1015 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value\[3\] -fixed false -x 1160 -y 76
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[7\] -fixed false -x 1055 -y 114
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[35\] -fixed false -x 1076 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 2421 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61\[26\] -fixed false -x 977 -y 108
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[12\] -fixed false -x 1059 -y 132
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0\[4\] -fixed false -x 2258 -y 270
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg\[1\] -fixed false -x 831 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 1533 -y 246
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[13\] -fixed false -x 1084 -y 88
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[4\] -fixed false -x 1044 -y 135
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2\[7\] -fixed false -x 2253 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1044 -y 72
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[9\] -fixed false -x 903 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 2380 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 2384 -y 349
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[32\] -fixed false -x 1088 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9\[1\] -fixed false -x 2153 -y 270
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2\[9\] -fixed false -x 1086 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9\[6\] -fixed false -x 2148 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5\[1\] -fixed false -x 2271 -y 268
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[13\] -fixed false -x 933 -y 102
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n3 -fixed false -x 888 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[21\] -fixed false -x 2427 -y 375
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 2408 -y 364
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 2009 -y 238
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 -fixed false -x 1272 -y 99
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 1046 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[8\] -fixed false -x 1812 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_a4_0 -fixed false -x 2064 -y 279
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[12\] -fixed false -x 1055 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer\[3\] -fixed false -x 2152 -y 292
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[4\] -fixed false -x 958 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[21\] -fixed false -x 1068 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0\[5\] -fixed false -x 1960 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1\[4\] -fixed false -x 2094 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9\[0\] -fixed false -x 2006 -y 276
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[5\] -fixed false -x 1145 -y 97
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[10\] -fixed false -x 1141 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 2387 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0\[3\] -fixed false -x 1831 -y 277
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set -fixed false -x 1473 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[2\] -fixed false -x 2253 -y 330
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data\[9\] -fixed false -x 1913 -y 253
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1\[6\] -fixed false -x 1311 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0\[1\] -fixed false -x 2109 -y 267
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[5\] -fixed false -x 1283 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1\[1\] -fixed false -x 1925 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[3\] -fixed false -x 2387 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_1 -fixed false -x 2085 -y 276
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[52\] -fixed false -x 1166 -y 336
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 1544 -y 243
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RE_d1 -fixed false -x 2415 -y 334
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[2\] -fixed false -x 1166 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 2381 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 2450 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0\[5\] -fixed false -x 1893 -y 264
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[0\] -fixed false -x 1285 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 2292 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[1\] -fixed false -x 2377 -y 360
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[21\] -fixed false -x 968 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/history\[0\] -fixed false -x 2451 -y 364
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3 -fixed false -x 1164 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[1\] -fixed false -x 1438 -y 136
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[5\] -fixed false -x 837 -y 226
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRER91 -fixed false -x 1373 -y 201
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 1100 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0\[6\] -fixed false -x 2143 -y 267
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1447 -y 208
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg\[0\] -fixed false -x 1182 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 1112 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[6\] -fixed false -x 1141 -y 75
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 991 -y 97
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[20\] -fixed false -x 1178 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1454 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_19_1_sqmuxa_4 -fixed false -x 2052 -y 273
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[19\] -fixed false -x 979 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15\[7\] -fixed false -x 2011 -y 274
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 1484 -y 247
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1\[3\] -fixed false -x 2145 -y 264
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[6\] -fixed false -x 1437 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1\[7\] -fixed false -x 1926 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1040 -y 117
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[6\] -fixed false -x 893 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[18\] -fixed false -x 908 -y 117
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[33\] -fixed false -x 2085 -y 237
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14\[6\] -fixed false -x 2140 -y 277
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0\[3\] -fixed false -x 2084 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[19\] -fixed false -x 936 -y 117
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1126 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[1\] -fixed false -x 1846 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_0\[2\] -fixed false -x 2048 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o4_RNIUG7D1_2 -fixed false -x 1973 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1\[2\] -fixed false -x 1975 -y 261
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[18\] -fixed false -x 911 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24\[7\] -fixed false -x 2117 -y 274
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles\[0\] -fixed false -x 1135 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 2422 -y 373
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[6\] -fixed false -x 1286 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 2313 -y 369
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[2\] -fixed false -x 964 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10 -fixed false -x 888 -y 78
set_location -inst_name Controler_0/ADI_SPI_0/counter\[2\] -fixed false -x 1166 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_11_1_sqmuxa_0_a4 -fixed false -x 1979 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9\[1\] -fixed false -x 1960 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21\[2\] -fixed false -x 2108 -y 271
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[12\] -fixed false -x 1113 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[17\] -fixed false -x 2452 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 2413 -y 337
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 1214 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame\[1\] -fixed false -x 2291 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1\[3\] -fixed false -x 1901 -y 273
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable -fixed false -x 1237 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1\[4\] -fixed false -x 2114 -y 261
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 1205 -y 70
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2\[38\] -fixed false -x 1094 -y 78
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[10\] -fixed false -x 1102 -y 118
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[31\] -fixed false -x 1129 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[12\] -fixed false -x 2412 -y 354
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[13\] -fixed false -x 1070 -y 136
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2\[17\] -fixed false -x 973 -y 111
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[23\] -fixed false -x 1158 -y 106
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[2\] -fixed false -x 2035 -y 315
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1\[0\] -fixed false -x 1960 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 2326 -y 370
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO -fixed false -x 1145 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1\[6\] -fixed false -x 2287 -y 343
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 974 -y 100
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[8\] -fixed false -x 1317 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO -fixed false -x 1704 -y 219
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1483 -y 208
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[7\] -fixed false -x 1302 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 2417 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9\[0\] -fixed false -x 2108 -y 264
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs -fixed false -x 1299 -y 84
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[0\] -fixed false -x 1333 -y 193
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2\[1\] -fixed false -x 1902 -y 267
set_location -inst_name Controler_0/Reset_Controler_0/un1_write_signal_1_0 -fixed false -x 1211 -y 96
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 1068 -y 126
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 1120 -y 124
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 990 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[22\] -fixed false -x 2459 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0\[1\] -fixed false -x 2347 -y 321
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[23\] -fixed false -x 1236 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9\[4\] -fixed false -x 2243 -y 255
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 870 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9\[0\] -fixed false -x 2009 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 1089 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1\[0\] -fixed false -x 1969 -y 264
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[4\] -fixed false -x 1312 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1\[0\] -fixed false -x 2178 -y 274
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[3\] -fixed false -x 1060 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[29\] -fixed false -x 1410 -y 133
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 2279 -y 199
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 947 -y 106
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 1057 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 2241 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data\[8\] -fixed false -x 1895 -y 277
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 2273 -y 199
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[3\] -fixed false -x 2325 -y 315
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[31\] -fixed false -x 1073 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 966 -y 118
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[30\] -fixed false -x 1078 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 2455 -y 345
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 894 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27\[5\] -fixed false -x 1895 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18\[4\] -fixed false -x 1897 -y 268
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[15\] -fixed false -x 1157 -y 102
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[53\] -fixed false -x 2078 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty -fixed false -x 2376 -y 364
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 2098 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0\[3\] -fixed false -x 2193 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3\[2\] -fixed false -x 2105 -y 256
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 1066 -y 130
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 877 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9\[0\] -fixed false -x 2201 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3\[6\] -fixed false -x 2286 -y 337
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[12\] -fixed false -x 1093 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1\[6\] -fixed false -x 1889 -y 261
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 1975 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[13\] -fixed false -x 2456 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9\[4\] -fixed false -x 2137 -y 261
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 907 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 2363 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_i_0_i\[0\] -fixed false -x 2179 -y 300
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0\[1\] -fixed false -x 1136 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/re_set_RNO -fixed false -x 2398 -y 369
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[16\] -fixed false -x 1212 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 1134 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[5\] -fixed false -x 1956 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3\[2\] -fixed false -x 2454 -y 351
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 -fixed false -x 1081 -y 114
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_0\[2\] -fixed false -x 1250 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1\[5\] -fixed false -x 1917 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0\[4\] -fixed false -x 2286 -y 274
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 1541 -y 208
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 893 -y 91
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNI6OLB2\[9\] -fixed false -x 1275 -y 165
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[17\] -fixed false -x 1222 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg\[3\] -fixed false -x 2323 -y 358
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[5\] -fixed false -x 959 -y 127
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[31\] -fixed false -x 1415 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0\[1\] -fixed false -x 2183 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[2\] -fixed false -x 2380 -y 361
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_3\[0\] -fixed false -x 829 -y 75
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 -fixed false -x 1086 -y 114
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[4\] -fixed false -x 898 -y 112
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[22\] -fixed false -x 2228 -y 123
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[32\] -fixed false -x 1473 -y 240
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[22\] -fixed false -x 1065 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9\[0\] -fixed false -x 2258 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_22_1_sqmuxa_3_0_a2 -fixed false -x 2256 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3\[5\] -fixed false -x 2285 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 2361 -y 348
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3\[7\] -fixed false -x 2287 -y 337
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[2\] -fixed false -x 1158 -y 76
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[21\] -fixed false -x 1076 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0\[5\] -fixed false -x 1945 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2\[5\] -fixed false -x 2062 -y 280
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[29\] -fixed false -x 1072 -y 84
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[22\] -fixed false -x 1084 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[28\] -fixed false -x 1482 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/REN_d1 -fixed false -x 2398 -y 364
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[11\] -fixed false -x 1217 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_RNO\[0\] -fixed false -x 2284 -y 300
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[2\] -fixed false -x 942 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame -fixed false -x 1470 -y 154
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 2343 -y 364
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 876 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[18\] -fixed false -x 2226 -y 330
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg\[1\] -fixed false -x 2312 -y 349
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[12\] -fixed false -x 1334 -y 100
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[6\] -fixed false -x 1086 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9\[2\] -fixed false -x 1925 -y 270
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 1649 -y 223
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns_i_o3\[3\] -fixed false -x 2314 -y 354
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[19\] -fixed false -x 1156 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a4_2_0 -fixed false -x 2187 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31\[1\] -fixed false -x 2210 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 2250 -y 364
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1\[6\] -fixed false -x 1064 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_12_i_0 -fixed false -x 2208 -y 273
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[17\] -fixed false -x 1047 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[5\] -fixed false -x 1147 -y 75
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[5\] -fixed false -x 1261 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 1547 -y 214
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_2_2_sqmuxa -fixed false -x 2324 -y 357
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1\[10\] -fixed false -x 1224 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1482 -y 229
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_20_i_a2_0 -fixed false -x 2231 -y 279
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 1378 -y 235
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21\[0\] -fixed false -x 2019 -y 274
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1541 -y 238
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[15\] -fixed false -x 1207 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 1574 -y 208
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[13\] -fixed false -x 1404 -y 130
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array_2 -fixed false -x 2136 -y 300
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 1478 -y 210
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[5\] -fixed false -x 1301 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 2007 -y 238
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[8\] -fixed false -x 1230 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1993 -y 240
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 -fixed false -x 838 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5\[0\] -fixed false -x 2246 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1\[5\] -fixed false -x 2089 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_29_9_sn_m12_e_0_a3_0 -fixed false -x 2206 -y 276
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[17\] -fixed false -x 801 -y 70
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 -fixed false -x 1263 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 879 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[9\] -fixed false -x 848 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9\[2\] -fixed false -x 1912 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[0\] -fixed false -x 2270 -y 294
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[3\] -fixed false -x 1059 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_31_1_sqmuxa_3_0_a4 -fixed false -x 1918 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 2370 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_8_1_sqmuxa_0_a2 -fixed false -x 2218 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 2234 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9s2 -fixed false -x 2226 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11\[1\] -fixed false -x 2195 -y 262
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 1534 -y 223
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg\[0\] -fixed false -x 960 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 1357 -y 202
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable -fixed false -x 1549 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1\[9\] -fixed false -x 2310 -y 346
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2\[29\] -fixed false -x 990 -y 126
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[26\] -fixed false -x 909 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 1528 -y 229
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[22\] -fixed false -x 1152 -y 105
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 1036 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[9\] -fixed false -x 2299 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_2\[4\] -fixed false -x 2194 -y 280
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 2422 -y 343
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 868 -y 73
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 961 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 981 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0\[3\] -fixed false -x 2281 -y 270
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4\[0\] -fixed false -x 1236 -y 174
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 1055 -y 72
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[11\] -fixed false -x 1306 -y 181
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[23\] -fixed false -x 907 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9\[1\] -fixed false -x 2208 -y 267
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[19\] -fixed false -x 1067 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/re_set_RNO -fixed false -x 2436 -y 351
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_5 -fixed false -x 2328 -y 342
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[25\] -fixed false -x 978 -y 126
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[15\] -fixed false -x 925 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 1467 -y 210
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[10\] -fixed false -x 1386 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1992 -y 240
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 1590 -y 208
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary\[2\] -fixed false -x 1174 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16\[1\] -fixed false -x 2138 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16\[3\] -fixed false -x 2140 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.N_100_i_i -fixed false -x 2044 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9\[3\] -fixed false -x 1948 -y 279
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 1028 -y 91
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[27\] -fixed false -x 975 -y 118
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[14\] -fixed false -x 1256 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[27\] -fixed false -x 2139 -y 303
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3 -fixed false -x 1265 -y 96
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[3\] -fixed false -x 1046 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a2_1 -fixed false -x 2056 -y 273
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[7\] -fixed false -x 1319 -y 175
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0\[2\] -fixed false -x 2291 -y 346
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[33\] -fixed false -x 1079 -y 81
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 1099 -y 64
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[25\] -fixed false -x 2237 -y 331
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 1529 -y 217
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs -fixed false -x 1285 -y 81
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1044 -y 73
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_0_a2\[1\] -fixed false -x 1375 -y 192
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 2451 -y 316
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[5\] -fixed false -x 1353 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 1540 -y 208
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 1189 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg\[4\] -fixed false -x 976 -y 124
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[1\] -fixed false -x 1603 -y 342
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[3\] -fixed false -x 1212 -y 100
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[8\] -fixed false -x 1229 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 2236 -y 370
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1567 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[23\] -fixed false -x 2458 -y 360
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 2059 -y 217
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1035 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 2297 -y 364
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[7\] -fixed false -x 1057 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0\[6\] -fixed false -x 2097 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 894 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5\[5\] -fixed false -x 2287 -y 345
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[51\] -fixed false -x 746 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_9_i_0_RNO -fixed false -x 2028 -y 276
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 1504 -y 181
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 1081 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1\[7\] -fixed false -x 2193 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0\[7\] -fixed false -x 2114 -y 264
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2\[2\] -fixed false -x 859 -y 78
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[9\] -fixed false -x 1712 -y 70
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61\[23\] -fixed false -x 928 -y 108
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 1209 -y 73
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 1099 -y 123
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 1013 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un14_read_enable_0_0_1.SUM_0\[3\] -fixed false -x 1825 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 1689 -y 229
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[3\] -fixed false -x 1216 -y 190
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[22\] -fixed false -x 1091 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1\[0\] -fixed false -x 1989 -y 288
set_location -inst_name Controler_0/Reset_Controler_0/EXT_ADC_Reset_N -fixed false -x 1210 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a4_0_1 -fixed false -x 2202 -y 279
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[13\] -fixed false -x 947 -y 103
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[11\] -fixed false -x 1252 -y 88
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[10\] -fixed false -x 1092 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 2401 -y 373
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[11\] -fixed false -x 1171 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[1\] -fixed false -x 1131 -y 75
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 1094 -y 127
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3\[2\] -fixed false -x 2282 -y 337
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 1207 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[9\] -fixed false -x 2421 -y 337
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[27\] -fixed false -x 1225 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22\[2\] -fixed false -x 1929 -y 283
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 1065 -y 85
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[25\] -fixed false -x 1201 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3\[0\] -fixed false -x 2130 -y 304
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2\[4\] -fixed false -x 2159 -y 304
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0\[0\] -fixed false -x 2124 -y 301
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 2438 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_102_i_i -fixed false -x 2194 -y 279
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 1542 -y 213
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 1648 -y 223
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 2368 -y 370
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2\[2\] -fixed false -x 1099 -y 114
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[10\] -fixed false -x 840 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1\[0\] -fixed false -x 2005 -y 276
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1539 -y 238
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 1367 -y 202
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 2401 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0\[7\] -fixed false -x 2258 -y 276
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1455 -y 174
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 939 -y 99
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0\[2\] -fixed false -x 1281 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 1092 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9\[0\] -fixed false -x 2001 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 2424 -y 376
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[16\] -fixed false -x 949 -y 174
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Enable_RNO -fixed false -x 1272 -y 165
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1 -fixed false -x 1159 -y 75
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[26\] -fixed false -x 1239 -y 82
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[15\] -fixed false -x 1199 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 2282 -y 199
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[12\] -fixed false -x 1276 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 -fixed false -x 886 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3\[4\] -fixed false -x 2049 -y 289
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[0\] -fixed false -x 1140 -y 103
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_i_a2_1_1\[11\] -fixed false -x 1214 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0_0/Chain\[1\] -fixed false -x 2221 -y 301
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1032 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 2414 -y 349
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 1239 -y 91
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[14\] -fixed false -x 1107 -y 166
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg\[1\] -fixed false -x 2280 -y 301
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[4\] -fixed false -x 1240 -y 181
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1\[1\] -fixed false -x 1332 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 2221 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2\[2\] -fixed false -x 1978 -y 261
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61\[25\] -fixed false -x 1070 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 -fixed false -x 1373 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29\[3\] -fixed false -x 1947 -y 268
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 1065 -y 106
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[13\] -fixed false -x 1283 -y 105
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[12\] -fixed false -x 1306 -y 174
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[22\] -fixed false -x 1343 -y 91
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[10\] -fixed false -x 1166 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 -fixed false -x 1765 -y 252
set_location -inst_name Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_RGB1 -fixed false -x 1740 -y 13
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[12\] -fixed false -x 1192 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un1_state_reg_4 -fixed false -x 2379 -y 357
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp\[1\] -fixed false -x 2448 -y 370
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[2\] -fixed false -x 975 -y 102
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[10\] -fixed false -x 1457 -y 141
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 2397 -y 346
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[17\] -fixed false -x 1200 -y 174
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[13\] -fixed false -x 1063 -y 127
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[11\] -fixed false -x 1262 -y 103
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_2\[6\] -fixed false -x 1147 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[1\] -fixed false -x 1148 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9\[7\] -fixed false -x 2230 -y 261
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 1533 -y 199
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 2282 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1\[6\] -fixed false -x 2144 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 -fixed false -x 1148 -y 78
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[29\] -fixed false -x 1071 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[17\] -fixed false -x 940 -y 100
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[3\] -fixed false -x 1129 -y 103
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82\[7\] -fixed false -x 936 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_18_1_sqmuxa_3 -fixed false -x 2028 -y 273
set_location -inst_name Controler_0/gpio_controler_0/un20_write_signal_1 -fixed false -x 1268 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V -fixed false -x 1066 -y 114
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82\[6\] -fixed false -x 1061 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNO\[0\] -fixed false -x 2284 -y 348
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 923 -y 106
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[35\] -fixed false -x 1061 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 2305 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9s2 -fixed false -x 2233 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data\[4\] -fixed false -x 1922 -y 256
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer\[7\] -fixed false -x 1308 -y 99
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[13\] -fixed false -x 1226 -y 82
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[15\] -fixed false -x 1217 -y 108
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2\[4\] -fixed false -x 1165 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array -fixed false -x 2156 -y 303
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[34\] -fixed false -x 966 -y 103
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_0 -fixed false -x 1477 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 1535 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 -fixed false -x 2458 -y 363
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1521 -y 235
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[3\] -fixed false -x 1165 -y 115
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 865 -y 91
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[12\] -fixed false -x 953 -y 174
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1038 -y 112
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg\[0\] -fixed false -x 1170 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3\[5\] -fixed false -x 2096 -y 265
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 921 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 2378 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[2\] -fixed false -x 2432 -y 360
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[9\] -fixed false -x 1452 -y 142
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence\[0\] -fixed false -x 2209 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13\[0\] -fixed false -x 1974 -y 265
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[28\] -fixed false -x 791 -y 70
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 2418 -y 342
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO\[3\] -fixed false -x 879 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[29\] -fixed false -x 1057 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 2418 -y 349
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 2057 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13\[2\] -fixed false -x 1971 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9\[5\] -fixed false -x 2208 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 2369 -y 376
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 1775 -y 219
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 2320 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[6\] -fixed false -x 2423 -y 358
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[17\] -fixed false -x 1302 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 993 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 2277 -y 199
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[8\] -fixed false -x 1059 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[6\] -fixed false -x 1242 -y 181
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 888 -y 75
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[6\] -fixed false -x 851 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 2296 -y 361
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[1\] -fixed false -x 1268 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1532 -y 217
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[18\] -fixed false -x 778 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m12_e_0_a3 -fixed false -x 2201 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 2229 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.1.OutputK_29_m\[1\] -fixed false -x 2376 -y 354
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[24\] -fixed false -x 1075 -y 87
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[4\] -fixed false -x 1282 -y 85
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1\[7\] -fixed false -x 937 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt\[5\] -fixed false -x 2417 -y 328
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[11\] -fixed false -x 1174 -y 103
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1365 -y 238
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[1\] -fixed false -x 914 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 -fixed false -x 2338 -y 333
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2\[5\] -fixed false -x 1164 -y 87
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1058 -y 85
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[11\] -fixed false -x 976 -y 112
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[10\] -fixed false -x 1255 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 -fixed false -x 937 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 2431 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[4\] -fixed false -x 2412 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1\[5\] -fixed false -x 2024 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[27\] -fixed false -x 1063 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 1046 -y 84
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 853 -y 103
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[3\] -fixed false -x 2401 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 2390 -y 349
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[9\] -fixed false -x 1824 -y 265
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 1776 -y 256
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 1111 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1477 -y 214
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 2401 -y 328
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 1192 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9\[0\] -fixed false -x 1956 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z\[2\] -fixed false -x 904 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[8\] -fixed false -x 1430 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 1526 -y 234
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[7\] -fixed false -x 1112 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24\[2\] -fixed false -x 2124 -y 274
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_2 -fixed false -x 1052 -y 129
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[8\] -fixed false -x 972 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[31\] -fixed false -x 2458 -y 337
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 899 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 2389 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[26\] -fixed false -x 2454 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/lckfrc_st -fixed false -x 2368 -y 325
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0\[5\] -fixed false -x 2263 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 2388 -y 349
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 1044 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1\[0\] -fixed false -x 1938 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 -fixed false -x 961 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st\[3\] -fixed false -x 2397 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 2401 -y 349
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[26\] -fixed false -x 2283 -y 324
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[7\] -fixed false -x 1470 -y 241
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30\[6\] -fixed false -x 1884 -y 274
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 1166 -y 82
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[32\] -fixed false -x 1078 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 2398 -y 370
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[1\] -fixed false -x 1455 -y 136
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 973 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_i_0_i_a2_1\[0\] -fixed false -x 2183 -y 300
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 2435 -y 334
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[8\] -fixed false -x 1228 -y 105
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[7\] -fixed false -x 895 -y 115
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_rep\[1\] -fixed false -x 1775 -y 211
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 1773 -y 219
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[4\] -fixed false -x 2362 -y 336
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[0\] -fixed false -x 1116 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22\[5\] -fixed false -x 1903 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[20\] -fixed false -x 2223 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM\[2\] -fixed false -x 2042 -y 288
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 1369 -y 247
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9\[7\] -fixed false -x 2137 -y 255
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 940 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 2434 -y 361
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 -fixed false -x 966 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9\[1\] -fixed false -x 2156 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1\[1\] -fixed false -x 2068 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2\[1\] -fixed false -x 2261 -y 271
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[0\] -fixed false -x 1267 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIJ87S3\[0\] -fixed false -x 2424 -y 357
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[3\] -fixed false -x 1176 -y 87
set_location -inst_name Communication_0/Communication_Controler_0/Communication_Vote_Number\[0\] -fixed false -x 1244 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9\[1\] -fixed false -x 2002 -y 261
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[20\] -fixed false -x 934 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9\[2\] -fixed false -x 2083 -y 273
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 925 -y 102
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2 -fixed false -x 1771 -y 210
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[26\] -fixed false -x 2280 -y 325
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer\[27\] -fixed false -x 781 -y 70
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[5\] -fixed false -x 927 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5\[7\] -fixed false -x 2361 -y 354
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[16\] -fixed false -x 1261 -y 181
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2\[4\] -fixed false -x 2019 -y 283
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 2421 -y 370
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[12\] -fixed false -x 896 -y 87
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 1048 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2\[1\] -fixed false -x 2260 -y 271
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 1014 -y 97
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[28\] -fixed false -x 1086 -y 78
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[31\] -fixed false -x 1027 -y 61
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 1009 -y 84
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[27\] -fixed false -x 1105 -y 96
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 1093 -y 76
set_location -inst_name Controler_0/ADI_SPI_0/un1_state_reg_9_i_0 -fixed false -x 1192 -y 81
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[8\] -fixed false -x 1282 -y 169
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[39\] -fixed false -x 1104 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 1490 -y 217
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[19\] -fixed false -x 2419 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31\[5\] -fixed false -x 2208 -y 262
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[11\] -fixed false -x 1111 -y 79
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[4\] -fixed false -x 897 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5\[2\] -fixed false -x 2291 -y 345
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2 -fixed false -x 1026 -y 78
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[11\] -fixed false -x 1429 -y 133
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter\[0\] -fixed false -x 896 -y 118
set_location -inst_name Controler_0/gpio_controler_0/un7_read_signal_0 -fixed false -x 1218 -y 102
set_location -inst_name Controler_0/gpio_controler_0/un1_write_signal_4 -fixed false -x 1224 -y 96
set_location -inst_name Communication_0/Communication_Controler_0/state_reg\[3\] -fixed false -x 1233 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[13\] -fixed false -x 2245 -y 297
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V -fixed false -x 902 -y 105
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE\[19\] -fixed false -x 1304 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE344\[0\] -fixed false -x 2239 -y 369
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1532 -y 229
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 -fixed false -x 996 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[11\] -fixed false -x 1836 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0\[7\] -fixed false -x 1979 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 1256 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[9\] -fixed false -x 1826 -y 256
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[7\] -fixed false -x 1072 -y 64
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[0\] -fixed false -x 1053 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st_RNO -fixed false -x 2340 -y 321
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 -fixed false -x 2334 -y 324
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[22\] -fixed false -x 1061 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9\[6\] -fixed false -x 1909 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3\[0\] -fixed false -x 2226 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 2379 -y 376
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_0\[4\] -fixed false -x 2216 -y 280
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 1031 -y 81
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[1\] -fixed false -x 981 -y 126
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[19\] -fixed false -x 930 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 2345 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9\[7\] -fixed false -x 2012 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9\[4\] -fixed false -x 2142 -y 255
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[9\] -fixed false -x 870 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9\[5\] -fixed false -x 1884 -y 264
set_location -inst_name Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0 -fixed false -x 1199 -y 87
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 -fixed false -x 948 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 1096 -y 73
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[3\] -fixed false -x 1096 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[15\] -fixed false -x 2448 -y 346
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 1105 -y 111
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[27\] -fixed false -x 951 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data\[3\] -fixed false -x 1837 -y 274
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0\[0\] -fixed false -x 2074 -y 256
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4\[3\] -fixed false -x 970 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[31\] -fixed false -x 2456 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11\[5\] -fixed false -x 2192 -y 262
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[5\] -fixed false -x 1128 -y 103
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[14\] -fixed false -x 1347 -y 193
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[5\] -fixed false -x 1073 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 2398 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_m0\[7\] -fixed false -x 2364 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data\[4\] -fixed false -x 1985 -y 262
set_location -inst_name Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_rep\[11\] -fixed false -x 961 -y 124
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[21\] -fixed false -x 919 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12\[1\] -fixed false -x 1963 -y 283
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 2365 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[14\] -fixed false -x 2297 -y 328
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 2409 -y 346
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 1055 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 2318 -y 370
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[15\] -fixed false -x 1403 -y 130
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 -fixed false -x 1098 -y 111
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set -fixed false -x 1994 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty -fixed false -x 2258 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 2318 -y 331
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.3.un28_input_k_array_2 -fixed false -x 2138 -y 303
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[2\] -fixed false -x 1324 -y 103
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 -fixed false -x 1085 -y 114
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[8\] -fixed false -x 1063 -y 79
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[1\] -fixed false -x 1257 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[8\] -fixed false -x 850 -y 106
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 936 -y 115
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[10\] -fixed false -x 1322 -y 175
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[30\] -fixed false -x 919 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 1517 -y 226
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2\[29\] -fixed false -x 925 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_4_1_sqmuxa_2_0_a2 -fixed false -x 2220 -y 267
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[1\] -fixed false -x 1172 -y 88
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[14\] -fixed false -x 1152 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 2076 -y 219
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2\[6\] -fixed false -x 2298 -y 343
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 2423 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/fwft_Q_r\[1\] -fixed false -x 2444 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9\[4\] -fixed false -x 2155 -y 264
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[5\] -fixed false -x 1171 -y 115
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_29_i_a2_0 -fixed false -x 2028 -y 282
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 1530 -y 228
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[14\] -fixed false -x 911 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNIRVRD -fixed false -x 1583 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9\[6\] -fixed false -x 2113 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un30_read_enable_0_1.SUM_0\[4\] -fixed false -x 1860 -y 279
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2\[12\] -fixed false -x 1214 -y 84
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 1125 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17\[0\] -fixed false -x 1997 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0\[0\] -fixed false -x 2348 -y 324
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1564 -y 208
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[1\] -fixed false -x 1183 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9\[0\] -fixed false -x 1997 -y 264
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[25\] -fixed false -x 1347 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 1464 -y 210
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1\[2\] -fixed false -x 2176 -y 273
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[13\] -fixed false -x 938 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 2276 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26\[5\] -fixed false -x 2171 -y 274
set_location -inst_name Controler_0/gpio_controler_0/SET_PULSE -fixed false -x 1317 -y 91
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[18\] -fixed false -x 1351 -y 193
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[26\] -fixed false -x 1347 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9\[1\] -fixed false -x 2103 -y 261
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 1143 -y 87
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 1135 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 2282 -y 361
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9\[2\] -fixed false -x 1995 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_22_i_0 -fixed false -x 2208 -y 270
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 976 -y 97
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[9\] -fixed false -x 759 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 2412 -y 346
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1773 -y 253
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[17\] -fixed false -x 1155 -y 112
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1\[7\] -fixed false -x 2122 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27\[1\] -fixed false -x 1965 -y 265
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_o2 -fixed false -x 1435 -y 180
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1002 -y 97
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary\[3\] -fixed false -x 1165 -y 73
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2\[11\] -fixed false -x 1247 -y 102
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9\[5\] -fixed false -x 1981 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9\[0\] -fixed false -x 2178 -y 273
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[16\] -fixed false -x 1229 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2\[5\] -fixed false -x 2153 -y 304
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[7\] -fixed false -x 1232 -y 85
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[12\] -fixed false -x 1281 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1481 -y 208
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[11\] -fixed false -x 1079 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 1470 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_20_i_0 -fixed false -x 2052 -y 276
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 1083 -y 127
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[0\] -fixed false -x 1192 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT\[4\] -fixed false -x 2069 -y 289
set_location -inst_name Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n1 -fixed false -x 893 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9\[6\] -fixed false -x 1884 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_i_0_i\[0\] -fixed false -x 2222 -y 300
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1\[1\] -fixed false -x 1944 -y 267
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[21\] -fixed false -x 1274 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[9\] -fixed false -x 1716 -y 256
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1\[5\] -fixed false -x 1886 -y 261
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_0_o2 -fixed false -x 981 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 2273 -y 373
set_location -inst_name Controler_0/Command_Decoder_0/counter\[15\] -fixed false -x 1107 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[6\] -fixed false -x 2248 -y 331
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO\[34\] -fixed false -x 1099 -y 111
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 1049 -y 130
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[12\] -fixed false -x 1207 -y 84
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[17\] -fixed false -x 1471 -y 136
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 2418 -y 337
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 886 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_20_1_sqmuxa_2_0_a2 -fixed false -x 2053 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28\[0\] -fixed false -x 1952 -y 283
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1135 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 1526 -y 208
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 950 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[2\] -fixed false -x 924 -y 99
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 863 -y 112
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[11\] -fixed false -x 1148 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1\[6\] -fixed false -x 1885 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9\[1\] -fixed false -x 2202 -y 264
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1452 -y 174
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[22\] -fixed false -x 1235 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_1 -fixed false -x 2028 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1\[8\] -fixed false -x 2289 -y 343
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 952 -y 109
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[2\] -fixed false -x 2442 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 2403 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 2370 -y 337
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 -fixed false -x 949 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_0 -fixed false -x 2052 -y 282
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[3\] -fixed false -x 1102 -y 64
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3\[2\] -fixed false -x 1345 -y 180
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 1560 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0\[3\] -fixed false -x 2019 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/RE_d1 -fixed false -x 2437 -y 364
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[0\] -fixed false -x 881 -y 111
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[12\] -fixed false -x 1415 -y 129
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 1060 -y 132
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[16\] -fixed false -x 2454 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9\[5\] -fixed false -x 1887 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[15\] -fixed false -x 2244 -y 297
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[7\] -fixed false -x 842 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1\[5\] -fixed false -x 1951 -y 282
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[0\] -fixed false -x 1160 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 856 -y 103
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 913 -y 106
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 2307 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 2383 -y 376
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 2341 -y 346
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_RNISU6T\[4\] -fixed false -x 1374 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_8_i_0 -fixed false -x 2028 -y 264
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[13\] -fixed false -x 1295 -y 169
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[3\] -fixed false -x 1841 -y 274
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3 -fixed false -x 1267 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2\[3\] -fixed false -x 2250 -y 363
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[4\] -fixed false -x 972 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9\[6\] -fixed false -x 1934 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 2383 -y 337
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[17\] -fixed false -x 946 -y 102
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 1011 -y 118
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[26\] -fixed false -x 964 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_23_1_sqmuxa_1_0_a2 -fixed false -x 2024 -y 276
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_6\[6\] -fixed false -x 1312 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 2313 -y 208
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 2420 -y 373
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 1475 -y 211
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 1114 -y 112
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[11\] -fixed false -x 1308 -y 183
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[5\] -fixed false -x 1178 -y 88
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[1\] -fixed false -x 2423 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_m0\[6\] -fixed false -x 2292 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_28_9_sn_m12_e_0_a3 -fixed false -x 2198 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9\[2\] -fixed false -x 1951 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/Q\[0\] -fixed false -x 2275 -y 297
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 1083 -y 118
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2\[5\] -fixed false -x 2383 -y 360
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter\[4\] -fixed false -x 1180 -y 61
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[35\] -fixed false -x 816 -y 234
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[0\] -fixed false -x 1147 -y 100
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r\[6\] -fixed false -x 1064 -y 118
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[8\] -fixed false -x 1336 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1\[23\] -fixed false -x 2426 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[16\] -fixed false -x 2149 -y 306
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 2300 -y 360
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[30\] -fixed false -x 1121 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0\[1\] -fixed false -x 1868 -y 280
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[6\] -fixed false -x 1439 -y 136
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[13\] -fixed false -x 954 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st\[0\] -fixed false -x 2378 -y 328
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1529 -y 199
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r\[17\] -fixed false -x 2421 -y 355
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[49\] -fixed false -x 795 -y 234
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[12\] -fixed false -x 1261 -y 169
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/un1_state_reg_4_i_i -fixed false -x 2178 -y 300
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock -fixed false -x 1139 -y 76
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[24\] -fixed false -x 1127 -y 207
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1\[2\] -fixed false -x 1028 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 2315 -y 373
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_10_iv_0\[4\] -fixed false -x 1275 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9\[2\] -fixed false -x 2011 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1\[6\] -fixed false -x 2137 -y 267
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[6\] -fixed false -x 1179 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0\[2\] -fixed false -x 1957 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[1\] -fixed false -x 1149 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 2324 -y 325
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 1769 -y 220
set_location -inst_name Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer\[25\] -fixed false -x 780 -y 69
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[11\] -fixed false -x 1064 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 1200 -y 70
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1\[21\] -fixed false -x 1088 -y 75
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9\[5\] -fixed false -x 1956 -y 276
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[17\] -fixed false -x 1312 -y 181
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1038 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 2362 -y 364
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_2_1_sqmuxa_1_0_a4 -fixed false -x 1942 -y 276
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1\[6\] -fixed false -x 971 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z\[1\] -fixed false -x 1056 -y 115
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61\[31\] -fixed false -x 932 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 1919 -y 238
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_K\[1\] -fixed false -x 2246 -y 298
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_CDb -fixed false -x 1142 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9\[1\] -fixed false -x 2236 -y 267
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 -fixed false -x 1178 -y 72
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[3\] -fixed false -x 962 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 2425 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 2362 -y 346
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[33\] -fixed false -x 1066 -y 112
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 1530 -y 222
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_i_o2 -fixed false -x 1490 -y 180
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z\[1\] -fixed false -x 1080 -y 73
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0\[7\] -fixed false -x 1976 -y 273
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[24\] -fixed false -x 1137 -y 84
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_7_1_sqmuxa_2_0_a4 -fixed false -x 2236 -y 270
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i -fixed false -x 1194 -y 87
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[7\] -fixed false -x 1281 -y 169
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 1692 -y 229
set_location -inst_name Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[3\] -fixed false -x 1101 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25\[3\] -fixed false -x 1986 -y 268
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0\[1\] -fixed false -x 2366 -y 324
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[37\] -fixed false -x 1484 -y 180
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1\[0\] -fixed false -x 1495 -y 175
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2\[13\] -fixed false -x 1244 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 1492 -y 247
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 1252 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[2\] -fixed false -x 983 -y 85
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 2329 -y 373
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[16\] -fixed false -x 2237 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1\[3\] -fixed false -x 2050 -y 289
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1047 -y 123
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse -fixed false -x 945 -y 123
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[11\] -fixed false -x 1110 -y 78
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[13\] -fixed false -x 1063 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2\[2\] -fixed false -x 2232 -y 264
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 867 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 2041 -y 217
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 -fixed false -x 1049 -y 108
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0\[7\] -fixed false -x 1886 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0\[7\] -fixed false -x 2101 -y 255
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[22\] -fixed false -x 1080 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[2\] -fixed false -x 1011 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 1754 -y 219
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q\[7\] -fixed false -x 2458 -y 342
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2 -fixed false -x 1332 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence\[7\] -fixed false -x 2324 -y 346
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r\[30\] -fixed false -x 2331 -y 334
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[4\] -fixed false -x 1007 -y 82
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.RD_Enable_Vector_i_0_a3\[3\] -fixed false -x 2095 -y 279
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state\[0\] -fixed false -x 1130 -y 76
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM -fixed false -x 1057 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3\[3\] -fixed false -x 2045 -y 289
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[9\] -fixed false -x 1303 -y 169
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[17\] -fixed false -x 1071 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r\[3\] -fixed false -x 2419 -y 358
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[15\] -fixed false -x 1156 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 1521 -y 237
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 1023 -y 85
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[7\] -fixed false -x 1137 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22\[0\] -fixed false -x 1906 -y 271
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1\[6\] -fixed false -x 2155 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 2432 -y 334
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 2421 -y 346
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_RNO\[4\] -fixed false -x 1140 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 993 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 1538 -y 244
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter\[16\] -fixed false -x 1012 -y 61
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput\[0\] -fixed false -x 2458 -y 352
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9\[3\] -fixed false -x 2139 -y 265
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 1516 -y 235
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 853 -y 76
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r\[9\] -fixed false -x 2267 -y 298
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2\[3\] -fixed false -x 2251 -y 261
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[12\] -fixed false -x 1237 -y 73
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 860 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO\[12\] -fixed false -x 1180 -y 75
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[0\] -fixed false -x 1168 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1577 -y 246
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[12\] -fixed false -x 1060 -y 133
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3\[1\] -fixed false -x 2281 -y 337
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2\[7\] -fixed false -x 2242 -y 255
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[26\] -fixed false -x 1407 -y 133
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 857 -y 79
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[36\] -fixed false -x 1133 -y 79
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q\[25\] -fixed false -x 2127 -y 303
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 1098 -y 115
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[27\] -fixed false -x 965 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1533 -y 229
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15 -fixed false -x 1258 -y 72
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[18\] -fixed false -x 1156 -y 87
set_location -inst_name Controler_0/gpio_controler_0/Outputs_8_2\[14\] -fixed false -x 1221 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[35\] -fixed false -x 1086 -y 76
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[0\] -fixed false -x 1257 -y 85
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[11\] -fixed false -x 1078 -y 64
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5\[7\] -fixed false -x 1436 -y 135
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO -fixed false -x 1580 -y 207
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 1243 -y 91
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0_0/Chain\[1\] -fixed false -x 2176 -y 301
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_19_1_sqmuxa_1_0_a4 -fixed false -x 2250 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data\[3\] -fixed false -x 1847 -y 262
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 2410 -y 349
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[3\] -fixed false -x 1314 -y 100
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15\[4\] -fixed false -x 2281 -y 274
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[31\] -fixed false -x 985 -y 124
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 1206 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data\[5\] -fixed false -x 1943 -y 265
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 -fixed false -x 2458 -y 351
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2\[2\] -fixed false -x 1003 -y 84
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 -fixed false -x 977 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[23\] -fixed false -x 904 -y 99
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER -fixed false -x 1262 -y 91
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[29\] -fixed false -x 956 -y 111
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[17\] -fixed false -x 1020 -y 117
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 1015 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a3_1 -fixed false -x 2028 -y 279
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[15\] -fixed false -x 1067 -y 97
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2\[3\] -fixed false -x 1927 -y 282
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 -fixed false -x 1164 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 -fixed false -x 2364 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 -fixed false -x 36 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 -fixed false -x 1380 -y 14
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 -fixed false -x 1092 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 -fixed false -x 804 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 -fixed false -x 1344 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 -fixed false -x 1380 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 -fixed false -x 2148 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 -fixed false -x 180 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 1932 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 -fixed false -x 0 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 -fixed false -x 1272 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 -fixed false -x 696 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 -fixed false -x 36 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 -fixed false -x 2400 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 -fixed false -x 1824 -y 314
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C13 -fixed false -x 1164 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 -fixed false -x 876 -y 368
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 2076 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 -fixed false -x 1596 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 -fixed false -x 2076 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 -fixed false -x 1380 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 -fixed false -x 1788 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 -fixed false -x 252 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 -fixed false -x 2040 -y 368
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 1896 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 -fixed false -x 1200 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 -fixed false -x 2004 -y 149
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 2220 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 -fixed false -x 588 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 -fixed false -x 144 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 -fixed false -x 216 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 -fixed false -x 1668 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 -fixed false -x 468 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 -fixed false -x 540 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 -fixed false -x 1752 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 -fixed false -x 912 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 -fixed false -x 468 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 -fixed false -x 876 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 -fixed false -x 1308 -y 41
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C0 -fixed false -x 912 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 -fixed false -x 396 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 -fixed false -x 1560 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 -fixed false -x 288 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 -fixed false -x 288 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 -fixed false -x 2112 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 -fixed false -x 840 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 -fixed false -x 2292 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 -fixed false -x 504 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 -fixed false -x 1200 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 -fixed false -x 540 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 -fixed false -x 2148 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 -fixed false -x 252 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 -fixed false -x 2436 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 -fixed false -x 1020 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 -fixed false -x 696 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 -fixed false -x 1932 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 -fixed false -x 1560 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 -fixed false -x 1932 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 -fixed false -x 2364 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 2364 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 -fixed false -x 1200 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 -fixed false -x 1452 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 -fixed false -x 1824 -y 14
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 1380 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 -fixed false -x 2328 -y 41
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C3 -fixed false -x 804 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 -fixed false -x 732 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 -fixed false -x 0 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 -fixed false -x 1272 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 -fixed false -x 624 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 -fixed false -x 432 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 -fixed false -x 840 -y 122
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 2400 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 -fixed false -x 1236 -y 341
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 1344 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 -fixed false -x 2184 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 -fixed false -x 2220 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 -fixed false -x 360 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 1560 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 -fixed false -x 1272 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 -fixed false -x 2112 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 1968 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 -fixed false -x 2184 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 -fixed false -x 1932 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 -fixed false -x 2040 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 -fixed false -x 1344 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 -fixed false -x 2436 -y 260
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0_INST_HI1 -fixed false -x 2328 -y 368
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 2400 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 -fixed false -x 1020 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 -fixed false -x 72 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 -fixed false -x 804 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 -fixed false -x 72 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 -fixed false -x 696 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 -fixed false -x 1968 -y 341
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 1560 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 -fixed false -x 2256 -y 149
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 2436 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 -fixed false -x 1788 -y 14
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 2040 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 -fixed false -x 144 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 -fixed false -x 432 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 -fixed false -x 1200 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 -fixed false -x 1020 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 -fixed false -x 504 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 -fixed false -x 2220 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 -fixed false -x 696 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 -fixed false -x 1380 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 -fixed false -x 660 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 -fixed false -x 36 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 -fixed false -x 180 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 -fixed false -x 1416 -y 149
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C3 -fixed false -x 1308 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 -fixed false -x 2076 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 -fixed false -x 2184 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 -fixed false -x 2400 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 -fixed false -x 2076 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 -fixed false -x 468 -y 14
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0_INST_HI1 -fixed false -x 2292 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 -fixed false -x 1164 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 -fixed false -x 396 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 -fixed false -x 2256 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 -fixed false -x 216 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 -fixed false -x 396 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 -fixed false -x 180 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 -fixed false -x 396 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 -fixed false -x 108 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 -fixed false -x 1200 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 -fixed false -x 876 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 -fixed false -x 1668 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 -fixed false -x 912 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 -fixed false -x 1560 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 -fixed false -x 540 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 -fixed false -x 504 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 -fixed false -x 1860 -y 14
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 2076 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 -fixed false -x 1200 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 -fixed false -x 1860 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 -fixed false -x 1272 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 -fixed false -x 2112 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 -fixed false -x 660 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 -fixed false -x 1128 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 -fixed false -x 2184 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 -fixed false -x 624 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 -fixed false -x 624 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 -fixed false -x 36 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 -fixed false -x 1020 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 -fixed false -x 804 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 1596 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 1452 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 -fixed false -x 1752 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 -fixed false -x 2004 -y 122
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 1416 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 -fixed false -x 1752 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 -fixed false -x 36 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 1788 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 -fixed false -x 2040 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 -fixed false -x 1524 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 -fixed false -x 1416 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 -fixed false -x 588 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 -fixed false -x 1524 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 -fixed false -x 252 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 -fixed false -x 984 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 -fixed false -x 1416 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 -fixed false -x 432 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 -fixed false -x 984 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 -fixed false -x 1668 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 -fixed false -x 72 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 -fixed false -x 1596 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 -fixed false -x 2148 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 -fixed false -x 1308 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 -fixed false -x 2184 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 -fixed false -x 540 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 -fixed false -x 1020 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 -fixed false -x 1056 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 -fixed false -x 504 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 -fixed false -x 1560 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 -fixed false -x 912 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 -fixed false -x 1128 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 -fixed false -x 1272 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 -fixed false -x 0 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 -fixed false -x 2364 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 -fixed false -x 252 -y 341
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 1824 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 -fixed false -x 660 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 -fixed false -x 108 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 -fixed false -x 2328 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 -fixed false -x 984 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 -fixed false -x 1236 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 1524 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 -fixed false -x 1344 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 -fixed false -x 432 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 -fixed false -x 588 -y 260
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C11 -fixed false -x 1056 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 -fixed false -x 468 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 1632 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 -fixed false -x 1896 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 -fixed false -x 1272 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 -fixed false -x 1704 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 -fixed false -x 1668 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 -fixed false -x 624 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 -fixed false -x 1596 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 -fixed false -x 2076 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 -fixed false -x 1056 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 -fixed false -x 108 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 -fixed false -x 2040 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 -fixed false -x 804 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 -fixed false -x 1752 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 -fixed false -x 1704 -y 368
set_location -inst_name Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 -fixed false -x 1272 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 -fixed false -x 288 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 -fixed false -x 2328 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 -fixed false -x 108 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 -fixed false -x 144 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 -fixed false -x 1344 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 -fixed false -x 1668 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 -fixed false -x 0 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 -fixed false -x 2364 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 -fixed false -x 1524 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 -fixed false -x 108 -y 233
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 1860 -y 233
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 2328 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 -fixed false -x 1236 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 -fixed false -x 108 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 -fixed false -x 540 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 -fixed false -x 1056 -y 179
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C5 -fixed false -x 1236 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 -fixed false -x 804 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 -fixed false -x 360 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 -fixed false -x 660 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 -fixed false -x 1896 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 -fixed false -x 1056 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 -fixed false -x 1896 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 1524 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 -fixed false -x 1200 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 -fixed false -x 2184 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 -fixed false -x 1488 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 -fixed false -x 1860 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 2292 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 2364 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 -fixed false -x 2076 -y 233
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C7 -fixed false -x 876 -y 68
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C0 -fixed false -x 1092 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 -fixed false -x 324 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 -fixed false -x 2040 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 -fixed false -x 876 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 -fixed false -x 1056 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 2220 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 -fixed false -x 1704 -y 41
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 1824 -y 287
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 -fixed false -x 2256 -y 368
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0 -fixed false -x 2220 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 -fixed false -x 1932 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 -fixed false -x 660 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 -fixed false -x 432 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 -fixed false -x 504 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 -fixed false -x 396 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 -fixed false -x 1128 -y 14
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C12 -fixed false -x 840 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 -fixed false -x 288 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 -fixed false -x 1860 -y 95
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 2292 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 -fixed false -x 1092 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 -fixed false -x 2400 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 -fixed false -x 468 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 -fixed false -x 1932 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 -fixed false -x 324 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 -fixed false -x 1788 -y 368
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C1 -fixed false -x 948 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 -fixed false -x 1092 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 -fixed false -x 1488 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 -fixed false -x 1860 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 -fixed false -x 2076 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 -fixed false -x 2256 -y 14
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 2328 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 -fixed false -x 1632 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 -fixed false -x 540 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 -fixed false -x 1968 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 -fixed false -x 432 -y 368
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 -fixed false -x 1128 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 -fixed false -x 912 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 -fixed false -x 504 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 -fixed false -x 2400 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 -fixed false -x 948 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 -fixed false -x 432 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 -fixed false -x 324 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 -fixed false -x 1824 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 -fixed false -x 504 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 -fixed false -x 984 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 -fixed false -x 2004 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 -fixed false -x 1896 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 -fixed false -x 912 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 -fixed false -x 1704 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 1452 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 -fixed false -x 912 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 -fixed false -x 324 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 -fixed false -x 2040 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 -fixed false -x 1632 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 2436 -y 149
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 2040 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 -fixed false -x 1968 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 -fixed false -x 1308 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 -fixed false -x 2112 -y 122
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C15 -fixed false -x 1272 -y 149
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 2004 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 -fixed false -x 1932 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 -fixed false -x 1860 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 -fixed false -x 1860 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 -fixed false -x 1932 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 -fixed false -x 180 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 -fixed false -x 1056 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 -fixed false -x 324 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 -fixed false -x 360 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 -fixed false -x 1344 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 -fixed false -x 432 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 -fixed false -x 180 -y 233
set_location -inst_name Controler_0/REGISTERS_0/memory_memory_0_0 -fixed false -x 1416 -y 95
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 2328 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 -fixed false -x 1092 -y 314
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C13 -fixed false -x 984 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 -fixed false -x 216 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 -fixed false -x 1632 -y 314
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C11 -fixed false -x 696 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 -fixed false -x 360 -y 14
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 1968 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 -fixed false -x 2256 -y 95
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 1860 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 -fixed false -x 252 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 -fixed false -x 1380 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 -fixed false -x 948 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 -fixed false -x 504 -y 368
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 2256 -y 206
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C10 -fixed false -x 768 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 -fixed false -x 2076 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 -fixed false -x 948 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 -fixed false -x 72 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 -fixed false -x 2220 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 -fixed false -x 948 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 -fixed false -x 2292 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 -fixed false -x 180 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 -fixed false -x 468 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 -fixed false -x 504 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 -fixed false -x 72 -y 233
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 1668 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 -fixed false -x 468 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 -fixed false -x 144 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 2040 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 -fixed false -x 1452 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 -fixed false -x 468 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 -fixed false -x 540 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 -fixed false -x 1824 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 -fixed false -x 504 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 -fixed false -x 732 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 -fixed false -x 768 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 -fixed false -x 984 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 -fixed false -x 108 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 -fixed false -x 144 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 -fixed false -x 660 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 2220 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 -fixed false -x 1020 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 -fixed false -x 216 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 -fixed false -x 2184 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 -fixed false -x 624 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 -fixed false -x 984 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 -fixed false -x 36 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 -fixed false -x 360 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 2184 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 -fixed false -x 1560 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 -fixed false -x 1128 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 -fixed false -x 732 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 -fixed false -x 1524 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 -fixed false -x 1896 -y 122
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C10 -fixed false -x 984 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 -fixed false -x 1968 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 -fixed false -x 468 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 -fixed false -x 1932 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 -fixed false -x 1236 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 -fixed false -x 588 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 -fixed false -x 1128 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 -fixed false -x 540 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 -fixed false -x 804 -y 368
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 -fixed false -x 2364 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 -fixed false -x 696 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 -fixed false -x 2220 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 -fixed false -x 1344 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 -fixed false -x 324 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 -fixed false -x 2148 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 -fixed false -x 768 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 -fixed false -x 2040 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 -fixed false -x 216 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 -fixed false -x 1488 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 -fixed false -x 840 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 -fixed false -x 2400 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 -fixed false -x 1452 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 -fixed false -x 1164 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 -fixed false -x 2220 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 -fixed false -x 180 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 1896 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 -fixed false -x 768 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 -fixed false -x 1788 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 -fixed false -x 1272 -y 14
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C6 -fixed false -x 768 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 -fixed false -x 2112 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 -fixed false -x 1020 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 -fixed false -x 912 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 -fixed false -x 288 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 -fixed false -x 1308 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 -fixed false -x 1416 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 -fixed false -x 1488 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 -fixed false -x 324 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 -fixed false -x 1488 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 -fixed false -x 1932 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 -fixed false -x 1164 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 -fixed false -x 2076 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 -fixed false -x 144 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 -fixed false -x 2148 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 -fixed false -x 1416 -y 122
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0 -fixed false -x 1236 -y 122
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 1860 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 -fixed false -x 732 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 -fixed false -x 1236 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 -fixed false -x 360 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 -fixed false -x 288 -y 206
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 -fixed false -x 1020 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 -fixed false -x 1380 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 -fixed false -x 732 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 -fixed false -x 876 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 -fixed false -x 588 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 -fixed false -x 2292 -y 95
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 -fixed false -x 1488 -y 179
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C4 -fixed false -x 624 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 -fixed false -x 1416 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 -fixed false -x 768 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 -fixed false -x 804 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 -fixed false -x 1788 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 -fixed false -x 732 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 -fixed false -x 1164 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 -fixed false -x 2004 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 -fixed false -x 2004 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 -fixed false -x 2148 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 -fixed false -x 1452 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 -fixed false -x 1488 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 -fixed false -x 2112 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 -fixed false -x 696 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 2292 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 -fixed false -x 2328 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 -fixed false -x 288 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 -fixed false -x 288 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 -fixed false -x 396 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 -fixed false -x 360 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 -fixed false -x 840 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 -fixed false -x 1308 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 -fixed false -x 2148 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 -fixed false -x 1560 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 1704 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 -fixed false -x 1632 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 -fixed false -x 1020 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 -fixed false -x 876 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 -fixed false -x 1752 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 -fixed false -x 432 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 -fixed false -x 1860 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 -fixed false -x 0 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 -fixed false -x 840 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 -fixed false -x 2364 -y 68
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C1 -fixed false -x 1056 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 -fixed false -x 1128 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 -fixed false -x 624 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 -fixed false -x 2436 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 -fixed false -x 144 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 -fixed false -x 624 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 -fixed false -x 2040 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 2112 -y 233
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0 -fixed false -x 732 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 -fixed false -x 1164 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 -fixed false -x 1560 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 -fixed false -x 108 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 -fixed false -x 1752 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 -fixed false -x 984 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 -fixed false -x 180 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 -fixed false -x 288 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 -fixed false -x 540 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 -fixed false -x 804 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 -fixed false -x 912 -y 122
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 2004 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 1896 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 -fixed false -x 1020 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 -fixed false -x 216 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 -fixed false -x 2040 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 -fixed false -x 1668 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 -fixed false -x 2436 -y 287
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 1488 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 -fixed false -x 588 -y 233
set_location -inst_name Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 -fixed false -x 1308 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 2148 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 1416 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 -fixed false -x 984 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 -fixed false -x 840 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 -fixed false -x 432 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 -fixed false -x 2400 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 -fixed false -x 540 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 -fixed false -x 804 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 -fixed false -x 1632 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 -fixed false -x 588 -y 206
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C2 -fixed false -x 1092 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 -fixed false -x 1416 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 -fixed false -x 696 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 -fixed false -x 768 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 -fixed false -x 324 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 1788 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 -fixed false -x 1200 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 -fixed false -x 1488 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 -fixed false -x 2076 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 -fixed false -x 588 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 -fixed false -x 948 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 -fixed false -x 540 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 -fixed false -x 1236 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 -fixed false -x 72 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 -fixed false -x 2292 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 -fixed false -x 144 -y 233
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 -fixed false -x 1164 -y 95
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 -fixed false -x 948 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 -fixed false -x 0 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 -fixed false -x 1452 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 1524 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 -fixed false -x 1272 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 -fixed false -x 1380 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 -fixed false -x 768 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 -fixed false -x 252 -y 287
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0 -fixed false -x 2436 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 -fixed false -x 876 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 -fixed false -x 468 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 -fixed false -x 1596 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 -fixed false -x 2256 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 -fixed false -x 1824 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 -fixed false -x 1272 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 -fixed false -x 252 -y 41
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C8 -fixed false -x 1164 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 -fixed false -x 396 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 -fixed false -x 2148 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 -fixed false -x 2292 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 -fixed false -x 1092 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 -fixed false -x 180 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 -fixed false -x 1020 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 -fixed false -x 1236 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 -fixed false -x 252 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 -fixed false -x 1560 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 -fixed false -x 1704 -y 14
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C12 -fixed false -x 1272 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 -fixed false -x 876 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 -fixed false -x 2184 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 -fixed false -x 1668 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 -fixed false -x 696 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 -fixed false -x 1092 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 -fixed false -x 1524 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 1968 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 -fixed false -x 108 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 -fixed false -x 1092 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 -fixed false -x 2076 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 -fixed false -x 1344 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 -fixed false -x 1704 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 -fixed false -x 1128 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 -fixed false -x 1752 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 -fixed false -x 948 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 -fixed false -x 624 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 -fixed false -x 876 -y 95
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 1560 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 -fixed false -x 948 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 -fixed false -x 660 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 -fixed false -x 2364 -y 95
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 -fixed false -x 2400 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 -fixed false -x 588 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 -fixed false -x 144 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 2400 -y 179
set_location -inst_name Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 -fixed false -x 1380 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 -fixed false -x 1452 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 -fixed false -x 108 -y 341
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 -fixed false -x 1128 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 -fixed false -x 1020 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 -fixed false -x 468 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 -fixed false -x 1860 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 -fixed false -x 1968 -y 14
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 2436 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 -fixed false -x 1668 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 -fixed false -x 876 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 -fixed false -x 2220 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 -fixed false -x 252 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 -fixed false -x 0 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 -fixed false -x 768 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 1524 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 -fixed false -x 360 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 -fixed false -x 1932 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 1668 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 -fixed false -x 2220 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 -fixed false -x 1524 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 -fixed false -x 588 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 -fixed false -x 1308 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 -fixed false -x 288 -y 287
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 1752 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 2328 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 -fixed false -x 72 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 -fixed false -x 804 -y 206
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0_INST_HI1 -fixed false -x 2364 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 -fixed false -x 588 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 -fixed false -x 1668 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 -fixed false -x 216 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 -fixed false -x 0 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 -fixed false -x 624 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 -fixed false -x 1452 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 -fixed false -x 396 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 -fixed false -x 1380 -y 149
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 -fixed false -x 1056 -y 68
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C7 -fixed false -x 1128 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 -fixed false -x 468 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 -fixed false -x 1056 -y 14
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 -fixed false -x 1200 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 -fixed false -x 324 -y 233
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C15 -fixed false -x 804 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 -fixed false -x 1788 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 -fixed false -x 1308 -y 233
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 1452 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 -fixed false -x 768 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 -fixed false -x 2184 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 -fixed false -x 1788 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 -fixed false -x 660 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 -fixed false -x 2436 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 -fixed false -x 984 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 -fixed false -x 1968 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 -fixed false -x 1380 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 1824 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 -fixed false -x 1560 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 -fixed false -x 1968 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 1416 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 -fixed false -x 432 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 -fixed false -x 2148 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 -fixed false -x 2148 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 -fixed false -x 840 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 -fixed false -x 360 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 -fixed false -x 2400 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 -fixed false -x 324 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 -fixed false -x 912 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 -fixed false -x 72 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 2292 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 -fixed false -x 144 -y 122
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 1788 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 -fixed false -x 1200 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 -fixed false -x 2004 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 -fixed false -x 948 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 -fixed false -x 1824 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 -fixed false -x 1380 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 -fixed false -x 72 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 -fixed false -x 396 -y 95
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C2 -fixed false -x 840 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 -fixed false -x 1896 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 -fixed false -x 1788 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 -fixed false -x 180 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 -fixed false -x 840 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 -fixed false -x 1968 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 -fixed false -x 948 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 -fixed false -x 216 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 -fixed false -x 1596 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 -fixed false -x 180 -y 206
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 -fixed false -x 2328 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 -fixed false -x 324 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 -fixed false -x 2076 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 -fixed false -x 2112 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 -fixed false -x 2436 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 -fixed false -x 360 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 -fixed false -x 1896 -y 41
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C14 -fixed false -x 1308 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 -fixed false -x 2004 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 -fixed false -x 396 -y 14
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C14 -fixed false -x 912 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 -fixed false -x 696 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 -fixed false -x 36 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 -fixed false -x 1200 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 -fixed false -x 1632 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 -fixed false -x 912 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 -fixed false -x 1272 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 -fixed false -x 504 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 -fixed false -x 216 -y 341
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 -fixed false -x 1092 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 -fixed false -x 1824 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 -fixed false -x 1380 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 -fixed false -x 1704 -y 341
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C6 -fixed false -x 948 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 -fixed false -x 624 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 -fixed false -x 72 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 -fixed false -x 0 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 -fixed false -x 1632 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 -fixed false -x 288 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 -fixed false -x 2328 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 -fixed false -x 1236 -y 260
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1 -fixed false -x 504 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 -fixed false -x 1704 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 -fixed false -x 1200 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 -fixed false -x 1308 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 -fixed false -x 2292 -y 287
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 1632 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 -fixed false -x 660 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 -fixed false -x 696 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 -fixed false -x 732 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 -fixed false -x 0 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 -fixed false -x 660 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 -fixed false -x 2256 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 -fixed false -x 1308 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 -fixed false -x 1164 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 -fixed false -x 216 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 -fixed false -x 2364 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 -fixed false -x 2004 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 -fixed false -x 324 -y 122
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 1596 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 -fixed false -x 252 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 -fixed false -x 732 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 1932 -y 287
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1 -fixed false -x 1200 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 -fixed false -x 2076 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 -fixed false -x 432 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 -fixed false -x 1092 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 -fixed false -x 1308 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 -fixed false -x 588 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 -fixed false -x 1596 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 -fixed false -x 768 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 -fixed false -x 660 -y 95
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 -fixed false -x 1416 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 -fixed false -x 1632 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 -fixed false -x 1056 -y 368
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 2256 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 -fixed false -x 2184 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 -fixed false -x 2004 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 -fixed false -x 252 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 -fixed false -x 360 -y 233
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0_INST_HI1 -fixed false -x 2400 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 -fixed false -x 2220 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 -fixed false -x 252 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 -fixed false -x 984 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 -fixed false -x 1164 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 2004 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 -fixed false -x 324 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 -fixed false -x 1896 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 -fixed false -x 948 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 -fixed false -x 1128 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 1788 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 -fixed false -x 1524 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 -fixed false -x 2292 -y 14
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 1560 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 -fixed false -x 1596 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 -fixed false -x 1788 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 -fixed false -x 468 -y 179
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C4 -fixed false -x 1020 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 -fixed false -x 1932 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 -fixed false -x 1308 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 -fixed false -x 912 -y 206
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0 -fixed false -x 2436 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 -fixed false -x 1128 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 -fixed false -x 1488 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 -fixed false -x 2256 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 -fixed false -x 432 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 -fixed false -x 2256 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 -fixed false -x 2040 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 -fixed false -x 1824 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 -fixed false -x 288 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 -fixed false -x 72 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 -fixed false -x 2364 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 -fixed false -x 732 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 -fixed false -x 696 -y 233
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 2256 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 -fixed false -x 1380 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 -fixed false -x 588 -y 368
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C8 -fixed false -x 504 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 -fixed false -x 1752 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 -fixed false -x 1416 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 -fixed false -x 2004 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 -fixed false -x 876 -y 149
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C5 -fixed false -x 696 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 -fixed false -x 876 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 -fixed false -x 2256 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 -fixed false -x 1236 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 -fixed false -x 2112 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 -fixed false -x 2112 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 -fixed false -x 1020 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 -fixed false -x 1452 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 -fixed false -x 360 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 -fixed false -x 840 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 -fixed false -x 2112 -y 368
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 2148 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 -fixed false -x 1788 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 -fixed false -x 912 -y 368
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 1488 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 -fixed false -x 1752 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 -fixed false -x 1164 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 -fixed false -x 2364 -y 287
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 1596 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 -fixed false -x 288 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 -fixed false -x 1128 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 -fixed false -x 1632 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 -fixed false -x 732 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 -fixed false -x 1752 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 -fixed false -x 1596 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 -fixed false -x 396 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 -fixed false -x 2148 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 -fixed false -x 360 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 -fixed false -x 288 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 -fixed false -x 252 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 -fixed false -x 1164 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 -fixed false -x 804 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 -fixed false -x 1344 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 -fixed false -x 660 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 -fixed false -x 1596 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 -fixed false -x 1860 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 -fixed false -x 108 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 -fixed false -x 1092 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 -fixed false -x 36 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 -fixed false -x 2148 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 -fixed false -x 1344 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 -fixed false -x 732 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 -fixed false -x 1668 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 -fixed false -x 1968 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 -fixed false -x 2112 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 -fixed false -x 804 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 -fixed false -x 1932 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 -fixed false -x 1896 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 -fixed false -x 1968 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 -fixed false -x 732 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 -fixed false -x 36 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 -fixed false -x 432 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 -fixed false -x 948 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 -fixed false -x 1164 -y 233
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 1488 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 -fixed false -x 540 -y 14
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C9 -fixed false -x 732 -y 41
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 1632 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 -fixed false -x 660 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 1704 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 -fixed false -x 1272 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 -fixed false -x 252 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 -fixed false -x 180 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 -fixed false -x 2220 -y 287
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 1704 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 -fixed false -x 2436 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 -fixed false -x 696 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 -fixed false -x 396 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 -fixed false -x 1092 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 1560 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 1452 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 -fixed false -x 1524 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 -fixed false -x 36 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 -fixed false -x 2220 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 -fixed false -x 540 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 -fixed false -x 108 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 -fixed false -x 2328 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 -fixed false -x 1236 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 -fixed false -x 1344 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 1668 -y 233
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 -fixed false -x 984 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 -fixed false -x 660 -y 41
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 -fixed false -x 1236 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 -fixed false -x 1668 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 -fixed false -x 2004 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 -fixed false -x 624 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 1824 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 -fixed false -x 1824 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 -fixed false -x 2364 -y 14
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 2400 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 -fixed false -x 1860 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 -fixed false -x 768 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 -fixed false -x 624 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 -fixed false -x 1704 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 -fixed false -x 768 -y 149
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 1488 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 -fixed false -x 2184 -y 179
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 -fixed false -x 1056 -y 95
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 1344 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 -fixed false -x 216 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 -fixed false -x 1128 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 -fixed false -x 1704 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 -fixed false -x 324 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 1752 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 -fixed false -x 840 -y 341
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 1596 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 -fixed false -x 1752 -y 14
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C9 -fixed false -x 1056 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 -fixed false -x 1452 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 -fixed false -x 540 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 -fixed false -x 2292 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 -fixed false -x 2112 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 -fixed false -x 144 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 -fixed false -x 1056 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 -fixed false -x 588 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 -fixed false -x 840 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 -fixed false -x 216 -y 68
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0 -fixed false -x 2436 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 -fixed false -x 1452 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 -fixed false -x 1200 -y 368
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 1752 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 -fixed false -x 1596 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 -fixed false -x 1344 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 -fixed false -x 1968 -y 149
set_location -inst_name Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 -fixed false -x 1344 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 -fixed false -x 144 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 -fixed false -x 2292 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 -fixed false -x 1488 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 -fixed false -x 1824 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 -fixed false -x 396 -y 287
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 1632 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 -fixed false -x 396 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 -fixed false -x 2184 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 -fixed false -x 216 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 -fixed false -x 1416 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 -fixed false -x 1896 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 -fixed false -x 2328 -y 314
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 -fixed false -x 984 -y 95
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 1524 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 -fixed false -x 1236 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 -fixed false -x 2256 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 -fixed false -x 36 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 -fixed false -x 360 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 -fixed false -x 1896 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 -fixed false -x 1704 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 -fixed false -x 504 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 -fixed false -x 624 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 -fixed false -x 1524 -y 41
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 2112 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 -fixed false -x 1632 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 -fixed false -x 768 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 -fixed false -x 2040 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 -fixed false -x 2328 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 -fixed false -x 2184 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 -fixed false -x 840 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 -fixed false -x 468 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 -fixed false -x 876 -y 314
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 -fixed false -x 1092 -y 122
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_FIFO_COUNT_5_cry_0 -fixed false -x 2076 -y 288
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 1080 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0 -fixed false -x 2028 -y 216
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843 -fixed false -x 1069 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 2424 -y 351
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter_s_912 -fixed false -x 1236 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 -fixed false -x 2448 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0 -fixed false -x 2403 -y 336
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 990 -y 99
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1\[8\] -fixed false -x 1080 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0 -fixed false -x 1524 -y 243
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C\[10\] -fixed false -x 1212 -y 189
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN -fixed false -x 1202 -y 78
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0 -fixed false -x 1170 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer_s_877 -fixed false -x 2184 -y 300
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI50H81\[4\] -fixed false -x 2388 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy -fixed false -x 2436 -y 369
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 -fixed false -x 876 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J -fixed false -x 1769 -y 252
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 -fixed false -x 1044 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC -fixed false -x 1563 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_873 -fixed false -x 2364 -y 369
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B\[31\] -fixed false -x 1224 -y 72
set_location -inst_name Controler_0/Command_Decoder_0/counter_s_1328 -fixed false -x 1092 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_881 -fixed false -x 2379 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un73_ilasrawcounter_cry_0 -fixed false -x 2340 -y 354
set_location -inst_name Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0 -fixed false -x 1332 -y 189
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 1818 -y 261
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 1481 -y 219
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIQH9 -fixed false -x 2424 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 2376 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer_s_875 -fixed false -x 2232 -y 300
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 1534 -y 246
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM\[13\] -fixed false -x 888 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_877 -fixed false -x 2340 -y 327
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL -fixed false -x 1044 -y 132
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F -fixed false -x 888 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy\[0\] -fixed false -x 1383 -y 135
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_FIFO_COUNT_5_cry_0 -fixed false -x 2088 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21 -fixed false -x 888 -y 72
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 -fixed false -x 1158 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 2301 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI7LN4 -fixed false -x 2388 -y 336
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_s_913 -fixed false -x 1259 -y 165
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_879 -fixed false -x 2304 -y 369
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0 -fixed false -x 1356 -y 201
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 1188 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3O131 -fixed false -x 2400 -y 351
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 852 -y 108
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 1008 -y 87
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence_s_876 -fixed false -x 2136 -y 297
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_872 -fixed false -x 2352 -y 351
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 2029 -y 219
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNID54J -fixed false -x 2279 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUE02\[4\] -fixed false -x 2424 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0 -fixed false -x 2340 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIGCBF -fixed false -x 2322 -y 369
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK -fixed false -x 1032 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0 -fixed false -x 2292 -y 363
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_0 -fixed false -x 984 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_871 -fixed false -x 2376 -y 342
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 1200 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 2400 -y 333
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_911 -fixed false -x 1286 -y 174
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy\[0\] -fixed false -x 854 -y 54
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Write_Enable_1_RNI2N3I -fixed false -x 2064 -y 288
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0 -fixed false -x 1452 -y 216
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD -fixed false -x 1115 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 2376 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3FH2\[2\] -fixed false -x 2340 -y 363
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0 -fixed false -x 2316 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3FH2\[2\] -fixed false -x 2400 -y 354
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 1104 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0 -fixed false -x 1356 -y 237
set_location -inst_name Controler_0/gpio_controler_0/un13_set_pulse_cry_0 -fixed false -x 1284 -y 87
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy -fixed false -x 1068 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN -fixed false -x 1020 -y 87
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy -fixed false -x 862 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence_s_876 -fixed false -x 2316 -y 345
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNII7LB9\[1\] -fixed false -x 1212 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 996 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIGCBF -fixed false -x 2350 -y 327
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 1764 -y 255
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 -fixed false -x 2448 -y 354
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un42_ilas_enable_s_1_880 -fixed false -x 2304 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI9Q602\[2\] -fixed false -x 2316 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 2376 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI7LN4 -fixed false -x 2342 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un27_test_data_1_s_1_919 -fixed false -x 2304 -y 345
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 1008 -y 96
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D\[8\] -fixed false -x 1044 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_s_873 -fixed false -x 2340 -y 336
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 1780 -y 219
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I -fixed false -x 1380 -y 243
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 2412 -y 345
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 2271 -y 198
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy\[0\] -fixed false -x 1263 -y 78
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 2364 -y 360
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332 -fixed false -x 1128 -y 105
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333 -fixed false -x 1272 -y 96
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F -fixed false -x 1057 -y 123
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GMH2\[2\] -fixed false -x 2328 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI5QR9 -fixed false -x 2292 -y 360
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0 -fixed false -x 1908 -y 237
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy -fixed false -x 1234 -y 90
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_916 -fixed false -x 1212 -y 183
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148\[8\] -fixed false -x 1104 -y 69
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841 -fixed false -x 1176 -y 60
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un58_ilas_enable_cry_0 -fixed false -x 2379 -y 351
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 -fixed false -x 1075 -y 132
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFDFQ\[2\] -fixed false -x 2436 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3O131 -fixed false -x 2388 -y 363
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 861 -y 105
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1\[8\] -fixed false -x 960 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Write_Enable_1_RNI2N3I -fixed false -x 2100 -y 279
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 840 -y 72
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 2381 -y 372
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy -fixed false -x 1479 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 1383 -y 246
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 876 -y 78
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0\[10\] -fixed false -x 1332 -y 192
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI51MN\[4\] -fixed false -x 2268 -y 363
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_915 -fixed false -x 1295 -y 180
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 -fixed false -x 1104 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 2328 -y 372
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 1890 -y 252
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D\[8\] -fixed false -x 1248 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_cry_3 -fixed false -x 2340 -y 360
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 1797 -y 225
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 996 -y 87
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy -fixed false -x 1115 -y 78
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE_s_1329 -fixed false -x 1284 -y 90
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIVMS11 -fixed false -x 1453 -y 135
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 1891 -y 255
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 1452 -y 180
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842 -fixed false -x 1162 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842 -fixed false -x 1020 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIHRSC1\[1\] -fixed false -x 2388 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_879 -fixed false -x 2412 -y 351
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 -fixed false -x 965 -y 81
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841 -fixed false -x 996 -y 60
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD -fixed false -x 840 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE -fixed false -x 1476 -y 216
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD -fixed false -x 1080 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_874 -fixed false -x 2268 -y 372
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0 -fixed false -x 1428 -y 141
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un58_ilas_enable_cry_0 -fixed false -x 2268 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 2280 -y 363
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI66AJ -fixed false -x 1080 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0 -fixed false -x 2292 -y 342
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED -fixed false -x 1380 -y 132
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331 -fixed false -x 1167 -y 108
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0 -fixed false -x 1455 -y 132
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 984 -y 108
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 -fixed false -x 900 -y 87
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer_s_918 -fixed false -x 1260 -y 171
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_872 -fixed false -x 2352 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un26_ilas_enable_s_1_881 -fixed false -x 2268 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUE02\[4\] -fixed false -x 2448 -y 327
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A -fixed false -x 2055 -y 216
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0 -fixed false -x 1680 -y 228
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIEASS -fixed false -x 948 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_cry_3 -fixed false -x 2328 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNITKMH -fixed false -x 2388 -y 369
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 1092 -y 126
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0 -fixed false -x 1443 -y 144
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un26_ilas_enable_s_1_883 -fixed false -x 2340 -y 351
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0 -fixed false -x 1422 -y 132
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 1737 -y 216
set_location -inst_name Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0 -fixed false -x 1332 -y 183
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0 -fixed false -x 2340 -y 369
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_914 -fixed false -x 1319 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_s_880 -fixed false -x 2331 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence_s_878 -fixed false -x 2304 -y 354
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD -fixed false -x 1188 -y 72
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_910 -fixed false -x 1050 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy -fixed false -x 2424 -y 354
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M -fixed false -x 1537 -y 237
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 1116 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNIOA54 -fixed false -x 2402 -y 345
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy -fixed false -x 1020 -y 90
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 -fixed false -x 1056 -y 105
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK -fixed false -x 1161 -y 78
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_917 -fixed false -x 1312 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNIOA54 -fixed false -x 2400 -y 372
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 2166 -y 216
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0 -fixed false -x 1191 -y 105
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 -fixed false -x 996 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 1968 -y 234
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 1869 -y 255
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF -fixed false -x 1056 -y 135
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBB66\[4\] -fixed false -x 2232 -y 369
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence_s_874 -fixed false -x 2208 -y 297
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD -fixed false -x 983 -y 87
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1 -fixed false -x 972 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 1869 -y 252
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 2292 -y 369
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 1681 -y 225
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1 -fixed false -x 879 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNITKMH -fixed false -x 2400 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 2304 -y 372
set_location -inst_name Controler_0/ADI_SPI_1/un1_counter_1_s_1_1335 -fixed false -x 1318 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIQH9 -fixed false -x 2400 -y 369
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640 -fixed false -x 864 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNID54J -fixed false -x 2340 -y 333
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 2340 -y 345
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI5QR9 -fixed false -x 2361 -y 342
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 1483 -y 246
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un42_ilas_enable_s_1_882 -fixed false -x 2328 -y 354
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNIHDJP4\[1\] -fixed false -x 1321 -y 99
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_870 -fixed false -x 2280 -y 342
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 1572 -y 243
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0 -fixed false -x 1764 -y 216
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3\[8\] -fixed false -x 1092 -y 42
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI9Q602\[2\] -fixed false -x 2400 -y 327
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 2390 -y 372
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 2084 -y 216
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_cry_2 -fixed false -x 2280 -y 351
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt_nx_s_1_30 -fixed false -x 2412 -y 327
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIF5GK -fixed false -x 864 -y 78
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM -fixed false -x 1492 -y 180
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 1995 -y 237
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 1524 -y 198
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3\[8\] -fixed false -x 1080 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0 -fixed false -x 2364 -y 351
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_s_878 -fixed false -x 2388 -y 333
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0 -fixed false -x 1452 -y 183
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFDFQ\[2\] -fixed false -x 2364 -y 372
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI51MN\[4\] -fixed false -x 2364 -y 336
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330 -fixed false -x 1191 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA -fixed false -x 1755 -y 219
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI4SLB1 -fixed false -x 852 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 1359 -y 198
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBB66\[4\] -fixed false -x 2448 -y 315
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI -fixed false -x 1960 -y 237
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3\[8\] -fixed false -x 1176 -y 117
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843 -fixed false -x 888 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0 -fixed false -x 2280 -y 336
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 1356 -y 246
set_location -inst_name Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1 -fixed false -x 1284 -y 165
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy -fixed false -x 1023 -y 126
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy -fixed false -x 1075 -y 135
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI9TPH2\[8\] -fixed false -x 960 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 1575 -y 252
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 -fixed false -x 984 -y 105
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9\[31\] -fixed false -x 1320 -y 90
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_s_875 -fixed false -x 2268 -y 369
set_location -inst_name Controler_0/ADI_SPI_0/un1_counter_1_s_1_1334 -fixed false -x 1164 -y 90
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 1457 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI50H81\[4\] -fixed false -x 2352 -y 369
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 1517 -y 207
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 2352 -y 336
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3\[8\] -fixed false -x 984 -y 114
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1\[8\] -fixed false -x 1140 -y 114
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un73_ilasrawcounter_cry_0 -fixed false -x 2292 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 2367 -y 345
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy\[0\] -fixed false -x 1266 -y 81
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer_cry_cy\[0\] -fixed false -x 2148 -y 291
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 1056 -y 108
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 -fixed false -x 876 -y 105
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIHRSC1\[1\] -fixed false -x 2364 -y 327
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 1909 -y 234
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GMH2\[2\] -fixed false -x 2280 -y 360
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux\[1\] -fixed false -x 1932 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux\[4\] -fixed false -x 1860 -y 282
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux\[5\] -fixed false -x 1860 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux\[4\] -fixed false -x 2124 -y 252
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux\[7\] -fixed false -x 1860 -y 270
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[27\] -fixed false -x 687 -y 234
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[35\] -fixed false -x 183 -y 261
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[22\] -fixed false -x 2223 -y 117
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux\[3\] -fixed false -x 1968 -y 282
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[33\] -fixed false -x 2165 -y 288
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux\[6\] -fixed false -x 2040 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux\[6\] -fixed false -x 1836 -y 279
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[49\] -fixed false -x 602 -y 243
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux\[2\] -fixed false -x 1956 -y 270
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[21\] -fixed false -x 1275 -y 15
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[20\] -fixed false -x 591 -y 96
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[2\] -fixed false -x 1875 -y 315
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[43\] -fixed false -x 1935 -y 42
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[54\] -fixed false -x 1822 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux\[2\] -fixed false -x 2184 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux\[7\] -fixed false -x 2052 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux\[5\] -fixed false -x 1836 -y 264
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[59\] -fixed false -x 1167 -y 336
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[55\] -fixed false -x 2220 -y 288
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux -fixed false -x 936 -y 126
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux\[3\] -fixed false -x 2112 -y 267
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[37\] -fixed false -x 1383 -y 69
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux\[4\] -fixed false -x 2076 -y 255
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[0\] -fixed false -x 745 -y 288
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[3\] -fixed false -x 649 -y 174
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[56\] -fixed false -x 180 -y 261
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[32\] -fixed false -x 797 -y 342
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[1\] -fixed false -x 1601 -y 342
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[42\] -fixed false -x 2239 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux\[5\] -fixed false -x 1860 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux\[0\] -fixed false -x 1980 -y 273
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[41\] -fixed false -x 1308 -y 213
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[40\] -fixed false -x 188 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux\[6\] -fixed false -x 2028 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux\[1\] -fixed false -x 2160 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux\[4\] -fixed false -x 2076 -y 252
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux\[4\] -fixed false -x 2100 -y 252
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux\[2\] -fixed false -x 2184 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux\[7\] -fixed false -x 1826 -y 273
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux\[0\] -fixed false -x 1980 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux\[4\] -fixed false -x 1860 -y 276
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux\[6\] -fixed false -x 2064 -y 270
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[18\] -fixed false -x 732 -y 174
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux\[7\] -fixed false -x 2052 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux\[1\] -fixed false -x 1932 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux\[7\] -fixed false -x 2064 -y 264
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[16\] -fixed false -x 907 -y 150
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux -fixed false -x 888 -y 111
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux\[7\] -fixed false -x 1836 -y 270
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux\[3\] -fixed false -x 1968 -y 279
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux\[6\] -fixed false -x 1848 -y 273
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[48\] -fixed false -x 828 -y 144
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[19\] -fixed false -x 1707 -y 69
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[9\] -fixed false -x 531 -y 42
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[58\] -fixed false -x 1059 -y 228
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[4\] -fixed false -x 363 -y 306
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[52\] -fixed false -x 1164 -y 336
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux\[6\] -fixed false -x 2040 -y 264
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux\[5\] -fixed false -x 2028 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux\[5\] -fixed false -x 2028 -y 255
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[8\] -fixed false -x 1752 -y 150
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux\[3\] -fixed false -x 2112 -y 270
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[53\] -fixed false -x 2085 -y 96
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux\[2\] -fixed false -x 1956 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux\[1\] -fixed false -x 2160 -y 267
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[51\] -fixed false -x 744 -y 342
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux\[7\] -fixed false -x 2076 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux\[6\] -fixed false -x 1836 -y 276
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[6\] -fixed false -x 1992 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux\[5\] -fixed false -x 2052 -y 252
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[17\] -fixed false -x 267 -y 117
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[5\] -fixed false -x 360 -y 306
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux\[7\] -fixed false -x 1814 -y 270
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[50\] -fixed false -x 528 -y 42
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[26\] -fixed false -x 240 -y 180
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux\[6\] -fixed false -x 1872 -y 279
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[11\] -fixed false -x 1272 -y 15
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[10\] -fixed false -x 1381 -y 69
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[7\] -fixed false -x 588 -y 96
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[24\] -fixed false -x 1092 -y 228
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux\[5\] -fixed false -x 1836 -y 267
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux\[0\] -fixed false -x 2160 -y 261
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux\[4\] -fixed false -x 1884 -y 282
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[38\] -fixed false -x 1932 -y 42
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux\[4\] -fixed false -x 1884 -y 276
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[57\] -fixed false -x 1711 -y 69
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[25\] -fixed false -x 264 -y 117
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[36\] -fixed false -x 733 -y 309
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux\[5\] -fixed false -x 2028 -y 252
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux\[0\] -fixed false -x 2160 -y 255
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[23\] -fixed false -x 1596 -y 342
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[34\] -fixed false -x 2076 -y 96
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[39\] -fixed false -x 1872 -y 315
set_location -inst_name ARBITER_INST/CORELNKARBMUX_0/grant_st\[3\] -fixed false -x 2342 -y 322
set_location -inst_name ARBITER_INST/CORELNKARBMUX_0/grant_st\[4\] -fixed false -x 2345 -y 322
set_location -inst_name ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_a2_0_a2\[3\] -fixed false -x 2342 -y 321
set_location -inst_name ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_a2_0_a2\[4\] -fixed false -x 2345 -y 321
set_location -inst_name ARBITER_INST/CORELNKARBMUX_0/grant_st_RNO\[2\] -fixed false -x 2349 -y 321
set_location -inst_name ARBITER_INST/CORELNKARBMUX_0/RQI\[0\] -fixed false -x 2341 -y 321
set_location -inst_name ARBITER_INST/CORELNKARBMUX_0/RQI\[1\] -fixed false -x 2324 -y 321
set_location -inst_name ARBITER_INST/CORELNKARBMUX_0/RQI\[2\] -fixed false -x 2327 -y 321
set_location -inst_name ARBITER_INST/CORELNKARBMUX_0/RQI\[3\] -fixed false -x 2311 -y 318
set_location -inst_name ARBITER_INST/CORELNKARBMUX_0/RQI\[4\] -fixed false -x 2309 -y 318
set_location -inst_name ARBITER_INST/CORELNKARBMUX_0/RQI\[5\] -fixed false -x 2312 -y 318
set_location -inst_name ARBITER_INST/CORELNKARBMUX_0/RQI_0\[1\] -fixed false -x 2331 -y 321
set_location -inst_name ARBITER_INST/CORELNKARBMUX_0/RQI_0\[2\] -fixed false -x 2323 -y 321
set_location -inst_name ARBITER_INST/CORELNKARBMUX_0/RQI_0\[3\] -fixed false -x 2316 -y 321
set_location -inst_name ARBITER_INST/CORELNKARBMUX_0/RQI_0\[4\] -fixed false -x 2317 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/bitrange\[0\] -fixed false -x 2378 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/bitrange\[2\] -fixed false -x 2384 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/bitrange_RNI3LEG\[2\] -fixed false -x 2434 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/bitrange_RNIO72C2\[2\] -fixed false -x 2430 -y 327
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/bitrange_RNISRUJ\[0\] -fixed false -x 2411 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/bitrange_RNISRUJ_0\[0\] -fixed false -x 2401 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/bitrange_RNIUCOM\[0\] -fixed false -x 2432 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/bitSel\[0\] -fixed false -x 2387 -y 316
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/bitSel\[1\] -fixed false -x 2382 -y 316
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/bitSel\[2\] -fixed false -x 2378 -y 316
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/bitSel_RNIN1Q9\[0\] -fixed false -x 2399 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/bitSel_RNIPAH6\[0\] -fixed false -x 2436 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/byteSel\[0\] -fixed false -x 2366 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/byteSel\[1\] -fixed false -x 2379 -y 316
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/byteSel_RNI1CHK\[1\] -fixed false -x 2447 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/byteSel_RNIG5VC\[1\] -fixed false -x 2438 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/byteSel_RNIH0202\[1\] -fixed false -x 2434 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/byteSel_RNIHHG11\[1\] -fixed false -x 2437 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/byteSel_RNIM5202\[1\] -fixed false -x 2421 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/byteSel_RNIPMSO\[1\] -fixed false -x 2436 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/byteSel_RNIQNSO\[1\] -fixed false -x 2417 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry\[1\]/un1_Y -fixed false -x 2337 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry\[2\]/un1_Y -fixed false -x 2337 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry\[3\]/un1_Y -fixed false -x 2328 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry\[4\]/un1_Y -fixed false -x 2332 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry\[6\]/un1_Y -fixed false -x 2335 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/ca/XOR3_Sum\[1\]/Y -fixed false -x 2350 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/ca/XOR3_Sum\[6\]/Y -fixed false -x 2328 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache\[0\] -fixed false -x 2420 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache\[1\] -fixed false -x 2430 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache\[2\] -fixed false -x 2427 -y 316
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache\[3\] -fixed false -x 2424 -y 316
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache\[4\] -fixed false -x 2413 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache\[5\] -fixed false -x 2389 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache\[6\] -fixed false -x 2398 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache\[7\] -fixed false -x 2431 -y 316
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_h1_nx7 -fixed false -x 2403 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx433_0_a3_0_a3 -fixed false -x 2380 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx434_0_a3_0_a3 -fixed false -x 2377 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21\[2\] -fixed false -x 2431 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21\[3\] -fixed false -x 2428 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21\[4\] -fixed false -x 2416 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21_d\[2\] -fixed false -x 2435 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21_d\[3\] -fixed false -x 2434 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21_d\[4\] -fixed false -x 2419 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24\[1\] -fixed false -x 2429 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24\[2\] -fixed false -x 2439 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24\[3\] -fixed false -x 2419 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24\[5\] -fixed false -x 2395 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_d\[1\] -fixed false -x 2431 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_d\[2\] -fixed false -x 2437 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_d\[3\] -fixed false -x 2418 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_d\[5\] -fixed false -x 2391 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25\[5\] -fixed false -x 2392 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25\[7\] -fixed false -x 2444 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25_d\[5\] -fixed false -x 2394 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25_d_0\[7\] -fixed false -x 2442 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25_d_0_d\[7\] -fixed false -x 2447 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25_s\[7\] -fixed false -x 2440 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_1\[7\] -fixed false -x 2423 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNI2O781\[7\] -fixed false -x 2427 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNII8881\[7\] -fixed false -x 2390 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNIJ73P\[7\] -fixed false -x 2422 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNIMC881\[7\] -fixed false -x 2406 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_2\[7\] -fixed false -x 2423 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53\[2\] -fixed false -x 2414 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1\[0\] -fixed false -x 2409 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1\[1\] -fixed false -x 2410 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1\[2\] -fixed false -x 2404 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1\[3\] -fixed false -x 2402 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1\[4\] -fixed false -x 2406 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_d\[2\] -fixed false -x 2420 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_d_0\[2\] -fixed false -x 2415 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_s\[2\] -fixed false -x 2416 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_63_1\[2\] -fixed false -x 2426 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_63_sn_m2 -fixed false -x 2429 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_63_u\[2\] -fixed false -x 2432 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_63_u_d\[2\] -fixed false -x 2433 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.un179_cache_nx_9 -fixed false -x 2396 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_10 -fixed false -x 2404 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_10_RNIB7F31 -fixed false -x 2405 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_11 -fixed false -x 2400 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_6 -fixed false -x 2426 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_7 -fixed false -x 2441 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.un47_cache_nx\[2\] -fixed false -x 2433 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_cmb.un47_cache_nx\[3\] -fixed false -x 2429 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_h2_3\[2\] -fixed false -x 2434 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_h2_3_nx_1_sqmuxa -fixed false -x 2400 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_h2_4\[2\] -fixed false -x 2426 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_h2_4_nx_1_sqmuxa -fixed false -x 2408 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_h3\[0\] -fixed false -x 2409 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_h3\[1\] -fixed false -x 2401 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_h3\[2\] -fixed false -x 2404 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_h3\[3\] -fixed false -x 2402 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_h3\[4\] -fixed false -x 2406 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_h3_nx_1_sqmuxa -fixed false -x 2411 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_h4\[0\] -fixed false -x 2410 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_h4\[1\] -fixed false -x 2411 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_h4\[2\] -fixed false -x 2405 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_h4\[3\] -fixed false -x 2403 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_h4\[4\] -fixed false -x 2407 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_h4_nx_1_sqmuxa -fixed false -x 2401 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx\[0\] -fixed false -x 2420 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx\[1\] -fixed false -x 2430 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx\[2\] -fixed false -x 2427 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx\[3\] -fixed false -x 2424 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx\[4\] -fixed false -x 2413 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx\[5\] -fixed false -x 2389 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx\[6\] -fixed false -x 2398 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx\[7\] -fixed false -x 2431 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d\[4\] -fixed false -x 2417 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d\[5\] -fixed false -x 2397 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d\[6\] -fixed false -x 2394 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d\[7\] -fixed false -x 2429 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO\[4\] -fixed false -x 2413 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO\[5\] -fixed false -x 2425 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO\[6\] -fixed false -x 2409 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO\[7\] -fixed false -x 2401 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_0\[4\] -fixed false -x 2418 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_0\[5\] -fixed false -x 2427 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_0\[6\] -fixed false -x 2408 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_0\[7\] -fixed false -x 2406 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_1\[4\] -fixed false -x 2412 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_1\[6\] -fixed false -x 2407 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_1\[7\] -fixed false -x 2415 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_2\[4\] -fixed false -x 2417 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_2\[7\] -fixed false -x 2416 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_3\[4\] -fixed false -x 2419 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_4\[4\] -fixed false -x 2417 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_5\[4\] -fixed false -x 2413 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11\[0\] -fixed false -x 2444 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11\[1\] -fixed false -x 2433 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11\[2\] -fixed false -x 2425 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11\[5\] -fixed false -x 2388 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11_1\[1\] -fixed false -x 2428 -y 327
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11_1_RNO\[1\] -fixed false -x 2427 -y 327
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d\[2\] -fixed false -x 2428 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d_RNO\[2\] -fixed false -x 2439 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d_RNO_0\[2\] -fixed false -x 2444 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d_RNO_1\[2\] -fixed false -x 2443 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11_N_2L1 -fixed false -x 2425 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO\[0\] -fixed false -x 2443 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO\[5\] -fixed false -x 2394 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_0\[0\] -fixed false -x 2436 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_0\[5\] -fixed false -x 2396 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_1\[0\] -fixed false -x 2441 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_1\[5\] -fixed false -x 2389 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_2\[0\] -fixed false -x 2439 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_2\[5\] -fixed false -x 2393 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_3\[0\] -fixed false -x 2437 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_3\[5\] -fixed false -x 2395 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_4\[0\] -fixed false -x 2438 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_5\[0\] -fixed false -x 2440 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_1\[0\] -fixed false -x 2422 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_1\[1\] -fixed false -x 2435 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_1\[4\] -fixed false -x 2415 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_1_RNO\[0\] -fixed false -x 2421 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_1_RNO\[4\] -fixed false -x 2414 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_1_RNO_0\[0\] -fixed false -x 2407 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_1_RNO_0\[4\] -fixed false -x 2423 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_1_RNO_1\[4\] -fixed false -x 2418 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_2\[5\] -fixed false -x 2388 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_2\[6\] -fixed false -x 2398 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_2\[7\] -fixed false -x 2425 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_2_sqmuxa -fixed false -x 2405 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_2_sqmuxa_1 -fixed false -x 2404 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_2_sqmuxa_RNI06PF -fixed false -x 2421 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_3_sqmuxa_1 -fixed false -x 2410 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_3_sqmuxa_2 -fixed false -x 2409 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_4\[4\] -fixed false -x 2412 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_4_i_m3\[0\] -fixed false -x 2416 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_4_i_m3\[1\] -fixed false -x 2432 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_4_i_m3_N_2L1 -fixed false -x 2415 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_4_i_m3_sx\[1\] -fixed false -x 2424 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_5\[5\] -fixed false -x 2393 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_5\[7\] -fixed false -x 2434 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_7\[1\] -fixed false -x 2428 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_7\[2\] -fixed false -x 2432 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_7\[3\] -fixed false -x 2428 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_9\[1\] -fixed false -x 2426 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_9\[2\] -fixed false -x 2411 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_9\[3\] -fixed false -x 2430 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_9_1\[2\] -fixed false -x 2427 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_9_1_0\[2\] -fixed false -x 2410 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_9_d\[3\] -fixed false -x 2431 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_9_d_RNO\[3\] -fixed false -x 2413 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_9_d_RNO_0\[3\] -fixed false -x 2422 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_9_RNO\[1\] -fixed false -x 2423 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_9_RNO_0\[1\] -fixed false -x 2422 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_d\[2\] -fixed false -x 2433 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_d\[3\] -fixed false -x 2435 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_d\[7\] -fixed false -x 2430 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_d_RNO\[3\] -fixed false -x 2424 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_d_RNO\[7\] -fixed false -x 2430 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_d_RNO_0\[3\] -fixed false -x 2424 -y 327
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_d_RNO_1\[3\] -fixed false -x 2432 -y 327
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO\[6\] -fixed false -x 2393 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_0\[6\] -fixed false -x 2386 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_1\[6\] -fixed false -x 2402 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_2\[6\] -fixed false -x 2399 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_3\[6\] -fixed false -x 2403 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_4\[6\] -fixed false -x 2392 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_5\[6\] -fixed false -x 2400 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_6\[6\] -fixed false -x 2388 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_7\[6\] -fixed false -x 2398 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_8\[6\] -fixed false -x 2402 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_9\[6\] -fixed false -x 2403 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_sn_m18 -fixed false -x 2383 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_sx\[5\] -fixed false -x 2396 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_nx_s\[7\] -fixed false -x 2426 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_RNI4LJC\[1\] -fixed false -x 2445 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_RNI6NJC\[2\] -fixed false -x 2440 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_RNI8PJC\[3\] -fixed false -x 2414 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_RNICTJC\[5\] -fixed false -x 2390 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_RNIEVJC\[6\] -fixed false -x 2395 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_RNIG1KC\[7\] -fixed false -x 2446 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_RNIIP2C\[0\] -fixed false -x 2419 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_RNIQ13C\[4\] -fixed false -x 2412 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_s\[0\] -fixed false -x 2426 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_s\[1\] -fixed false -x 2427 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_s\[2\] -fixed false -x 2429 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_s\[3\] -fixed false -x 2424 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_s\[4\] -fixed false -x 2423 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_s\[5\] -fixed false -x 2390 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_s\[6\] -fixed false -x 2388 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_s\[7\] -fixed false -x 2430 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_s_nx_1_sqmuxa_0_a3 -fixed false -x 2376 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_s_nx_1_sqmuxa_0_o2_1_o2 -fixed false -x 2378 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/cache_s_nx_1_sqmuxa_0_o2_1_o3 -fixed false -x 2382 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkAddr\[0\] -fixed false -x 2367 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkAddr\[1\] -fixed false -x 2371 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkAddr\[2\] -fixed false -x 2365 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_0_iv\[1\] -fixed false -x 2371 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_0_iv_0\[1\] -fixed false -x 2374 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_cnst_i_o3\[1\] -fixed false -x 2387 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv\[0\] -fixed false -x 2367 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_0\[0\] -fixed false -x 2370 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_2\[0\] -fixed false -x 2372 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_4\[0\] -fixed false -x 2375 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_4_RNO\[0\] -fixed false -x 2364 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_5\[0\] -fixed false -x 2366 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkAddr_RNO\[2\] -fixed false -x 2365 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkEn -fixed false -x 2352 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkEn_cmb.un1_lnkEn_nx5 -fixed false -x 2354 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm\[0\] -fixed false -x 2411 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm\[10\] -fixed false -x 2409 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm\[11\] -fixed false -x 2401 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm\[12\] -fixed false -x 2417 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm\[13\] -fixed false -x 2422 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm\[14\] -fixed false -x 2412 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm\[15\] -fixed false -x 2414 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm\[16\] -fixed false -x 2419 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm\[17\] -fixed false -x 2391 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm\[18\] -fixed false -x 2408 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm\[19\] -fixed false -x 2404 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm\[1\] -fixed false -x 2369 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm\[20\] -fixed false -x 2405 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm\[2\] -fixed false -x 2406 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm\[3\] -fixed false -x 2375 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm\[4\] -fixed false -x 2370 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm\[5\] -fixed false -x 2368 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm\[6\] -fixed false -x 2372 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm\[7\] -fixed false -x 2374 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm\[8\] -fixed false -x 2366 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm\[9\] -fixed false -x 2364 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_ns\[20\] -fixed false -x 2405 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_ns_i_o3\[1\] -fixed false -x 2404 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_ns_o3\[2\] -fixed false -x 2406 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI6BQN\[1\] -fixed false -x 2373 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI7R2P\[11\] -fixed false -x 2414 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI8GTB\[12\] -fixed false -x 2418 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI9HTB\[13\] -fixed false -x 2442 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIAITB\[14\] -fixed false -x 2412 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIBJTB\[15\] -fixed false -x 2421 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNICKTB\[16\] -fixed false -x 2391 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNICL7R\[12\] -fixed false -x 2446 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIDLTB\[17\] -fixed false -x 2408 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIFJSA\[11\] -fixed false -x 2442 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIFNTB\[18\] -fixed false -x 2443 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIFO7R\[13\] -fixed false -x 2441 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIIR7R\[14\] -fixed false -x 2420 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIO18R\[16\] -fixed false -x 2392 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIR48R\[17\] -fixed false -x 2391 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIS35K1\[18\] -fixed false -x 2438 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIU78R\[18\] -fixed false -x 2445 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIUUL91\[3\] -fixed false -x 2368 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNO\[0\] -fixed false -x 2411 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNO\[11\] -fixed false -x 2401 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNO\[1\] -fixed false -x 2369 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkWdata\[0\] -fixed false -x 2400 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkWdata\[1\] -fixed false -x 2403 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkWdata\[2\] -fixed false -x 2407 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkWdata\[3\] -fixed false -x 2410 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_0_0\[3\] -fixed false -x 2378 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_1_0\[3\] -fixed false -x 2377 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_2_0\[3\] -fixed false -x 2380 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_3_0\[3\] -fixed false -x 2384 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_6\[3\] -fixed false -x 2376 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO\[0\] -fixed false -x 2400 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO\[1\] -fixed false -x 2403 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO\[2\] -fixed false -x 2407 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO\[3\] -fixed false -x 2410 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/ofst\[2\] -fixed false -x 2369 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/ofst\[3\] -fixed false -x 2386 -y 316
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/ofst\[4\] -fixed false -x 2376 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/ofst\[5\] -fixed false -x 2382 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/ofst\[6\] -fixed false -x 2367 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/ofst\[7\] -fixed false -x 2371 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/ofst\[8\] -fixed false -x 2380 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/page -fixed false -x 2380 -y 316
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/rqDone -fixed false -x 2356 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/rqDone_cmb.rqDone_nx4_0_a3 -fixed false -x 2356 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/rqDone_cmb.rqDone_nx4_0_a3_1 -fixed false -x 2355 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/rqRdata -fixed false -x 2376 -y 328
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_0 -fixed false -x 2408 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_0_RNI7RV92 -fixed false -x 2433 -y 327
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_1 -fixed false -x 2435 -y 327
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_2 -fixed false -x 2407 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_2_RNI9RV92 -fixed false -x 2429 -y 327
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_4 -fixed false -x 2426 -y 327
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_4_RNIBRV92 -fixed false -x 2425 -y 327
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_5 -fixed false -x 2434 -y 327
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_5_RNICRV92 -fixed false -x 2431 -y 327
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx5_0_a3 -fixed false -x 2385 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3 -fixed false -x 2376 -y 327
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_0 -fixed false -x 2382 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_0_6 -fixed false -x 2381 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_1 -fixed false -x 2383 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_1_6 -fixed false -x 2379 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/RQ_LANE_SYNC\[2\] -fixed false -x 2395 -y 322
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/RQ_LANE_SYNC\[3\] -fixed false -x 2373 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100 -fixed false -x 2345 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100_1_0 -fixed false -x 2348 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100_2 -fixed false -x 2340 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m102 -fixed false -x 2347 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m102_1_2 -fixed false -x 2333 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m108 -fixed false -x 2357 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m108_1 -fixed false -x 2359 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m112 -fixed false -x 2353 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m112_1 -fixed false -x 2363 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m114 -fixed false -x 2354 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m117 -fixed false -x 2339 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m119 -fixed false -x 2338 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m120 -fixed false -x 2331 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m122 -fixed false -x 2348 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m124 -fixed false -x 2334 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m124_1 -fixed false -x 2335 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m125 -fixed false -x 2355 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m128 -fixed false -x 2358 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m129 -fixed false -x 2362 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m130 -fixed false -x 2354 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m132_e -fixed false -x 2352 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m133 -fixed false -x 2361 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m135 -fixed false -x 2359 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m137 -fixed false -x 2350 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m140 -fixed false -x 2345 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m140_1 -fixed false -x 2342 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m141 -fixed false -x 2362 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m143 -fixed false -x 2360 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m146 -fixed false -x 2360 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m148 -fixed false -x 2363 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m15 -fixed false -x 2342 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m153 -fixed false -x 2343 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155 -fixed false -x 2347 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_0 -fixed false -x 2344 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_0_1 -fixed false -x 2346 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_1 -fixed false -x 2349 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m156 -fixed false -x 2351 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m157 -fixed false -x 2341 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m158 -fixed false -x 2348 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m160 -fixed false -x 2356 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m161 -fixed false -x 2355 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m162 -fixed false -x 2358 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m164 -fixed false -x 2361 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18 -fixed false -x 2329 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_0 -fixed false -x 2333 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_0_1 -fixed false -x 2330 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_1 -fixed false -x 2334 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_1_1 -fixed false -x 2332 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m19 -fixed false -x 2367 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m20 -fixed false -x 2374 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m22 -fixed false -x 2346 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m24_1_0 -fixed false -x 2372 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m24_1_1 -fixed false -x 2344 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m26 -fixed false -x 2343 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m28 -fixed false -x 2365 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m30_1_0 -fixed false -x 2351 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m30_1_1 -fixed false -x 2349 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m31 -fixed false -x 2341 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m31_1 -fixed false -x 2340 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m32 -fixed false -x 2340 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m34 -fixed false -x 2368 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m37 -fixed false -x 2371 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m38 -fixed false -x 2369 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m41 -fixed false -x 2370 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m43 -fixed false -x 2353 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m45 -fixed false -x 2341 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m46 -fixed false -x 2352 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m48 -fixed false -x 2363 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m49 -fixed false -x 2362 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m51 -fixed false -x 2354 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m51_1_2 -fixed false -x 2359 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m55 -fixed false -x 2355 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m55_1 -fixed false -x 2361 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m6 -fixed false -x 2347 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61 -fixed false -x 2357 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61_1_0 -fixed false -x 2353 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61_1_1 -fixed false -x 2358 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m62 -fixed false -x 2367 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67 -fixed false -x 2366 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67_1_0 -fixed false -x 2365 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67_1_1 -fixed false -x 2364 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m69 -fixed false -x 2356 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m69_1_2 -fixed false -x 2360 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76 -fixed false -x 2366 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76_1_0 -fixed false -x 2375 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76_1_1 -fixed false -x 2373 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m79 -fixed false -x 2364 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m81 -fixed false -x 2356 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m82 -fixed false -x 2332 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m83 -fixed false -x 2342 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m85 -fixed false -x 2328 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m86 -fixed false -x 2329 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m87 -fixed false -x 2343 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90 -fixed false -x 2349 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90_1_0 -fixed false -x 2350 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90_2 -fixed false -x 2345 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90_3 -fixed false -x 2346 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m94 -fixed false -x 2330 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m94_1 -fixed false -x 2336 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m95 -fixed false -x 2351 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m98 -fixed false -x 2344 -y 309
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg\[0\] -fixed false -x 2353 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg\[1\] -fixed false -x 2356 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg\[2\] -fixed false -x 2354 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg\[3\] -fixed false -x 2359 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg\[4\] -fixed false -x 2363 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg\[5\] -fixed false -x 2361 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNI60TJ\[5\] -fixed false -x 2357 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIJQ3G\[0\] -fixed false -x 2424 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIL7S71\[3\] -fixed false -x 2379 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIL7S71_0\[3\] -fixed false -x 2381 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNITMJC\[3\] -fixed false -x 2384 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqfsm\[0\] -fixed false -x 2362 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqfsm\[1\] -fixed false -x 2360 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqfsm\[2\] -fixed false -x 2363 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqfsm\[3\] -fixed false -x 2353 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqfsm\[4\] -fixed false -x 2361 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqfsm\[5\] -fixed false -x 2359 -y 325
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqfsm_ns\[0\] -fixed false -x 2362 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqfsm_ns\[4\] -fixed false -x 2361 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_a2_1\[5\] -fixed false -x 2353 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_a3\[1\] -fixed false -x 2360 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_a3\[4\] -fixed false -x 2352 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_o3\[5\] -fixed false -x 2359 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqfsm_RNIC66R\[1\] -fixed false -x 2363 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr\[0\] -fixed false -x 2337 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr\[1\] -fixed false -x 2339 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr\[2\] -fixed false -x 2338 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr\[3\] -fixed false -x 2331 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr\[4\] -fixed false -x 2333 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr\[5\] -fixed false -x 2334 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr\[6\] -fixed false -x 2336 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr\[7\] -fixed false -x 2329 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m13 -fixed false -x 2305 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m13_1 -fixed false -x 2304 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m14 -fixed false -x 2314 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m16 -fixed false -x 2306 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m17 -fixed false -x 2319 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m19 -fixed false -x 2321 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m20 -fixed false -x 2310 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m22 -fixed false -x 2315 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m24 -fixed false -x 2318 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m25 -fixed false -x 2317 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m26 -fixed false -x 2323 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m28 -fixed false -x 2322 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m3 -fixed false -x 2320 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m30 -fixed false -x 2308 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m31 -fixed false -x 2307 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m33 -fixed false -x 2313 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m35 -fixed false -x 2316 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m36 -fixed false -x 2321 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m38 -fixed false -x 2320 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m39 -fixed false -x 2324 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m40 -fixed false -x 2325 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m41 -fixed false -x 2330 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m42 -fixed false -x 2326 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m45 -fixed false -x 2319 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m47_0 -fixed false -x 2326 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m48 -fixed false -x 2327 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m6 -fixed false -x 2322 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m8 -fixed false -x 2318 -y 321
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m9 -fixed false -x 2325 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.un1_sqfsm_nx_0_sqmuxa_0 -fixed false -x 2357 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_nx\[0\] -fixed false -x 2337 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_nx\[1\] -fixed false -x 2339 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_nx\[2\] -fixed false -x 2338 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_nx\[3\] -fixed false -x 2331 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_nx\[4\] -fixed false -x 2333 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_nx\[5\] -fixed false -x 2334 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_nx\[6\] -fixed false -x 2336 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/sqPtr_nx\[7\] -fixed false -x 2329 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt\[0\] -fixed false -x 2357 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt\[1\] -fixed false -x 2362 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt\[2\] -fixed false -x 2352 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt\[3\] -fixed false -x 2355 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt\[4\] -fixed false -x 2358 -y 319
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m11 -fixed false -x 2383 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m15 -fixed false -x 2381 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m16 -fixed false -x 2379 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m2 -fixed false -x 2385 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m20 -fixed false -x 2364 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m21 -fixed false -x 2373 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m23 -fixed false -x 2370 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m24 -fixed false -x 2366 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m25 -fixed false -x 2390 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m27 -fixed false -x 2377 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m28 -fixed false -x 2378 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m31 -fixed false -x 2384 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m33 -fixed false -x 2387 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m37 -fixed false -x 2381 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m38 -fixed false -x 2380 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m39 -fixed false -x 2383 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m41 -fixed false -x 2384 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m43 -fixed false -x 2365 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m44 -fixed false -x 2368 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m46 -fixed false -x 2371 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m47 -fixed false -x 2374 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m48 -fixed false -x 2367 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m49 -fixed false -x 2379 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m5 -fixed false -x 2382 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m50 -fixed false -x 2388 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m51 -fixed false -x 2377 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m52 -fixed false -x 2387 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m54 -fixed false -x 2382 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m55 -fixed false -x 2386 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m57 -fixed false -x 2378 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m59 -fixed false -x 2376 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m59_1_2 -fixed false -x 2385 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m62 -fixed false -x 2395 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m63 -fixed false -x 2389 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m64 -fixed false -x 2386 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m65 -fixed false -x 2375 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m68 -fixed false -x 2369 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m68_1_2 -fixed false -x 2372 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m8 -fixed false -x 2376 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.tgt_bit_sel_i\[0\] -fixed false -x 2380 -y 315
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/un115_cache_nx\[5\] -fixed false -x 2397 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/un1_cache_nx430_0_0_o3 -fixed false -x 2352 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/un1_cache_nx430_0_a2_i -fixed false -x 2358 -y 324
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/un98_cache_nx\[5\] -fixed false -x 2389 -y 318
set_location -inst_name ARBITER_INST/CORELNKMSTR_0/un98_cache_nx\[6\] -fixed false -x 2390 -y 318
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB10 -fixed false -x 1750 -y 205
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB11 -fixed false -x 586 -y 178
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB12 -fixed false -x 1744 -y 178
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB13 -fixed false -x 586 -y 148
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB14 -fixed false -x 1744 -y 148
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB15 -fixed false -x 586 -y 121
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB16 -fixed false -x 1744 -y 121
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB17 -fixed false -x 586 -y 94
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB18 -fixed false -x 1744 -y 94
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB19 -fixed false -x 586 -y 67
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB2 -fixed false -x 1750 -y 286
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB20 -fixed false -x 1744 -y 67
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB21 -fixed false -x 586 -y 40
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB3 -fixed false -x 586 -y 259
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB4 -fixed false -x 1744 -y 259
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB5 -fixed false -x 1750 -y 259
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB6 -fixed false -x 586 -y 232
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB7 -fixed false -x 1744 -y 232
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB8 -fixed false -x 1750 -y 232
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB9 -fixed false -x 1744 -y 205
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0 -fixed false -x 585 -y 366
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1 -fixed false -x 1744 -y 366
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB10 -fixed false -x 1750 -y 312
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB11 -fixed false -x 579 -y 285
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB12 -fixed false -x 585 -y 285
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB13 -fixed false -x 1744 -y 285
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB14 -fixed false -x 1750 -y 285
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB15 -fixed false -x 579 -y 258
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB16 -fixed false -x 585 -y 258
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB17 -fixed false -x 1744 -y 258
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB18 -fixed false -x 1750 -y 258
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB19 -fixed false -x 579 -y 231
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB2 -fixed false -x 1751 -y 367
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB20 -fixed false -x 585 -y 231
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB21 -fixed false -x 1744 -y 231
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB22 -fixed false -x 1750 -y 231
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB23 -fixed false -x 579 -y 204
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB24 -fixed false -x 585 -y 204
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB25 -fixed false -x 1744 -y 204
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26 -fixed false -x 1750 -y 204
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB27 -fixed false -x 579 -y 177
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB28 -fixed false -x 585 -y 177
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB29 -fixed false -x 1744 -y 177
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3 -fixed false -x 579 -y 339
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB30 -fixed false -x 1750 -y 177
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB31 -fixed false -x 579 -y 147
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB32 -fixed false -x 585 -y 147
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB33 -fixed false -x 1744 -y 147
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB34 -fixed false -x 1750 -y 147
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB35 -fixed false -x 579 -y 120
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB36 -fixed false -x 585 -y 120
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB37 -fixed false -x 1744 -y 120
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB38 -fixed false -x 1750 -y 120
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB39 -fixed false -x 579 -y 93
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4 -fixed false -x 585 -y 339
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB40 -fixed false -x 585 -y 93
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB41 -fixed false -x 1744 -y 93
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42 -fixed false -x 1750 -y 93
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB43 -fixed false -x 579 -y 66
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB44 -fixed false -x 585 -y 66
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45 -fixed false -x 1744 -y 66
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB46 -fixed false -x 1750 -y 66
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB47 -fixed false -x 579 -y 39
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB48 -fixed false -x 585 -y 39
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49 -fixed false -x 1744 -y 39
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB5 -fixed false -x 1744 -y 339
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB50 -fixed false -x 1750 -y 39
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB51 -fixed false -x 579 -y 12
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB52 -fixed false -x 585 -y 12
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB53 -fixed false -x 1744 -y 12
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB54 -fixed false -x 1750 -y 12
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB6 -fixed false -x 1750 -y 339
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB7 -fixed false -x 579 -y 312
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8 -fixed false -x 585 -y 312
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9 -fixed false -x 1744 -y 312
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0 -fixed false -x 583 -y 122
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1 -fixed false -x 1742 -y 122
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2 -fixed false -x 583 -y 95
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3 -fixed false -x 1742 -y 95
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB4 -fixed false -x 583 -y 68
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB5 -fixed false -x 1742 -y 68
set_location -inst_name Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_RGB1_RGB0 -fixed false -x 1751 -y 312
set_location -inst_name Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_RGB1_RGB1 -fixed false -x 1751 -y 231
set_location -inst_name Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB0 -fixed false -x 1747 -y 177
set_location -inst_name Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB1 -fixed false -x 576 -y 12
set_location -inst_name Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB2 -fixed false -x 1747 -y 12
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36\[1\]/U0_RGB1_RGB0 -fixed false -x 1741 -y 121
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36\[1\]/U0_RGB1_RGB1 -fixed false -x 583 -y 94
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36\[1\]/U0_RGB1_RGB2 -fixed false -x 1741 -y 94
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36\[1\]/U0_RGB1_RGB3 -fixed false -x 583 -y 67
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36\[1\]/U0_RGB1_RGB4 -fixed false -x 1741 -y 67
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0 -fixed false -x 1750 -y 340
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint/U0_RGB1 -fixed false -x 1747 -y 313
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint/U0_RGB0 -fixed false -x 1747 -y 340
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0 -fixed false -x 1751 -y 341
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint/U0_RGB1 -fixed false -x 1750 -y 313
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0/U0_RGB1_RGB0 -fixed false -x 1750 -y 341
set_location -inst_name I_1/U0_RGB1_RGB0 -fixed false -x 1745 -y 95
set_location -inst_name I_1/U0_RGB1_RGB1 -fixed false -x 581 -y 68
set_location -inst_name I_1/U0_RGB1_RGB2 -fixed false -x 587 -y 68
set_location -inst_name I_1/U0_RGB1_RGB3 -fixed false -x 581 -y 41
set_location -inst_name I_1/U0_RGB1_RGB4 -fixed false -x 587 -y 41
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0 -fixed false -x 1171 -y 163
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0 -fixed false -x 1165 -y 163
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0 -fixed false -x 1166 -y 163
set_location -inst_name Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_GB0 -fixed false -x 1164 -y 163
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36\[1\]/U0_GB0 -fixed false -x 1168 -y 163
set_location -inst_name I_1/U0_GB0 -fixed false -x 1167 -y 163
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 -fixed false -x 1115 -y 83
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_1 -fixed false -x 1116 -y 83
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 -fixed false -x 1115 -y 80
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_1 -fixed false -x 1116 -y 80
set_location -inst_name Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148\[8\]_CC_0 -fixed false -x 1104 -y 71
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI66AJ_CC_0 -fixed false -x 1080 -y 101
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 -fixed false -x 1068 -y 98
set_location -inst_name Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3\[8\]_CC_0 -fixed false -x 1080 -y 92
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 -fixed false -x 1188 -y 74
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 -fixed false -x 1161 -y 80
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_1 -fixed false -x 1164 -y 80
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 -fixed false -x 1202 -y 80
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_1 -fixed false -x 1212 -y 80
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D\[8\]_CC_0 -fixed false -x 1248 -y 92
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 -fixed false -x 1234 -y 92
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 -fixed false -x 1236 -y 92
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_0 -fixed false -x 1162 -y 83
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_1 -fixed false -x 1164 -y 83
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 1188 -y 71
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 1200 -y 74
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 -fixed false -x 1080 -y 119
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 -fixed false -x 1057 -y 125
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_1 -fixed false -x 1068 -y 125
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 -fixed false -x 1104 -y 119
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3\[8\]_CC_0 -fixed false -x 1176 -y 119
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1\[8\]_CC_0 -fixed false -x 1140 -y 116
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843_CC_0 -fixed false -x 1069 -y 125
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 1080 -y 125
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 1104 -y 116
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 -fixed false -x 1056 -y 107
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 -fixed false -x 1044 -y 107
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1116 -y 119
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1092 -y 128
set_location -inst_name Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 1056 -y 110
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 -fixed false -x 1158 -y 71
set_location -inst_name Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 -fixed false -x 1164 -y 71
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_0 -fixed false -x 1176 -y 62
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_1 -fixed false -x 1188 -y 62
set_location -inst_name Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_2 -fixed false -x 1200 -y 62
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 -fixed false -x 983 -y 89
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_1 -fixed false -x 984 -y 89
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 -fixed false -x 1032 -y 83
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 -fixed false -x 1020 -y 89
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D\[8\]_CC_0 -fixed false -x 1044 -y 92
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 -fixed false -x 1020 -y 92
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_0 -fixed false -x 1020 -y 83
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 1008 -y 89
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 996 -y 89
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 -fixed false -x 840 -y 110
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 -fixed false -x 888 -y 110
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 -fixed false -x 876 -y 107
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3\[8\]_CC_0 -fixed false -x 984 -y 116
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1\[8\]_CC_0 -fixed false -x 960 -y 119
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843_CC_0 -fixed false -x 888 -y 107
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 852 -y 110
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 861 -y 107
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_1 -fixed false -x 864 -y 107
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 -fixed false -x 984 -y 107
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 -fixed false -x 996 -y 107
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1008 -y 98
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 996 -y 98
set_location -inst_name Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 984 -y 110
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 -fixed false -x 965 -y 83
set_location -inst_name Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 -fixed false -x 972 -y 83
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_0 -fixed false -x 996 -y 62
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_1 -fixed false -x 1008 -y 62
set_location -inst_name Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_2 -fixed false -x 1020 -y 62
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIEASS_CC_0 -fixed false -x 948 -y 98
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_0_CC_0 -fixed false -x 984 -y 98
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_CC_0 -fixed false -x 972 -y 98
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI9TPH2\[8\]_CC_0 -fixed false -x 960 -y 92
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 990 -y 101
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 996 -y 101
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIF5GK_CC_0 -fixed false -x 864 -y 80
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21_CC_0 -fixed false -x 888 -y 74
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI4SLB1_CC_0 -fixed false -x 852 -y 74
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3\[8\]_CC_0 -fixed false -x 1092 -y 44
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1\[8\]_CC_0 -fixed false -x 1080 -y 44
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 -fixed false -x 876 -y 74
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 876 -y 80
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 840 -y 74
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1_CC_0 -fixed false -x 879 -y 83
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1_CC_1 -fixed false -x 888 -y 83
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 854 -y 56
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 864 -y 56
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 -fixed false -x 862 -y 92
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 -fixed false -x 864 -y 92
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_2 -fixed false -x 876 -y 92
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640_CC_0 -fixed false -x 864 -y 83
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640_CC_1 -fixed false -x 876 -y 83
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM\[13\]_CC_0 -fixed false -x 888 -y 92
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM\[13\]_CC_1 -fixed false -x 900 -y 92
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 -fixed false -x 900 -y 89
set_location -inst_name Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 -fixed false -x 912 -y 89
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B\[31\]_CC_0 -fixed false -x 1224 -y 74
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B\[31\]_CC_1 -fixed false -x 1236 -y 74
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B\[31\]_CC_2 -fixed false -x 1248 -y 74
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNII7LB9\[1\]_CC_0 -fixed false -x 1212 -y 83
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNII7LB9\[1\]_CC_1 -fixed false -x 1224 -y 83
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNII7LB9\[1\]_CC_2 -fixed false -x 1236 -y 83
set_location -inst_name Controler_0/ADI_SPI_0/un1_counter_1_s_1_1334_CC_0 -fixed false -x 1164 -y 92
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9\[31\]_CC_0 -fixed false -x 1320 -y 92
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9\[31\]_CC_1 -fixed false -x 1332 -y 92
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9\[31\]_CC_2 -fixed false -x 1344 -y 92
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNIHDJP4\[1\]_CC_0 -fixed false -x 1321 -y 101
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNIHDJP4\[1\]_CC_1 -fixed false -x 1332 -y 101
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNIHDJP4\[1\]_CC_2 -fixed false -x 1344 -y 101
set_location -inst_name Controler_0/ADI_SPI_1/un1_counter_1_s_1_1335_CC_0 -fixed false -x 1318 -y 107
set_location -inst_name Controler_0/ADI_SPI_1/un1_counter_1_s_1_1335_CC_1 -fixed false -x 1320 -y 107
set_location -inst_name Controler_0/Command_Decoder_0/counter_s_1328_CC_0 -fixed false -x 1092 -y 101
set_location -inst_name Controler_0/Command_Decoder_0/counter_s_1328_CC_1 -fixed false -x 1104 -y 101
set_location -inst_name Controler_0/Command_Decoder_0/counter_s_1328_CC_2 -fixed false -x 1116 -y 101
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_0 -fixed false -x 1284 -y 92
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_1 -fixed false -x 1296 -y 92
set_location -inst_name Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_2 -fixed false -x 1308 -y 92
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy\[0\]_CC_0 -fixed false -x 1263 -y 80
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy\[0\]_CC_1 -fixed false -x 1272 -y 80
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy\[0\]_CC_0 -fixed false -x 1266 -y 83
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy\[0\]_CC_1 -fixed false -x 1272 -y 83
set_location -inst_name Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_0 -fixed false -x 1284 -y 89
set_location -inst_name Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_1 -fixed false -x 1296 -y 89
set_location -inst_name Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_2 -fixed false -x 1308 -y 89
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_0 -fixed false -x 1191 -y 110
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_1 -fixed false -x 1200 -y 110
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_0 -fixed false -x 1167 -y 110
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_1 -fixed false -x 1176 -y 110
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0 -fixed false -x 1191 -y 107
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1 -fixed false -x 1200 -y 107
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0 -fixed false -x 1170 -y 107
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1 -fixed false -x 1176 -y 107
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333_CC_0 -fixed false -x 1272 -y 98
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332_CC_0 -fixed false -x 1128 -y 107
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_911_CC_0 -fixed false -x 1286 -y 176
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_s_913_CC_0 -fixed false -x 1259 -y 167
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_s_913_CC_1 -fixed false -x 1260 -y 167
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer_s_918_CC_0 -fixed false -x 1260 -y 173
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter_s_912_CC_0 -fixed false -x 1236 -y 182
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter_s_912_CC_1 -fixed false -x 1248 -y 182
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C\[10\]_CC_0 -fixed false -x 1212 -y 191
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C\[10\]_CC_1 -fixed false -x 1224 -y 191
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0\[10\]_CC_0 -fixed false -x 1332 -y 194
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0\[10\]_CC_1 -fixed false -x 1344 -y 194
set_location -inst_name Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_0 -fixed false -x 1332 -y 191
set_location -inst_name Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_1 -fixed false -x 1344 -y 191
set_location -inst_name Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_0 -fixed false -x 1284 -y 167
set_location -inst_name Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_0 -fixed false -x 1332 -y 185
set_location -inst_name Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_1 -fixed false -x 1344 -y 185
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_0 -fixed false -x 1044 -y 134
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_1 -fixed false -x 1056 -y 134
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_0 -fixed false -x 1056 -y 137
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_1 -fixed false -x 1068 -y 137
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy_CC_0 -fixed false -x 1023 -y 128
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy_CC_1 -fixed false -x 1032 -y 128
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 -fixed false -x 1075 -y 137
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 -fixed false -x 1080 -y 137
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_910_CC_0 -fixed false -x 1050 -y 128
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_910_CC_1 -fixed false -x 1056 -y 128
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 -fixed false -x 1075 -y 134
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 -fixed false -x 1080 -y 134
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_FIFO_COUNT_5_cry_0_CC_0 -fixed false -x 2088 -y 281
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Write_Enable_1_RNI2N3I_CC_0 -fixed false -x 2100 -y 281
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNITKMH_CC_0 -fixed false -x 2400 -y 344
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNIOA54_CC_0 -fixed false -x 2402 -y 347
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI50H81\[4\]_CC_0 -fixed false -x 2388 -y 356
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3FH2\[2\]_CC_0 -fixed false -x 2400 -y 356
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_871_CC_0 -fixed false -x 2376 -y 344
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 2367 -y 347
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 2376 -y 347
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI5QR9_CC_0 -fixed false -x 2361 -y 344
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI5QR9_CC_1 -fixed false -x 2364 -y 344
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNID54J_CC_0 -fixed false -x 2340 -y 335
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI51MN\[4\]_CC_0 -fixed false -x 2364 -y 338
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GMH2\[2\]_CC_0 -fixed false -x 2328 -y 347
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_872_CC_0 -fixed false -x 2352 -y 335
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_s_873_CC_0 -fixed false -x 2340 -y 338
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 2352 -y 338
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_CC_0 -fixed false -x 2340 -y 344
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_FCINST1_CC_0 -fixed false -x 2340 -y 347
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3O131_CC_0 -fixed false -x 2400 -y 353
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIQH9_CC_0 -fixed false -x 2424 -y 344
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUE02\[4\]_CC_0 -fixed false -x 2448 -y 329
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFDFQ\[2\]_CC_0 -fixed false -x 2436 -y 338
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_879_CC_0 -fixed false -x 2412 -y 353
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 2424 -y 353
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 2412 -y 347
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI7LN4_CC_0 -fixed false -x 2388 -y 338
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIGCBF_CC_0 -fixed false -x 2350 -y 329
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIGCBF_CC_1 -fixed false -x 2352 -y 329
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBB66\[4\]_CC_0 -fixed false -x 2448 -y 317
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI9Q602\[2\]_CC_0 -fixed false -x 2400 -y 329
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_877_CC_0 -fixed false -x 2340 -y 329
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_s_878_CC_0 -fixed false -x 2388 -y 335
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 2376 -y 338
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_CC_0 -fixed false -x 2403 -y 338
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_FCINST1_CC_0 -fixed false -x 2400 -y 335
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIHRSC1\[1\]_CC_0 -fixed false -x 2364 -y 329
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt_nx_s_1_30_CC_0 -fixed false -x 2412 -y 329
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 -fixed false -x 2448 -y 356
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 -fixed false -x 2424 -y 356
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence_s_874_CC_0 -fixed false -x 2208 -y 299
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer_s_875_CC_0 -fixed false -x 2232 -y 302
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence_s_876_CC_0 -fixed false -x 2316 -y 347
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_870_CC_0 -fixed false -x 2280 -y 344
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0_CC_0 -fixed false -x 2292 -y 344
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0_CC_0 -fixed false -x 2280 -y 338
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un26_ilas_enable_s_1_881_CC_0 -fixed false -x 2268 -y 344
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un42_ilas_enable_s_1_880_CC_0 -fixed false -x 2304 -y 344
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un58_ilas_enable_cry_0_CC_0 -fixed false -x 2268 -y 338
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un73_ilasrawcounter_cry_0_CC_0 -fixed false -x 2292 -y 338
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_FIFO_COUNT_5_cry_0_CC_0 -fixed false -x 2076 -y 290
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Write_Enable_1_RNI2N3I_CC_0 -fixed false -x 2064 -y 290
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNITKMH_CC_0 -fixed false -x 2388 -y 371
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNIOA54_CC_0 -fixed false -x 2400 -y 374
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI50H81\[4\]_CC_0 -fixed false -x 2352 -y 371
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3FH2\[2\]_CC_0 -fixed false -x 2340 -y 365
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_873_CC_0 -fixed false -x 2364 -y 371
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 2390 -y 374
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 2381 -y 374
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI5QR9_CC_0 -fixed false -x 2292 -y 362
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNID54J_CC_0 -fixed false -x 2279 -y 371
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNID54J_CC_1 -fixed false -x 2280 -y 371
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI51MN\[4\]_CC_0 -fixed false -x 2268 -y 365
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GMH2\[2\]_CC_0 -fixed false -x 2280 -y 362
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_874_CC_0 -fixed false -x 2268 -y 374
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_s_875_CC_0 -fixed false -x 2268 -y 371
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 2292 -y 371
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_CC_0 -fixed false -x 2292 -y 365
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_FCINST1_CC_0 -fixed false -x 2280 -y 365
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3O131_CC_0 -fixed false -x 2388 -y 365
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIQH9_CC_0 -fixed false -x 2400 -y 371
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUE02\[4\]_CC_0 -fixed false -x 2424 -y 365
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFDFQ\[2\]_CC_0 -fixed false -x 2364 -y 374
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_881_CC_0 -fixed false -x 2379 -y 365
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 2364 -y 362
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 2376 -y 371
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI7LN4_CC_0 -fixed false -x 2342 -y 374
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIGCBF_CC_0 -fixed false -x 2322 -y 371
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIGCBF_CC_1 -fixed false -x 2328 -y 371
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBB66\[4\]_CC_0 -fixed false -x 2232 -y 371
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI9Q602\[2\]_CC_0 -fixed false -x 2316 -y 374
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_879_CC_0 -fixed false -x 2304 -y 371
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_s_880_CC_0 -fixed false -x 2331 -y 371
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 2328 -y 374
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_CC_0 -fixed false -x 2340 -y 371
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_FCINST1_CC_0 -fixed false -x 2304 -y 374
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIHRSC1\[1\]_CC_0 -fixed false -x 2388 -y 329
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 -fixed false -x 2448 -y 374
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 -fixed false -x 2436 -y 371
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence_s_876_CC_0 -fixed false -x 2136 -y 299
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer_s_877_CC_0 -fixed false -x 2184 -y 302
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence_s_878_CC_0 -fixed false -x 2304 -y 356
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_872_CC_0 -fixed false -x 2352 -y 353
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0_CC_0 -fixed false -x 2316 -y 356
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0_CC_0 -fixed false -x 2364 -y 353
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un26_ilas_enable_s_1_883_CC_0 -fixed false -x 2340 -y 353
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un42_ilas_enable_s_1_882_CC_0 -fixed false -x 2328 -y 356
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un58_ilas_enable_cry_0_CC_0 -fixed false -x 2379 -y 353
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un58_ilas_enable_cry_0_CC_1 -fixed false -x 2388 -y 353
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un73_ilasrawcounter_cry_0_CC_0 -fixed false -x 2340 -y 356
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer_cry_cy\[0\]_CC_0 -fixed false -x 2148 -y 293
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_cry_3_CC_0 -fixed false -x 2340 -y 362
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_cry_2_CC_0 -fixed false -x 2280 -y 353
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_cry_3_CC_0 -fixed false -x 2328 -y 362
set_location -inst_name Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un27_test_data_1_s_1_919_CC_0 -fixed false -x 2304 -y 347
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_915_CC_0 -fixed false -x 1295 -y 182
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_915_CC_1 -fixed false -x 1296 -y 182
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_915_CC_2 -fixed false -x 1308 -y 182
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_914_CC_0 -fixed false -x 1319 -y 182
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_914_CC_1 -fixed false -x 1320 -y 182
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_917_CC_0 -fixed false -x 1312 -y 176
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_917_CC_1 -fixed false -x 1320 -y 176
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_916_CC_0 -fixed false -x 1212 -y 185
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_916_CC_1 -fixed false -x 1224 -y 185
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_0 -fixed false -x 1680 -y 230
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_1 -fixed false -x 1692 -y 230
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_0 -fixed false -x 1769 -y 254
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_1 -fixed false -x 1776 -y 254
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1764 -y 257
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1776 -y 257
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1818 -y 263
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1824 -y 263
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 1681 -y 227
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 1692 -y 227
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_0 -fixed false -x 1908 -y 239
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_1 -fixed false -x 1920 -y 239
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_0 -fixed false -x 1960 -y 239
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_1 -fixed false -x 1968 -y 239
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1995 -y 239
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 2004 -y 239
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1968 -y 236
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1980 -y 236
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 1909 -y 236
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 1920 -y 236
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_0 -fixed false -x 1452 -y 218
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_1 -fixed false -x 1464 -y 218
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_0 -fixed false -x 1476 -y 218
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_1 -fixed false -x 1488 -y 218
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1517 -y 209
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1524 -y 209
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1524 -y 200
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1536 -y 200
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 1481 -y 221
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 1488 -y 221
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_0 -fixed false -x 1764 -y 218
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_1 -fixed false -x 1776 -y 218
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_0 -fixed false -x 1755 -y 221
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_1 -fixed false -x 1764 -y 221
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1737 -y 218
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1752 -y 218
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1797 -y 227
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1800 -y 227
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 1780 -y 221
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 1788 -y 221
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 1869 -y 257
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 1872 -y 257
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 1890 -y 254
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 1896 -y 254
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_0 -fixed false -x 1356 -y 203
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_1 -fixed false -x 1368 -y 203
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_0 -fixed false -x 1563 -y 209
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_1 -fixed false -x 1572 -y 209
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 2271 -y 200
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 2280 -y 200
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 2301 -y 209
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 2304 -y 209
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 1359 -y 200
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 1368 -y 200
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_0 -fixed false -x 2028 -y 218
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_1 -fixed false -x 2040 -y 218
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_0 -fixed false -x 2055 -y 218
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_1 -fixed false -x 2064 -y 218
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 2084 -y 218
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 2088 -y 218
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 2166 -y 218
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 2172 -y 218
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 2029 -y 221
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 2040 -y 221
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_0 -fixed false -x 1524 -y 245
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_1 -fixed false -x 1536 -y 245
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_0 -fixed false -x 1537 -y 239
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_1 -fixed false -x 1548 -y 239
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1575 -y 254
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1584 -y 254
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1572 -y 245
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1584 -y 245
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 1534 -y 248
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 1536 -y 248
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_2 -fixed false -x 1548 -y 248
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_0 -fixed false -x 1356 -y 239
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_1 -fixed false -x 1368 -y 239
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_0 -fixed false -x 1380 -y 245
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_1 -fixed false -x 1392 -y 245
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1356 -y 248
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1368 -y 248
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1483 -y 248
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1488 -y 248
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 1383 -y 248
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 1392 -y 248
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 1869 -y 254
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 1872 -y 254
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 1891 -y 257
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 1896 -y 257
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0 -fixed false -x 1452 -y 185
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1 -fixed false -x 1464 -y 185
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0 -fixed false -x 1492 -y 182
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1 -fixed false -x 1500 -y 182
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1457 -y 176
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1464 -y 176
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 -fixed false -x 1479 -y 176
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_1 -fixed false -x 1488 -y 176
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 1452 -y 182
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 1464 -y 182
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy\[0\]_CC_0 -fixed false -x 1383 -y 137
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy\[0\]_CC_1 -fixed false -x 1392 -y 137
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy\[0\]_CC_2 -fixed false -x 1404 -y 137
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0 -fixed false -x 1422 -y 134
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1 -fixed false -x 1428 -y 134
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2 -fixed false -x 1440 -y 134
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_3 -fixed false -x 1452 -y 134
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0 -fixed false -x 1455 -y 134
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1 -fixed false -x 1464 -y 134
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2 -fixed false -x 1476 -y 134
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIVMS11_CC_0 -fixed false -x 1453 -y 137
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIVMS11_CC_1 -fixed false -x 1464 -y 137
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIVMS11_CC_2 -fixed false -x 1476 -y 137
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0 -fixed false -x 1380 -y 134
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1 -fixed false -x 1392 -y 134
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2 -fixed false -x 1404 -y 134
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0 -fixed false -x 1428 -y 143
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1 -fixed false -x 1440 -y 143
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0 -fixed false -x 1443 -y 146
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1 -fixed false -x 1452 -y 146
