
O12imu_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036dc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  0800379c  0800379c  0001379c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080037cc  080037cc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080037cc  080037cc  000137cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080037d4  080037d4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080037d4  080037d4  000137d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080037d8  080037d8  000137d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080037dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000016c  2000000c  080037e8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000400  20000178  080037e8  00020178  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ea60  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025fb  00000000  00000000  0003ead7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000aa07  00000000  00000000  000410d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001150  00000000  00000000  0004bae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000fa2  00000000  00000000  0004cc30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013628  00000000  00000000  0004dbd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000859e  00000000  00000000  000611fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003af0  00000000  00000000  00069798  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  0006d288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003784 	.word	0x08003784

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003784 	.word	0x08003784

08000108 <__gnu_thumb1_case_sqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5609      	ldrsb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__gnu_thumb1_case_uqi>:
 800011c:	b402      	push	{r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	5c09      	ldrb	r1, [r1, r0]
 8000126:	0049      	lsls	r1, r1, #1
 8000128:	448e      	add	lr, r1
 800012a:	bc02      	pop	{r1}
 800012c:	4770      	bx	lr
 800012e:	46c0      	nop			; (mov r8, r8)

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	; 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f806 	bl	8000244 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			; (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__aeabi_idiv0>:
 8000244:	4770      	bx	lr
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uldivmod>:
 8000248:	2b00      	cmp	r3, #0
 800024a:	d111      	bne.n	8000270 <__aeabi_uldivmod+0x28>
 800024c:	2a00      	cmp	r2, #0
 800024e:	d10f      	bne.n	8000270 <__aeabi_uldivmod+0x28>
 8000250:	2900      	cmp	r1, #0
 8000252:	d100      	bne.n	8000256 <__aeabi_uldivmod+0xe>
 8000254:	2800      	cmp	r0, #0
 8000256:	d002      	beq.n	800025e <__aeabi_uldivmod+0x16>
 8000258:	2100      	movs	r1, #0
 800025a:	43c9      	mvns	r1, r1
 800025c:	0008      	movs	r0, r1
 800025e:	b407      	push	{r0, r1, r2}
 8000260:	4802      	ldr	r0, [pc, #8]	; (800026c <__aeabi_uldivmod+0x24>)
 8000262:	a102      	add	r1, pc, #8	; (adr r1, 800026c <__aeabi_uldivmod+0x24>)
 8000264:	1840      	adds	r0, r0, r1
 8000266:	9002      	str	r0, [sp, #8]
 8000268:	bd03      	pop	{r0, r1, pc}
 800026a:	46c0      	nop			; (mov r8, r8)
 800026c:	ffffffd9 	.word	0xffffffd9
 8000270:	b403      	push	{r0, r1}
 8000272:	4668      	mov	r0, sp
 8000274:	b501      	push	{r0, lr}
 8000276:	9802      	ldr	r0, [sp, #8]
 8000278:	f000 f834 	bl	80002e4 <__udivmoddi4>
 800027c:	9b01      	ldr	r3, [sp, #4]
 800027e:	469e      	mov	lr, r3
 8000280:	b002      	add	sp, #8
 8000282:	bc0c      	pop	{r2, r3}
 8000284:	4770      	bx	lr
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__aeabi_lmul>:
 8000288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800028a:	46ce      	mov	lr, r9
 800028c:	4699      	mov	r9, r3
 800028e:	0c03      	lsrs	r3, r0, #16
 8000290:	469c      	mov	ip, r3
 8000292:	0413      	lsls	r3, r2, #16
 8000294:	4647      	mov	r7, r8
 8000296:	0c1b      	lsrs	r3, r3, #16
 8000298:	001d      	movs	r5, r3
 800029a:	000e      	movs	r6, r1
 800029c:	4661      	mov	r1, ip
 800029e:	0404      	lsls	r4, r0, #16
 80002a0:	0c24      	lsrs	r4, r4, #16
 80002a2:	b580      	push	{r7, lr}
 80002a4:	0007      	movs	r7, r0
 80002a6:	0c10      	lsrs	r0, r2, #16
 80002a8:	434b      	muls	r3, r1
 80002aa:	4365      	muls	r5, r4
 80002ac:	4341      	muls	r1, r0
 80002ae:	4360      	muls	r0, r4
 80002b0:	0c2c      	lsrs	r4, r5, #16
 80002b2:	18c0      	adds	r0, r0, r3
 80002b4:	1820      	adds	r0, r4, r0
 80002b6:	468c      	mov	ip, r1
 80002b8:	4283      	cmp	r3, r0
 80002ba:	d903      	bls.n	80002c4 <__aeabi_lmul+0x3c>
 80002bc:	2380      	movs	r3, #128	; 0x80
 80002be:	025b      	lsls	r3, r3, #9
 80002c0:	4698      	mov	r8, r3
 80002c2:	44c4      	add	ip, r8
 80002c4:	4649      	mov	r1, r9
 80002c6:	4379      	muls	r1, r7
 80002c8:	4356      	muls	r6, r2
 80002ca:	0c03      	lsrs	r3, r0, #16
 80002cc:	042d      	lsls	r5, r5, #16
 80002ce:	0c2d      	lsrs	r5, r5, #16
 80002d0:	1989      	adds	r1, r1, r6
 80002d2:	4463      	add	r3, ip
 80002d4:	0400      	lsls	r0, r0, #16
 80002d6:	1940      	adds	r0, r0, r5
 80002d8:	18c9      	adds	r1, r1, r3
 80002da:	bcc0      	pop	{r6, r7}
 80002dc:	46b9      	mov	r9, r7
 80002de:	46b0      	mov	r8, r6
 80002e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002e2:	46c0      	nop			; (mov r8, r8)

080002e4 <__udivmoddi4>:
 80002e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002e6:	4657      	mov	r7, sl
 80002e8:	464e      	mov	r6, r9
 80002ea:	4645      	mov	r5, r8
 80002ec:	46de      	mov	lr, fp
 80002ee:	b5e0      	push	{r5, r6, r7, lr}
 80002f0:	0004      	movs	r4, r0
 80002f2:	000d      	movs	r5, r1
 80002f4:	4692      	mov	sl, r2
 80002f6:	4699      	mov	r9, r3
 80002f8:	b083      	sub	sp, #12
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d830      	bhi.n	8000360 <__udivmoddi4+0x7c>
 80002fe:	d02d      	beq.n	800035c <__udivmoddi4+0x78>
 8000300:	4649      	mov	r1, r9
 8000302:	4650      	mov	r0, sl
 8000304:	f000 f8d8 	bl	80004b8 <__clzdi2>
 8000308:	0029      	movs	r1, r5
 800030a:	0006      	movs	r6, r0
 800030c:	0020      	movs	r0, r4
 800030e:	f000 f8d3 	bl	80004b8 <__clzdi2>
 8000312:	1a33      	subs	r3, r6, r0
 8000314:	4698      	mov	r8, r3
 8000316:	3b20      	subs	r3, #32
 8000318:	d434      	bmi.n	8000384 <__udivmoddi4+0xa0>
 800031a:	469b      	mov	fp, r3
 800031c:	4653      	mov	r3, sl
 800031e:	465a      	mov	r2, fp
 8000320:	4093      	lsls	r3, r2
 8000322:	4642      	mov	r2, r8
 8000324:	001f      	movs	r7, r3
 8000326:	4653      	mov	r3, sl
 8000328:	4093      	lsls	r3, r2
 800032a:	001e      	movs	r6, r3
 800032c:	42af      	cmp	r7, r5
 800032e:	d83b      	bhi.n	80003a8 <__udivmoddi4+0xc4>
 8000330:	42af      	cmp	r7, r5
 8000332:	d100      	bne.n	8000336 <__udivmoddi4+0x52>
 8000334:	e079      	b.n	800042a <__udivmoddi4+0x146>
 8000336:	465b      	mov	r3, fp
 8000338:	1ba4      	subs	r4, r4, r6
 800033a:	41bd      	sbcs	r5, r7
 800033c:	2b00      	cmp	r3, #0
 800033e:	da00      	bge.n	8000342 <__udivmoddi4+0x5e>
 8000340:	e076      	b.n	8000430 <__udivmoddi4+0x14c>
 8000342:	2200      	movs	r2, #0
 8000344:	2300      	movs	r3, #0
 8000346:	9200      	str	r2, [sp, #0]
 8000348:	9301      	str	r3, [sp, #4]
 800034a:	2301      	movs	r3, #1
 800034c:	465a      	mov	r2, fp
 800034e:	4093      	lsls	r3, r2
 8000350:	9301      	str	r3, [sp, #4]
 8000352:	2301      	movs	r3, #1
 8000354:	4642      	mov	r2, r8
 8000356:	4093      	lsls	r3, r2
 8000358:	9300      	str	r3, [sp, #0]
 800035a:	e029      	b.n	80003b0 <__udivmoddi4+0xcc>
 800035c:	4282      	cmp	r2, r0
 800035e:	d9cf      	bls.n	8000300 <__udivmoddi4+0x1c>
 8000360:	2200      	movs	r2, #0
 8000362:	2300      	movs	r3, #0
 8000364:	9200      	str	r2, [sp, #0]
 8000366:	9301      	str	r3, [sp, #4]
 8000368:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800036a:	2b00      	cmp	r3, #0
 800036c:	d001      	beq.n	8000372 <__udivmoddi4+0x8e>
 800036e:	601c      	str	r4, [r3, #0]
 8000370:	605d      	str	r5, [r3, #4]
 8000372:	9800      	ldr	r0, [sp, #0]
 8000374:	9901      	ldr	r1, [sp, #4]
 8000376:	b003      	add	sp, #12
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	46bb      	mov	fp, r7
 800037c:	46b2      	mov	sl, r6
 800037e:	46a9      	mov	r9, r5
 8000380:	46a0      	mov	r8, r4
 8000382:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000384:	4642      	mov	r2, r8
 8000386:	469b      	mov	fp, r3
 8000388:	2320      	movs	r3, #32
 800038a:	1a9b      	subs	r3, r3, r2
 800038c:	4652      	mov	r2, sl
 800038e:	40da      	lsrs	r2, r3
 8000390:	4641      	mov	r1, r8
 8000392:	0013      	movs	r3, r2
 8000394:	464a      	mov	r2, r9
 8000396:	408a      	lsls	r2, r1
 8000398:	0017      	movs	r7, r2
 800039a:	4642      	mov	r2, r8
 800039c:	431f      	orrs	r7, r3
 800039e:	4653      	mov	r3, sl
 80003a0:	4093      	lsls	r3, r2
 80003a2:	001e      	movs	r6, r3
 80003a4:	42af      	cmp	r7, r5
 80003a6:	d9c3      	bls.n	8000330 <__udivmoddi4+0x4c>
 80003a8:	2200      	movs	r2, #0
 80003aa:	2300      	movs	r3, #0
 80003ac:	9200      	str	r2, [sp, #0]
 80003ae:	9301      	str	r3, [sp, #4]
 80003b0:	4643      	mov	r3, r8
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d0d8      	beq.n	8000368 <__udivmoddi4+0x84>
 80003b6:	07fb      	lsls	r3, r7, #31
 80003b8:	0872      	lsrs	r2, r6, #1
 80003ba:	431a      	orrs	r2, r3
 80003bc:	4646      	mov	r6, r8
 80003be:	087b      	lsrs	r3, r7, #1
 80003c0:	e00e      	b.n	80003e0 <__udivmoddi4+0xfc>
 80003c2:	42ab      	cmp	r3, r5
 80003c4:	d101      	bne.n	80003ca <__udivmoddi4+0xe6>
 80003c6:	42a2      	cmp	r2, r4
 80003c8:	d80c      	bhi.n	80003e4 <__udivmoddi4+0x100>
 80003ca:	1aa4      	subs	r4, r4, r2
 80003cc:	419d      	sbcs	r5, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	1924      	adds	r4, r4, r4
 80003d2:	416d      	adcs	r5, r5
 80003d4:	2100      	movs	r1, #0
 80003d6:	3e01      	subs	r6, #1
 80003d8:	1824      	adds	r4, r4, r0
 80003da:	414d      	adcs	r5, r1
 80003dc:	2e00      	cmp	r6, #0
 80003de:	d006      	beq.n	80003ee <__udivmoddi4+0x10a>
 80003e0:	42ab      	cmp	r3, r5
 80003e2:	d9ee      	bls.n	80003c2 <__udivmoddi4+0xde>
 80003e4:	3e01      	subs	r6, #1
 80003e6:	1924      	adds	r4, r4, r4
 80003e8:	416d      	adcs	r5, r5
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	d1f8      	bne.n	80003e0 <__udivmoddi4+0xfc>
 80003ee:	9800      	ldr	r0, [sp, #0]
 80003f0:	9901      	ldr	r1, [sp, #4]
 80003f2:	465b      	mov	r3, fp
 80003f4:	1900      	adds	r0, r0, r4
 80003f6:	4169      	adcs	r1, r5
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	db24      	blt.n	8000446 <__udivmoddi4+0x162>
 80003fc:	002b      	movs	r3, r5
 80003fe:	465a      	mov	r2, fp
 8000400:	4644      	mov	r4, r8
 8000402:	40d3      	lsrs	r3, r2
 8000404:	002a      	movs	r2, r5
 8000406:	40e2      	lsrs	r2, r4
 8000408:	001c      	movs	r4, r3
 800040a:	465b      	mov	r3, fp
 800040c:	0015      	movs	r5, r2
 800040e:	2b00      	cmp	r3, #0
 8000410:	db2a      	blt.n	8000468 <__udivmoddi4+0x184>
 8000412:	0026      	movs	r6, r4
 8000414:	409e      	lsls	r6, r3
 8000416:	0033      	movs	r3, r6
 8000418:	0026      	movs	r6, r4
 800041a:	4647      	mov	r7, r8
 800041c:	40be      	lsls	r6, r7
 800041e:	0032      	movs	r2, r6
 8000420:	1a80      	subs	r0, r0, r2
 8000422:	4199      	sbcs	r1, r3
 8000424:	9000      	str	r0, [sp, #0]
 8000426:	9101      	str	r1, [sp, #4]
 8000428:	e79e      	b.n	8000368 <__udivmoddi4+0x84>
 800042a:	42a3      	cmp	r3, r4
 800042c:	d8bc      	bhi.n	80003a8 <__udivmoddi4+0xc4>
 800042e:	e782      	b.n	8000336 <__udivmoddi4+0x52>
 8000430:	4642      	mov	r2, r8
 8000432:	2320      	movs	r3, #32
 8000434:	2100      	movs	r1, #0
 8000436:	1a9b      	subs	r3, r3, r2
 8000438:	2200      	movs	r2, #0
 800043a:	9100      	str	r1, [sp, #0]
 800043c:	9201      	str	r2, [sp, #4]
 800043e:	2201      	movs	r2, #1
 8000440:	40da      	lsrs	r2, r3
 8000442:	9201      	str	r2, [sp, #4]
 8000444:	e785      	b.n	8000352 <__udivmoddi4+0x6e>
 8000446:	4642      	mov	r2, r8
 8000448:	2320      	movs	r3, #32
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	002a      	movs	r2, r5
 800044e:	4646      	mov	r6, r8
 8000450:	409a      	lsls	r2, r3
 8000452:	0023      	movs	r3, r4
 8000454:	40f3      	lsrs	r3, r6
 8000456:	4644      	mov	r4, r8
 8000458:	4313      	orrs	r3, r2
 800045a:	002a      	movs	r2, r5
 800045c:	40e2      	lsrs	r2, r4
 800045e:	001c      	movs	r4, r3
 8000460:	465b      	mov	r3, fp
 8000462:	0015      	movs	r5, r2
 8000464:	2b00      	cmp	r3, #0
 8000466:	dad4      	bge.n	8000412 <__udivmoddi4+0x12e>
 8000468:	4642      	mov	r2, r8
 800046a:	002f      	movs	r7, r5
 800046c:	2320      	movs	r3, #32
 800046e:	0026      	movs	r6, r4
 8000470:	4097      	lsls	r7, r2
 8000472:	1a9b      	subs	r3, r3, r2
 8000474:	40de      	lsrs	r6, r3
 8000476:	003b      	movs	r3, r7
 8000478:	4333      	orrs	r3, r6
 800047a:	e7cd      	b.n	8000418 <__udivmoddi4+0x134>

0800047c <__clzsi2>:
 800047c:	211c      	movs	r1, #28
 800047e:	2301      	movs	r3, #1
 8000480:	041b      	lsls	r3, r3, #16
 8000482:	4298      	cmp	r0, r3
 8000484:	d301      	bcc.n	800048a <__clzsi2+0xe>
 8000486:	0c00      	lsrs	r0, r0, #16
 8000488:	3910      	subs	r1, #16
 800048a:	0a1b      	lsrs	r3, r3, #8
 800048c:	4298      	cmp	r0, r3
 800048e:	d301      	bcc.n	8000494 <__clzsi2+0x18>
 8000490:	0a00      	lsrs	r0, r0, #8
 8000492:	3908      	subs	r1, #8
 8000494:	091b      	lsrs	r3, r3, #4
 8000496:	4298      	cmp	r0, r3
 8000498:	d301      	bcc.n	800049e <__clzsi2+0x22>
 800049a:	0900      	lsrs	r0, r0, #4
 800049c:	3904      	subs	r1, #4
 800049e:	a202      	add	r2, pc, #8	; (adr r2, 80004a8 <__clzsi2+0x2c>)
 80004a0:	5c10      	ldrb	r0, [r2, r0]
 80004a2:	1840      	adds	r0, r0, r1
 80004a4:	4770      	bx	lr
 80004a6:	46c0      	nop			; (mov r8, r8)
 80004a8:	02020304 	.word	0x02020304
 80004ac:	01010101 	.word	0x01010101
	...

080004b8 <__clzdi2>:
 80004b8:	b510      	push	{r4, lr}
 80004ba:	2900      	cmp	r1, #0
 80004bc:	d103      	bne.n	80004c6 <__clzdi2+0xe>
 80004be:	f7ff ffdd 	bl	800047c <__clzsi2>
 80004c2:	3020      	adds	r0, #32
 80004c4:	e002      	b.n	80004cc <__clzdi2+0x14>
 80004c6:	0008      	movs	r0, r1
 80004c8:	f7ff ffd8 	bl	800047c <__clzsi2>
 80004cc:	bd10      	pop	{r4, pc}
 80004ce:	46c0      	nop			; (mov r8, r8)

080004d0 <lsm6dsv_read_reg>:
  *
  */
int32_t __weak lsm6dsv_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 80004d0:	b510      	push	{r4, lr}
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80004d2:	6844      	ldr	r4, [r0, #4]
 80004d4:	68c0      	ldr	r0, [r0, #12]
 80004d6:	47a0      	blx	r4

  return ret;
}
 80004d8:	bd10      	pop	{r4, pc}

080004da <lsm6dsv_write_reg>:
  *
  */
int32_t __weak lsm6dsv_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 80004da:	b510      	push	{r4, lr}
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80004dc:	6804      	ldr	r4, [r0, #0]
 80004de:	68c0      	ldr	r0, [r0, #12]
 80004e0:	47a0      	blx	r4

  return ret;
}
 80004e2:	bd10      	pop	{r4, pc}

080004e4 <lsm6dsv_reset_set>:
  * @param  val      Reset of the device.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv_reset_set(stmdev_ctx_t *ctx, lsm6dsv_reset_t val)
{
 80004e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  lsm6dsv_func_cfg_access_t func_cfg_access;
  lsm6dsv_ctrl3_t ctrl3;
  int32_t ret;

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL3, (uint8_t *)&ctrl3, 1);
 80004e6:	2301      	movs	r3, #1
 80004e8:	aa01      	add	r2, sp, #4
{
 80004ea:	000e      	movs	r6, r1
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL3, (uint8_t *)&ctrl3, 1);
 80004ec:	2112      	movs	r1, #18
{
 80004ee:	0005      	movs	r5, r0
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL3, (uint8_t *)&ctrl3, 1);
 80004f0:	f7ff ffee 	bl	80004d0 <lsm6dsv_read_reg>
  ret += lsm6dsv_read_reg(ctx, LSM6DSV_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 80004f4:	2301      	movs	r3, #1
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL3, (uint8_t *)&ctrl3, 1);
 80004f6:	0004      	movs	r4, r0
  ret += lsm6dsv_read_reg(ctx, LSM6DSV_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 80004f8:	466a      	mov	r2, sp
 80004fa:	0019      	movs	r1, r3
 80004fc:	0028      	movs	r0, r5
 80004fe:	f7ff ffe7 	bl	80004d0 <lsm6dsv_read_reg>
 8000502:	1820      	adds	r0, r4, r0
  if (ret != 0) { return ret; }
 8000504:	2800      	cmp	r0, #0
 8000506:	d122      	bne.n	800054e <lsm6dsv_reset_set+0x6a>

  ctrl3.boot = ((uint8_t)val & 0x04U) >> 2;
  ctrl3.sw_reset = ((uint8_t)val & 0x02U) >> 1;
 8000508:	2701      	movs	r7, #1
  ctrl3.boot = ((uint8_t)val & 0x04U) >> 2;
 800050a:	08b3      	lsrs	r3, r6, #2
  ctrl3.sw_reset = ((uint8_t)val & 0x02U) >> 1;
 800050c:	0872      	lsrs	r2, r6, #1
 800050e:	403a      	ands	r2, r7
 8000510:	01db      	lsls	r3, r3, #7
 8000512:	4313      	orrs	r3, r2
 8000514:	466a      	mov	r2, sp
 8000516:	217e      	movs	r1, #126	; 0x7e
 8000518:	7912      	ldrb	r2, [r2, #4]
  func_cfg_access.sw_por = (uint8_t)val & 0x01U;
 800051a:	403e      	ands	r6, r7
  ctrl3.sw_reset = ((uint8_t)val & 0x02U) >> 1;
 800051c:	400a      	ands	r2, r1
 800051e:	4313      	orrs	r3, r2
 8000520:	466a      	mov	r2, sp
 8000522:	7113      	strb	r3, [r2, #4]
  func_cfg_access.sw_por = (uint8_t)val & 0x01U;
 8000524:	7813      	ldrb	r3, [r2, #0]
 8000526:	2204      	movs	r2, #4
 8000528:	4393      	bics	r3, r2
 800052a:	466a      	mov	r2, sp
 800052c:	00b6      	lsls	r6, r6, #2
 800052e:	4333      	orrs	r3, r6
 8000530:	7013      	strb	r3, [r2, #0]

  ret = lsm6dsv_write_reg(ctx, LSM6DSV_CTRL3, (uint8_t *)&ctrl3, 1);
 8000532:	396c      	subs	r1, #108	; 0x6c
 8000534:	003b      	movs	r3, r7
 8000536:	aa01      	add	r2, sp, #4
 8000538:	0028      	movs	r0, r5
 800053a:	f7ff ffce 	bl	80004da <lsm6dsv_write_reg>
  ret += lsm6dsv_write_reg(ctx, LSM6DSV_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 800053e:	003b      	movs	r3, r7
  ret = lsm6dsv_write_reg(ctx, LSM6DSV_CTRL3, (uint8_t *)&ctrl3, 1);
 8000540:	0004      	movs	r4, r0
  ret += lsm6dsv_write_reg(ctx, LSM6DSV_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 8000542:	466a      	mov	r2, sp
 8000544:	0039      	movs	r1, r7
 8000546:	0028      	movs	r0, r5
 8000548:	f7ff ffc7 	bl	80004da <lsm6dsv_write_reg>
 800054c:	1820      	adds	r0, r4, r0

  return ret;
}
 800054e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08000550 <lsm6dsv_reset_get>:
  * @param  val      Global reset of the device.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv_reset_get(stmdev_ctx_t *ctx, lsm6dsv_reset_t *val)
{
 8000550:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  lsm6dsv_func_cfg_access_t func_cfg_access;
  lsm6dsv_ctrl3_t ctrl3;
  int32_t ret;

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL3, (uint8_t *)&ctrl3, 1);
 8000552:	ae01      	add	r6, sp, #4
 8000554:	2301      	movs	r3, #1
 8000556:	0032      	movs	r2, r6
{
 8000558:	000c      	movs	r4, r1
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL3, (uint8_t *)&ctrl3, 1);
 800055a:	2112      	movs	r1, #18
{
 800055c:	0005      	movs	r5, r0
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL3, (uint8_t *)&ctrl3, 1);
 800055e:	f7ff ffb7 	bl	80004d0 <lsm6dsv_read_reg>
  ret += lsm6dsv_read_reg(ctx, LSM6DSV_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 8000562:	2301      	movs	r3, #1
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL3, (uint8_t *)&ctrl3, 1);
 8000564:	0007      	movs	r7, r0
  ret += lsm6dsv_read_reg(ctx, LSM6DSV_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 8000566:	466a      	mov	r2, sp
 8000568:	0019      	movs	r1, r3
 800056a:	0028      	movs	r0, r5
 800056c:	f7ff ffb0 	bl	80004d0 <lsm6dsv_read_reg>
 8000570:	1838      	adds	r0, r7, r0
  if (ret != 0) { return ret; }
 8000572:	2800      	cmp	r0, #0
 8000574:	d111      	bne.n	800059a <lsm6dsv_reset_get+0x4a>

  switch ((ctrl3.sw_reset << 2) + (ctrl3.boot << 1) + func_cfg_access.sw_por)
 8000576:	7832      	ldrb	r2, [r6, #0]
 8000578:	07d3      	lsls	r3, r2, #31
 800057a:	09d2      	lsrs	r2, r2, #7
 800057c:	0052      	lsls	r2, r2, #1
 800057e:	0f5b      	lsrs	r3, r3, #29
 8000580:	189b      	adds	r3, r3, r2
 8000582:	466a      	mov	r2, sp
 8000584:	7812      	ldrb	r2, [r2, #0]
 8000586:	0752      	lsls	r2, r2, #29
 8000588:	0fd2      	lsrs	r2, r2, #31
 800058a:	189b      	adds	r3, r3, r2
 800058c:	2b02      	cmp	r3, #2
 800058e:	d006      	beq.n	800059e <lsm6dsv_reset_get+0x4e>
 8000590:	2b04      	cmp	r3, #4
 8000592:	d004      	beq.n	800059e <lsm6dsv_reset_get+0x4e>
 8000594:	2b00      	cmp	r3, #0
 8000596:	d101      	bne.n	800059c <lsm6dsv_reset_get+0x4c>
  {
    case LSM6DSV_READY:
      *val = LSM6DSV_READY;
 8000598:	7020      	strb	r0, [r4, #0]
      *val = LSM6DSV_GLOBAL_RST;
      break;
  }

  return ret;
}
 800059a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      *val = LSM6DSV_GLOBAL_RST;
 800059c:	2301      	movs	r3, #1
      *val = LSM6DSV_RESTORE_CTRL_REGS;
 800059e:	7023      	strb	r3, [r4, #0]
      break;
 80005a0:	e7fb      	b.n	800059a <lsm6dsv_reset_get+0x4a>

080005a2 <lsm6dsv_mem_bank_set>:
int32_t lsm6dsv_mem_bank_set(stmdev_ctx_t *ctx, lsm6dsv_mem_bank_t val)
{
  lsm6dsv_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 80005a2:	2301      	movs	r3, #1
{
 80005a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80005a6:	000d      	movs	r5, r1
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 80005a8:	aa01      	add	r2, sp, #4
 80005aa:	0019      	movs	r1, r3
{
 80005ac:	0004      	movs	r4, r0
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 80005ae:	f7ff ff8f 	bl	80004d0 <lsm6dsv_read_reg>
  if (ret != 0) { return ret; }
 80005b2:	2800      	cmp	r0, #0
 80005b4:	d111      	bne.n	80005da <lsm6dsv_mem_bank_set+0x38>

  func_cfg_access.shub_reg_access = ((uint8_t)val & 0x02U) >> 1;
 80005b6:	2101      	movs	r1, #1
 80005b8:	466b      	mov	r3, sp
 80005ba:	086a      	lsrs	r2, r5, #1
 80005bc:	791b      	ldrb	r3, [r3, #4]
 80005be:	400a      	ands	r2, r1
 80005c0:	303f      	adds	r0, #63	; 0x3f
 80005c2:	0192      	lsls	r2, r2, #6
 80005c4:	01ed      	lsls	r5, r5, #7
 80005c6:	4003      	ands	r3, r0
 80005c8:	432a      	orrs	r2, r5
 80005ca:	431a      	orrs	r2, r3
 80005cc:	466b      	mov	r3, sp
  func_cfg_access.emb_func_reg_access = (uint8_t)val & 0x01U;
  ret = lsm6dsv_write_reg(ctx, LSM6DSV_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 80005ce:	0020      	movs	r0, r4
  func_cfg_access.shub_reg_access = ((uint8_t)val & 0x02U) >> 1;
 80005d0:	711a      	strb	r2, [r3, #4]
  ret = lsm6dsv_write_reg(ctx, LSM6DSV_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 80005d2:	000b      	movs	r3, r1
 80005d4:	aa01      	add	r2, sp, #4
 80005d6:	f7ff ff80 	bl	80004da <lsm6dsv_write_reg>

  return ret;
}
 80005da:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

080005dc <lsm6dsv_device_id_get>:
  * @param  val      Device ID.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv_device_id_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 80005dc:	b510      	push	{r4, lr}
 80005de:	000a      	movs	r2, r1
  int32_t ret;

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_WHO_AM_I, val, 1);
 80005e0:	2301      	movs	r3, #1
 80005e2:	210f      	movs	r1, #15
 80005e4:	f7ff ff74 	bl	80004d0 <lsm6dsv_read_reg>

  return ret;
}
 80005e8:	bd10      	pop	{r4, pc}

080005ea <lsm6dsv_xl_data_rate_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsv_data_rate_t val)
{
 80005ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
  lsm6dsv_ctrl1_t ctrl1;
  lsm6dsv_haodr_cfg_t haodr;
  uint8_t sel;
  int32_t ret;

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL1, (uint8_t *)&ctrl1, 1);
 80005ec:	2301      	movs	r3, #1
{
 80005ee:	000e      	movs	r6, r1
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL1, (uint8_t *)&ctrl1, 1);
 80005f0:	466a      	mov	r2, sp
 80005f2:	2110      	movs	r1, #16
{
 80005f4:	0005      	movs	r5, r0
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL1, (uint8_t *)&ctrl1, 1);
 80005f6:	f7ff ff6b 	bl	80004d0 <lsm6dsv_read_reg>
  if (ret != 0) { return ret; }
 80005fa:	2800      	cmp	r0, #0
 80005fc:	d127      	bne.n	800064e <lsm6dsv_xl_data_rate_set+0x64>

  ctrl1.odr_xl = (uint8_t)val & 0x0Fu;
 80005fe:	466b      	mov	r3, sp
 8000600:	220f      	movs	r2, #15
 8000602:	0031      	movs	r1, r6
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	4011      	ands	r1, r2
 8000608:	4393      	bics	r3, r2
 800060a:	466a      	mov	r2, sp
 800060c:	430b      	orrs	r3, r1
 800060e:	7013      	strb	r3, [r2, #0]
  ret = lsm6dsv_write_reg(ctx, LSM6DSV_CTRL1, (uint8_t *)&ctrl1, 1);
 8000610:	2110      	movs	r1, #16
 8000612:	2301      	movs	r3, #1
 8000614:	0028      	movs	r0, r5
 8000616:	f7ff ff60 	bl	80004da <lsm6dsv_write_reg>
  if (ret != 0) { return ret; }
 800061a:	2800      	cmp	r0, #0
 800061c:	d117      	bne.n	800064e <lsm6dsv_xl_data_rate_set+0x64>

  sel = ((uint8_t)val >> 4) & 0xFU;
 800061e:	0936      	lsrs	r6, r6, #4
  if (sel != 0U)
 8000620:	d015      	beq.n	800064e <lsm6dsv_xl_data_rate_set+0x64>
  {
    ret += lsm6dsv_read_reg(ctx, LSM6DSV_HAODR_CFG, (uint8_t *)&haodr, 1);
 8000622:	2301      	movs	r3, #1
 8000624:	2162      	movs	r1, #98	; 0x62
 8000626:	aa01      	add	r2, sp, #4
 8000628:	0028      	movs	r0, r5
 800062a:	f7ff ff51 	bl	80004d0 <lsm6dsv_read_reg>
    haodr.haodr_sel = sel;
 800062e:	466b      	mov	r3, sp
 8000630:	2203      	movs	r2, #3
 8000632:	791b      	ldrb	r3, [r3, #4]
 8000634:	4016      	ands	r6, r2
 8000636:	4393      	bics	r3, r2
 8000638:	466a      	mov	r2, sp
 800063a:	4333      	orrs	r3, r6
 800063c:	7113      	strb	r3, [r2, #4]
    ret += lsm6dsv_read_reg(ctx, LSM6DSV_HAODR_CFG, (uint8_t *)&haodr, 1);
 800063e:	0004      	movs	r4, r0
    ret += lsm6dsv_write_reg(ctx, LSM6DSV_HAODR_CFG, (uint8_t *)&haodr, 1);
 8000640:	2301      	movs	r3, #1
 8000642:	2162      	movs	r1, #98	; 0x62
 8000644:	0028      	movs	r0, r5
 8000646:	aa01      	add	r2, sp, #4
 8000648:	f7ff ff47 	bl	80004da <lsm6dsv_write_reg>
 800064c:	1820      	adds	r0, r4, r0
  }

  return ret;
}
 800064e:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

08000650 <lsm6dsv_gy_data_rate_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsv_data_rate_t val)
{
 8000650:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8000652:	000e      	movs	r6, r1
  lsm6dsv_ctrl2_t ctrl2;
  lsm6dsv_haodr_cfg_t haodr;
  uint8_t sel;
  int32_t ret;

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL2, (uint8_t *)&ctrl2, 1);
 8000654:	2301      	movs	r3, #1
 8000656:	466a      	mov	r2, sp
 8000658:	2111      	movs	r1, #17
{
 800065a:	0005      	movs	r5, r0
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL2, (uint8_t *)&ctrl2, 1);
 800065c:	f7ff ff38 	bl	80004d0 <lsm6dsv_read_reg>
  ctrl2.odr_g = (uint8_t)val & 0x0Fu;
 8000660:	466b      	mov	r3, sp
 8000662:	220f      	movs	r2, #15
 8000664:	0031      	movs	r1, r6
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	4011      	ands	r1, r2
 800066a:	4393      	bics	r3, r2
 800066c:	466a      	mov	r2, sp
 800066e:	430b      	orrs	r3, r1
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL2, (uint8_t *)&ctrl2, 1);
 8000670:	0004      	movs	r4, r0
  ctrl2.odr_g = (uint8_t)val & 0x0Fu;
 8000672:	7013      	strb	r3, [r2, #0]
  ret += lsm6dsv_write_reg(ctx, LSM6DSV_CTRL2, (uint8_t *)&ctrl2, 1);
 8000674:	2111      	movs	r1, #17
 8000676:	2301      	movs	r3, #1
 8000678:	0028      	movs	r0, r5
 800067a:	f7ff ff2e 	bl	80004da <lsm6dsv_write_reg>
 800067e:	1820      	adds	r0, r4, r0
  if (ret != 0) { return ret; }
 8000680:	2800      	cmp	r0, #0
 8000682:	d117      	bne.n	80006b4 <lsm6dsv_gy_data_rate_set+0x64>

  sel = ((uint8_t)val >> 4) & 0xFU;
 8000684:	0936      	lsrs	r6, r6, #4
  if (sel != 0U)
 8000686:	d015      	beq.n	80006b4 <lsm6dsv_gy_data_rate_set+0x64>
  {
    ret += lsm6dsv_read_reg(ctx, LSM6DSV_HAODR_CFG, (uint8_t *)&haodr, 1);
 8000688:	2301      	movs	r3, #1
 800068a:	2162      	movs	r1, #98	; 0x62
 800068c:	aa01      	add	r2, sp, #4
 800068e:	0028      	movs	r0, r5
 8000690:	f7ff ff1e 	bl	80004d0 <lsm6dsv_read_reg>
    haodr.haodr_sel = sel;
 8000694:	4669      	mov	r1, sp
 8000696:	2203      	movs	r2, #3
 8000698:	0033      	movs	r3, r6
 800069a:	790e      	ldrb	r6, [r1, #4]
 800069c:	4013      	ands	r3, r2
 800069e:	4396      	bics	r6, r2
 80006a0:	431e      	orrs	r6, r3
    ret += lsm6dsv_read_reg(ctx, LSM6DSV_HAODR_CFG, (uint8_t *)&haodr, 1);
 80006a2:	0004      	movs	r4, r0
    haodr.haodr_sel = sel;
 80006a4:	710e      	strb	r6, [r1, #4]
    ret += lsm6dsv_write_reg(ctx, LSM6DSV_HAODR_CFG, (uint8_t *)&haodr, 1);
 80006a6:	2301      	movs	r3, #1
 80006a8:	2162      	movs	r1, #98	; 0x62
 80006aa:	0028      	movs	r0, r5
 80006ac:	aa01      	add	r2, sp, #4
 80006ae:	f7ff ff14 	bl	80004da <lsm6dsv_write_reg>
 80006b2:	1820      	adds	r0, r4, r0
  }

  return ret;
}
 80006b4:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

080006b6 <lsm6dsv_block_data_update_set>:
  * @param  val      Block Data Update (BDU): output registers are not updated until LSB and MSB have been read).
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80006b6:	b537      	push	{r0, r1, r2, r4, r5, lr}
  lsm6dsv_ctrl3_t ctrl3;
  int32_t ret;

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL3, (uint8_t *)&ctrl3, 1);
 80006b8:	2301      	movs	r3, #1
{
 80006ba:	000c      	movs	r4, r1
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL3, (uint8_t *)&ctrl3, 1);
 80006bc:	aa01      	add	r2, sp, #4
 80006be:	2112      	movs	r1, #18
{
 80006c0:	0005      	movs	r5, r0
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL3, (uint8_t *)&ctrl3, 1);
 80006c2:	f7ff ff05 	bl	80004d0 <lsm6dsv_read_reg>

  if (ret == 0)
 80006c6:	2800      	cmp	r0, #0
 80006c8:	d10e      	bne.n	80006e8 <lsm6dsv_block_data_update_set+0x32>
  {
    ctrl3.bdu = val;
 80006ca:	2301      	movs	r3, #1
 80006cc:	4669      	mov	r1, sp
 80006ce:	401c      	ands	r4, r3
 80006d0:	01a2      	lsls	r2, r4, #6
 80006d2:	790c      	ldrb	r4, [r1, #4]
 80006d4:	2140      	movs	r1, #64	; 0x40
 80006d6:	438c      	bics	r4, r1
 80006d8:	4314      	orrs	r4, r2
 80006da:	466a      	mov	r2, sp
    ret = lsm6dsv_write_reg(ctx, LSM6DSV_CTRL3, (uint8_t *)&ctrl3, 1);
 80006dc:	0028      	movs	r0, r5
    ctrl3.bdu = val;
 80006de:	7114      	strb	r4, [r2, #4]
    ret = lsm6dsv_write_reg(ctx, LSM6DSV_CTRL3, (uint8_t *)&ctrl3, 1);
 80006e0:	392e      	subs	r1, #46	; 0x2e
 80006e2:	aa01      	add	r2, sp, #4
 80006e4:	f7ff fef9 	bl	80004da <lsm6dsv_write_reg>
  }

  return ret;
}
 80006e8:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

080006ea <lsm6dsv_gy_full_scale_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsv_gy_full_scale_t val)
{
 80006ea:	b537      	push	{r0, r1, r2, r4, r5, lr}
  lsm6dsv_ctrl6_t ctrl6;
  int32_t ret;

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL6, (uint8_t *)&ctrl6, 1);
 80006ec:	2301      	movs	r3, #1
{
 80006ee:	000d      	movs	r5, r1
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL6, (uint8_t *)&ctrl6, 1);
 80006f0:	aa01      	add	r2, sp, #4
 80006f2:	2115      	movs	r1, #21
{
 80006f4:	0004      	movs	r4, r0
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL6, (uint8_t *)&ctrl6, 1);
 80006f6:	f7ff feeb 	bl	80004d0 <lsm6dsv_read_reg>

  if (ret == 0)
 80006fa:	2800      	cmp	r0, #0
 80006fc:	d10c      	bne.n	8000718 <lsm6dsv_gy_full_scale_set+0x2e>
  {
    ctrl6.fs_g = (uint8_t)val & 0xfu;
 80006fe:	466a      	mov	r2, sp
 8000700:	230f      	movs	r3, #15
 8000702:	7911      	ldrb	r1, [r2, #4]
 8000704:	401d      	ands	r5, r3
 8000706:	4399      	bics	r1, r3
 8000708:	4329      	orrs	r1, r5
 800070a:	7111      	strb	r1, [r2, #4]
    ret = lsm6dsv_write_reg(ctx, LSM6DSV_CTRL6, (uint8_t *)&ctrl6, 1);
 800070c:	2301      	movs	r3, #1
 800070e:	2115      	movs	r1, #21
 8000710:	0020      	movs	r0, r4
 8000712:	aa01      	add	r2, sp, #4
 8000714:	f7ff fee1 	bl	80004da <lsm6dsv_write_reg>
  }

  return ret;
}
 8000718:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

0800071a <lsm6dsv_xl_full_scale_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsv_xl_full_scale_t val)
{
 800071a:	b537      	push	{r0, r1, r2, r4, r5, lr}
  lsm6dsv_ctrl8_t ctrl8;
  int32_t ret;

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL8, (uint8_t *)&ctrl8, 1);
 800071c:	2301      	movs	r3, #1
{
 800071e:	000d      	movs	r5, r1
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL8, (uint8_t *)&ctrl8, 1);
 8000720:	aa01      	add	r2, sp, #4
 8000722:	2117      	movs	r1, #23
{
 8000724:	0004      	movs	r4, r0
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL8, (uint8_t *)&ctrl8, 1);
 8000726:	f7ff fed3 	bl	80004d0 <lsm6dsv_read_reg>

  if (ret == 0)
 800072a:	2800      	cmp	r0, #0
 800072c:	d10c      	bne.n	8000748 <lsm6dsv_xl_full_scale_set+0x2e>
  {
    ctrl8.fs_xl = (uint8_t)val & 0x3U;
 800072e:	466a      	mov	r2, sp
 8000730:	2303      	movs	r3, #3
 8000732:	7911      	ldrb	r1, [r2, #4]
 8000734:	401d      	ands	r5, r3
 8000736:	4399      	bics	r1, r3
 8000738:	4329      	orrs	r1, r5
 800073a:	7111      	strb	r1, [r2, #4]
    ret = lsm6dsv_write_reg(ctx, LSM6DSV_CTRL8, (uint8_t *)&ctrl8, 1);
 800073c:	2301      	movs	r3, #1
 800073e:	2117      	movs	r1, #23
 8000740:	0020      	movs	r0, r4
 8000742:	aa01      	add	r2, sp, #4
 8000744:	f7ff fec9 	bl	80004da <lsm6dsv_write_reg>
  }

  return ret;
}
 8000748:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

0800074a <lsm6dsv_all_sources_get>:
  * @param  val      Get the status of all the interrupt sources.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv_all_sources_get(stmdev_ctx_t *ctx, lsm6dsv_all_sources_t *val)
{
 800074a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800074c:	b0a3      	sub	sp, #140	; 0x8c
  lsm6dsv_ui_status_reg_ois_t status_reg_ois;
  lsm6dsv_status_master_t status_shub;
  uint8_t buff[7];
  int32_t ret;

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_FUNCTIONS_ENABLE, (uint8_t *)&functions_enable, 1);
 800074e:	ae1d      	add	r6, sp, #116	; 0x74
 8000750:	2301      	movs	r3, #1
 8000752:	0032      	movs	r2, r6
{
 8000754:	000c      	movs	r4, r1
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_FUNCTIONS_ENABLE, (uint8_t *)&functions_enable, 1);
 8000756:	2150      	movs	r1, #80	; 0x50
{
 8000758:	9001      	str	r0, [sp, #4]
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_FUNCTIONS_ENABLE, (uint8_t *)&functions_enable, 1);
 800075a:	f7ff feb9 	bl	80004d0 <lsm6dsv_read_reg>
  functions_enable.dis_rst_lir_all_int = PROPERTY_ENABLE;
 800075e:	2208      	movs	r2, #8
 8000760:	7833      	ldrb	r3, [r6, #0]
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_FUNCTIONS_ENABLE, (uint8_t *)&functions_enable, 1);
 8000762:	0005      	movs	r5, r0
  functions_enable.dis_rst_lir_all_int = PROPERTY_ENABLE;
 8000764:	4313      	orrs	r3, r2
 8000766:	7033      	strb	r3, [r6, #0]
  ret += lsm6dsv_write_reg(ctx, LSM6DSV_FUNCTIONS_ENABLE, (uint8_t *)&functions_enable, 1);
 8000768:	0032      	movs	r2, r6
 800076a:	2301      	movs	r3, #1
 800076c:	2150      	movs	r1, #80	; 0x50
 800076e:	9801      	ldr	r0, [sp, #4]
 8000770:	f7ff feb3 	bl	80004da <lsm6dsv_write_reg>
 8000774:	182b      	adds	r3, r5, r0
 8000776:	9300      	str	r3, [sp, #0]
  if (ret != 0) { return ret; }
 8000778:	2b00      	cmp	r3, #0
 800077a:	d000      	beq.n	800077e <lsm6dsv_all_sources_get+0x34>
 800077c:	e19e      	b.n	8000abc <lsm6dsv_all_sources_get+0x372>

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_FIFO_STATUS1, (uint8_t *)&buff, 4);
 800077e:	ad20      	add	r5, sp, #128	; 0x80
 8000780:	002a      	movs	r2, r5
 8000782:	211b      	movs	r1, #27
 8000784:	9801      	ldr	r0, [sp, #4]
 8000786:	3304      	adds	r3, #4
 8000788:	f7ff fea2 	bl	80004d0 <lsm6dsv_read_reg>
 800078c:	9000      	str	r0, [sp, #0]
  if (ret != 0) { return ret; }
 800078e:	2800      	cmp	r0, #0
 8000790:	d000      	beq.n	8000794 <lsm6dsv_all_sources_get+0x4a>
 8000792:	e193      	b.n	8000abc <lsm6dsv_all_sources_get+0x372>
    *target = *source;
 8000794:	7869      	ldrb	r1, [r5, #1]
 8000796:	78aa      	ldrb	r2, [r5, #2]

  bytecpy((uint8_t *)&fifo_status2, &buff[1]);
  bytecpy((uint8_t *)&all_int_src, &buff[2]);
  bytecpy((uint8_t *)&status_reg, &buff[3]);

  val->fifo_ovr = fifo_status2.fifo_ovr_ia;
 8000798:	0648      	lsls	r0, r1, #25
 800079a:	0fc0      	lsrs	r0, r0, #31
 800079c:	9000      	str	r0, [sp, #0]
  val->fifo_bdr = fifo_status2.counter_bdr_ia;
 800079e:	06c8      	lsls	r0, r1, #27
 80007a0:	0fc0      	lsrs	r0, r0, #31
    *target = *source;
 80007a2:	78eb      	ldrb	r3, [r5, #3]
  val->fifo_bdr = fifo_status2.counter_bdr_ia;
 80007a4:	9002      	str	r0, [sp, #8]
  val->fifo_full = fifo_status2.fifo_full_ia;
 80007a6:	0688      	lsls	r0, r1, #26
  val->fifo_th = fifo_status2.fifo_wtm_ia;
 80007a8:	09c9      	lsrs	r1, r1, #7
 80007aa:	9104      	str	r1, [sp, #16]

  val->free_fall = all_int_src.ff_ia;
  val->wake_up = all_int_src.wu_ia;
  val->six_d = all_int_src.d6d_ia;
 80007ac:	0911      	lsrs	r1, r2, #4
 80007ae:	468c      	mov	ip, r1

  val->drdy_xl = status_reg.xlda;
  val->drdy_gy = status_reg.gda;
 80007b0:	0799      	lsls	r1, r3, #30
  val->drdy_xl = status_reg.xlda;
 80007b2:	07df      	lsls	r7, r3, #31
  val->drdy_gy = status_reg.gda;
 80007b4:	0fc9      	lsrs	r1, r1, #31
  val->drdy_xl = status_reg.xlda;
 80007b6:	0fff      	lsrs	r7, r7, #31
 80007b8:	0049      	lsls	r1, r1, #1
 80007ba:	4339      	orrs	r1, r7
  val->drdy_temp = status_reg.tda;
 80007bc:	075f      	lsls	r7, r3, #29
 80007be:	0fff      	lsrs	r7, r7, #31
  val->drdy_xl = status_reg.xlda;
 80007c0:	00bf      	lsls	r7, r7, #2
 80007c2:	4339      	orrs	r1, r7
  val->drdy_eis = status_reg.gda_eis;
 80007c4:	06df      	lsls	r7, r3, #27
 80007c6:	0fff      	lsrs	r7, r7, #31
  val->drdy_xl = status_reg.xlda;
 80007c8:	00ff      	lsls	r7, r7, #3
 80007ca:	4339      	orrs	r1, r7
  val->drdy_ois = status_reg.ois_drdy;
 80007cc:	069f      	lsls	r7, r3, #26
 80007ce:	0fff      	lsrs	r7, r7, #31
  val->drdy_xl = status_reg.xlda;
 80007d0:	013f      	lsls	r7, r7, #4
 80007d2:	430f      	orrs	r7, r1
 80007d4:	2120      	movs	r1, #32
  val->timestamp = status_reg.timestamp_endcount;
 80007d6:	09db      	lsrs	r3, r3, #7
  val->drdy_xl = status_reg.xlda;
 80007d8:	019b      	lsls	r3, r3, #6
 80007da:	433b      	orrs	r3, r7
  val->wake_up = all_int_src.wu_ia;
 80007dc:	2701      	movs	r7, #1
  val->fifo_full = fifo_status2.fifo_full_ia;
 80007de:	0fc0      	lsrs	r0, r0, #31
 80007e0:	9003      	str	r0, [sp, #12]
  val->wake_up = all_int_src.wu_ia;
 80007e2:	0850      	lsrs	r0, r2, #1
  val->free_fall = all_int_src.ff_ia;
 80007e4:	07d2      	lsls	r2, r2, #31
  val->drdy_xl = status_reg.xlda;
 80007e6:	0e12      	lsrs	r2, r2, #24
 80007e8:	4313      	orrs	r3, r2
 80007ea:	7822      	ldrb	r2, [r4, #0]
  val->wake_up = all_int_src.wu_ia;
 80007ec:	4038      	ands	r0, r7
  val->drdy_xl = status_reg.xlda;
 80007ee:	400a      	ands	r2, r1
 80007f0:	4313      	orrs	r3, r2
 80007f2:	7023      	strb	r3, [r4, #0]
  val->wake_up = all_int_src.wu_ia;
 80007f4:	7863      	ldrb	r3, [r4, #1]
  val->fifo_bdr = fifo_status2.counter_bdr_ia;
 80007f6:	9902      	ldr	r1, [sp, #8]
  val->wake_up = all_int_src.wu_ia;
 80007f8:	43bb      	bics	r3, r7
 80007fa:	4303      	orrs	r3, r0
  val->six_d = all_int_src.d6d_ia;
 80007fc:	4660      	mov	r0, ip
 80007fe:	4038      	ands	r0, r7
 8000800:	0082      	lsls	r2, r0, #2
 8000802:	2004      	movs	r0, #4
  val->wake_up = all_int_src.wu_ia;
 8000804:	7063      	strb	r3, [r4, #1]
  val->six_d = all_int_src.d6d_ia;
 8000806:	78a3      	ldrb	r3, [r4, #2]
 8000808:	4383      	bics	r3, r0
 800080a:	4313      	orrs	r3, r2
 800080c:	70a3      	strb	r3, [r4, #2]
  val->fifo_bdr = fifo_status2.counter_bdr_ia;
 800080e:	9b03      	ldr	r3, [sp, #12]
 8000810:	008a      	lsls	r2, r1, #2
 8000812:	9900      	ldr	r1, [sp, #0]
 8000814:	00db      	lsls	r3, r3, #3
 8000816:	4313      	orrs	r3, r2
 8000818:	010a      	lsls	r2, r1, #4
 800081a:	9904      	ldr	r1, [sp, #16]
 800081c:	4313      	orrs	r3, r2
 800081e:	014a      	lsls	r2, r1, #5
 8000820:	213c      	movs	r1, #60	; 0x3c
 8000822:	4313      	orrs	r3, r2
 8000824:	79a2      	ldrb	r2, [r4, #6]

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_FUNCTIONS_ENABLE, (uint8_t *)&functions_enable, 1);
 8000826:	9801      	ldr	r0, [sp, #4]
  val->fifo_bdr = fifo_status2.counter_bdr_ia;
 8000828:	438a      	bics	r2, r1
 800082a:	4313      	orrs	r3, r2
 800082c:	71a3      	strb	r3, [r4, #6]
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_FUNCTIONS_ENABLE, (uint8_t *)&functions_enable, 1);
 800082e:	0032      	movs	r2, r6
 8000830:	003b      	movs	r3, r7
 8000832:	3114      	adds	r1, #20
 8000834:	f7ff fe4c 	bl	80004d0 <lsm6dsv_read_reg>
  functions_enable.dis_rst_lir_all_int = PROPERTY_DISABLE;
 8000838:	2208      	movs	r2, #8
 800083a:	7833      	ldrb	r3, [r6, #0]
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_FUNCTIONS_ENABLE, (uint8_t *)&functions_enable, 1);
 800083c:	9000      	str	r0, [sp, #0]
  functions_enable.dis_rst_lir_all_int = PROPERTY_DISABLE;
 800083e:	4393      	bics	r3, r2
 8000840:	7033      	strb	r3, [r6, #0]
  ret += lsm6dsv_write_reg(ctx, LSM6DSV_FUNCTIONS_ENABLE, (uint8_t *)&functions_enable, 1);
 8000842:	0032      	movs	r2, r6
 8000844:	003b      	movs	r3, r7
 8000846:	2150      	movs	r1, #80	; 0x50
 8000848:	9801      	ldr	r0, [sp, #4]
 800084a:	f7ff fe46 	bl	80004da <lsm6dsv_write_reg>
 800084e:	9a00      	ldr	r2, [sp, #0]
 8000850:	1812      	adds	r2, r2, r0
 8000852:	9200      	str	r2, [sp, #0]
  if (ret != 0) { return ret; }
 8000854:	2a00      	cmp	r2, #0
 8000856:	d000      	beq.n	800085a <lsm6dsv_all_sources_get+0x110>
 8000858:	e130      	b.n	8000abc <lsm6dsv_all_sources_get+0x372>

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_UI_STATUS_REG_OIS, (uint8_t *)&buff, 8);
 800085a:	2308      	movs	r3, #8
 800085c:	002a      	movs	r2, r5
 800085e:	2144      	movs	r1, #68	; 0x44
 8000860:	9801      	ldr	r0, [sp, #4]
 8000862:	f7ff fe35 	bl	80004d0 <lsm6dsv_read_reg>
 8000866:	9000      	str	r0, [sp, #0]
  if (ret != 0) { return ret; }
 8000868:	2800      	cmp	r0, #0
 800086a:	d000      	beq.n	800086e <lsm6dsv_all_sources_get+0x124>
 800086c:	e126      	b.n	8000abc <lsm6dsv_all_sources_get+0x372>
    *target = *source;
 800086e:	7868      	ldrb	r0, [r5, #1]
 8000870:	782a      	ldrb	r2, [r5, #0]
 8000872:	78ab      	ldrb	r3, [r5, #2]
 8000874:	78e9      	ldrb	r1, [r5, #3]
 8000876:	792e      	ldrb	r6, [r5, #4]
 8000878:	9214      	str	r2, [sp, #80]	; 0x50
 800087a:	796a      	ldrb	r2, [r5, #5]
  bytecpy((uint8_t *)&d6d_src, &buff[3]);
  bytecpy((uint8_t *)&emb_func_status_mainpage, &buff[4]);
  bytecpy((uint8_t *)&fsm_status_mainpage, &buff[5]);

  val->gy_settling = status_reg_ois.gyro_settling;
  val->sleep_change = wake_up_src.sleep_change_ia;
 800087c:	0645      	lsls	r5, r0, #25
 800087e:	0fed      	lsrs	r5, r5, #31
 8000880:	9515      	str	r5, [sp, #84]	; 0x54
  val->wake_up_x = wake_up_src.x_wu;
 8000882:	0745      	lsls	r5, r0, #29
 8000884:	0fed      	lsrs	r5, r5, #31
 8000886:	9502      	str	r5, [sp, #8]
  val->wake_up_y = wake_up_src.y_wu;
 8000888:	0785      	lsls	r5, r0, #30
 800088a:	0fed      	lsrs	r5, r5, #31
 800088c:	46ac      	mov	ip, r5
  val->wake_up_z = wake_up_src.z_wu;
 800088e:	07c5      	lsls	r5, r0, #31
  val->sleep_state = wake_up_src.sleep_state;
 8000890:	06c0      	lsls	r0, r0, #27
  val->wake_up_z = wake_up_src.z_wu;
 8000892:	9516      	str	r5, [sp, #88]	; 0x58
  val->sleep_state = wake_up_src.sleep_state;
 8000894:	0fc5      	lsrs	r5, r0, #31

  val->tap_x = tap_src.x_tap;
 8000896:	0758      	lsls	r0, r3, #29
  val->sleep_state = wake_up_src.sleep_state;
 8000898:	9503      	str	r5, [sp, #12]
  val->tap_x = tap_src.x_tap;
 800089a:	0fc5      	lsrs	r5, r0, #31
  val->tap_y = tap_src.y_tap;
 800089c:	0798      	lsls	r0, r3, #30
  val->tap_x = tap_src.x_tap;
 800089e:	9504      	str	r5, [sp, #16]
  val->tap_y = tap_src.y_tap;
 80008a0:	0fc5      	lsrs	r5, r0, #31
 80008a2:	9505      	str	r5, [sp, #20]
  val->tap_z = tap_src.z_tap;
  val->tap_sign = tap_src.tap_sign;
 80008a4:	0718      	lsls	r0, r3, #28
  val->tap_z = tap_src.z_tap;
 80008a6:	07dd      	lsls	r5, r3, #31
 80008a8:	9517      	str	r5, [sp, #92]	; 0x5c
  val->tap_sign = tap_src.tap_sign;
 80008aa:	0fc5      	lsrs	r5, r0, #31
 80008ac:	9518      	str	r5, [sp, #96]	; 0x60
  val->double_tap = tap_src.double_tap;
 80008ae:	06dd      	lsls	r5, r3, #27
  val->single_tap = tap_src.single_tap;
 80008b0:	069b      	lsls	r3, r3, #26

  val->six_d_zl = d6d_src.zl;
 80008b2:	06c8      	lsls	r0, r1, #27
  val->single_tap = tap_src.single_tap;
 80008b4:	0fdb      	lsrs	r3, r3, #31
 80008b6:	9306      	str	r3, [sp, #24]
  val->six_d_zl = d6d_src.zl;
 80008b8:	0fc3      	lsrs	r3, r0, #31
  val->six_d_zh = d6d_src.zh;
 80008ba:	0688      	lsls	r0, r1, #26
  val->six_d_zl = d6d_src.zl;
 80008bc:	9307      	str	r3, [sp, #28]
  val->six_d_zh = d6d_src.zh;
 80008be:	0fc3      	lsrs	r3, r0, #31
  val->six_d_yl = d6d_src.yl;
 80008c0:	0748      	lsls	r0, r1, #29
  val->six_d_zh = d6d_src.zh;
 80008c2:	9308      	str	r3, [sp, #32]
  val->six_d_yl = d6d_src.yl;
 80008c4:	0fc3      	lsrs	r3, r0, #31
  val->six_d_yh = d6d_src.yh;
 80008c6:	0708      	lsls	r0, r1, #28
  val->six_d_yl = d6d_src.yl;
 80008c8:	9309      	str	r3, [sp, #36]	; 0x24
  val->six_d_yh = d6d_src.yh;
 80008ca:	0fc3      	lsrs	r3, r0, #31
  val->six_d_xl = d6d_src.xl;
 80008cc:	07c8      	lsls	r0, r1, #31
  val->six_d_xh = d6d_src.xh;
 80008ce:	0789      	lsls	r1, r1, #30
  val->six_d_yh = d6d_src.yh;
 80008d0:	930a      	str	r3, [sp, #40]	; 0x28
  val->six_d_xh = d6d_src.xh;
 80008d2:	0fcb      	lsrs	r3, r1, #31

  val->step_detector = emb_func_status_mainpage.is_step_det;
  val->tilt = emb_func_status_mainpage.is_tilt;
 80008d4:	06f1      	lsls	r1, r6, #27
  val->six_d_xh = d6d_src.xh;
 80008d6:	930b      	str	r3, [sp, #44]	; 0x2c
  val->tilt = emb_func_status_mainpage.is_tilt;
 80008d8:	0fcb      	lsrs	r3, r1, #31
  val->sig_mot = emb_func_status_mainpage.is_sigmot;
 80008da:	06b1      	lsls	r1, r6, #26
  val->tilt = emb_func_status_mainpage.is_tilt;
 80008dc:	9319      	str	r3, [sp, #100]	; 0x64
  val->sig_mot = emb_func_status_mainpage.is_sigmot;
 80008de:	0fcb      	lsrs	r3, r1, #31
 80008e0:	930c      	str	r3, [sp, #48]	; 0x30
  val->fsm_lc = emb_func_status_mainpage.is_fsm_lc;
 80008e2:	09f3      	lsrs	r3, r6, #7

  val->fsm1 = fsm_status_mainpage.is_fsm1;
  val->fsm2 = fsm_status_mainpage.is_fsm2;
 80008e4:	0791      	lsls	r1, r2, #30
  val->fsm_lc = emb_func_status_mainpage.is_fsm_lc;
 80008e6:	930d      	str	r3, [sp, #52]	; 0x34
  val->fsm1 = fsm_status_mainpage.is_fsm1;
 80008e8:	07d3      	lsls	r3, r2, #31
 80008ea:	931a      	str	r3, [sp, #104]	; 0x68
  val->fsm2 = fsm_status_mainpage.is_fsm2;
 80008ec:	0fcb      	lsrs	r3, r1, #31
  val->fsm3 = fsm_status_mainpage.is_fsm3;
 80008ee:	0751      	lsls	r1, r2, #29
  val->fsm2 = fsm_status_mainpage.is_fsm2;
 80008f0:	930e      	str	r3, [sp, #56]	; 0x38
  val->fsm3 = fsm_status_mainpage.is_fsm3;
 80008f2:	0fcb      	lsrs	r3, r1, #31
  val->fsm4 = fsm_status_mainpage.is_fsm4;
 80008f4:	0711      	lsls	r1, r2, #28
  val->fsm3 = fsm_status_mainpage.is_fsm3;
 80008f6:	930f      	str	r3, [sp, #60]	; 0x3c
  val->fsm4 = fsm_status_mainpage.is_fsm4;
 80008f8:	0fcb      	lsrs	r3, r1, #31
  val->fsm5 = fsm_status_mainpage.is_fsm5;
 80008fa:	06d1      	lsls	r1, r2, #27
  val->fsm4 = fsm_status_mainpage.is_fsm4;
 80008fc:	9310      	str	r3, [sp, #64]	; 0x40
  val->fsm5 = fsm_status_mainpage.is_fsm5;
 80008fe:	0fcb      	lsrs	r3, r1, #31
  val->fsm6 = fsm_status_mainpage.is_fsm6;
 8000900:	0691      	lsls	r1, r2, #26
  val->fsm5 = fsm_status_mainpage.is_fsm5;
 8000902:	9311      	str	r3, [sp, #68]	; 0x44
  val->fsm6 = fsm_status_mainpage.is_fsm6;
 8000904:	0fcb      	lsrs	r3, r1, #31
  val->fsm7 = fsm_status_mainpage.is_fsm7;
 8000906:	0651      	lsls	r1, r2, #25
  val->fsm6 = fsm_status_mainpage.is_fsm6;
 8000908:	931b      	str	r3, [sp, #108]	; 0x6c
  val->fsm7 = fsm_status_mainpage.is_fsm7;
 800090a:	0fcb      	lsrs	r3, r1, #31
 800090c:	9312      	str	r3, [sp, #72]	; 0x48
  val->gy_settling = status_reg_ois.gyro_settling;
 800090e:	2320      	movs	r3, #32
  val->fsm8 = fsm_status_mainpage.is_fsm8;
 8000910:	09d2      	lsrs	r2, r2, #7
 8000912:	9213      	str	r2, [sp, #76]	; 0x4c
  val->gy_settling = status_reg_ois.gyro_settling;
 8000914:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8000916:	7821      	ldrb	r1, [r4, #0]
 8000918:	0892      	lsrs	r2, r2, #2
 800091a:	4399      	bics	r1, r3
  val->wake_up_z = wake_up_src.z_wu;
 800091c:	4663      	mov	r3, ip
  val->gy_settling = status_reg_ois.gyro_settling;
 800091e:	403a      	ands	r2, r7
 8000920:	0152      	lsls	r2, r2, #5
 8000922:	4311      	orrs	r1, r2
  val->wake_up_z = wake_up_src.z_wu;
 8000924:	009a      	lsls	r2, r3, #2
 8000926:	9b16      	ldr	r3, [sp, #88]	; 0x58
  val->gy_settling = status_reg_ois.gyro_settling;
 8000928:	7021      	strb	r1, [r4, #0]
  val->wake_up_z = wake_up_src.z_wu;
 800092a:	0f99      	lsrs	r1, r3, #30
 800092c:	9b02      	ldr	r3, [sp, #8]
 800092e:	4311      	orrs	r1, r2
 8000930:	00da      	lsls	r2, r3, #3
 8000932:	9b06      	ldr	r3, [sp, #24]
 8000934:	430a      	orrs	r2, r1
 8000936:	011b      	lsls	r3, r3, #4
 8000938:	4313      	orrs	r3, r2
  val->double_tap = tap_src.double_tap;
 800093a:	0fed      	lsrs	r5, r5, #31
  val->wake_up_z = wake_up_src.z_wu;
 800093c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800093e:	016d      	lsls	r5, r5, #5
 8000940:	432b      	orrs	r3, r5
 8000942:	0e55      	lsrs	r5, r2, #25
 8000944:	431d      	orrs	r5, r3
 8000946:	9b05      	ldr	r3, [sp, #20]
  val->tap_x = tap_src.x_tap;
 8000948:	9a04      	ldr	r2, [sp, #16]
  val->wake_up_z = wake_up_src.z_wu;
 800094a:	01db      	lsls	r3, r3, #7
 800094c:	431d      	orrs	r5, r3
 800094e:	7863      	ldrb	r3, [r4, #1]
  val->tap_x = tap_src.x_tap;
 8000950:	0f00      	lsrs	r0, r0, #28
  val->wake_up_z = wake_up_src.z_wu;
 8000952:	403b      	ands	r3, r7
 8000954:	431d      	orrs	r5, r3
  val->tap_x = tap_src.x_tap;
 8000956:	9b18      	ldr	r3, [sp, #96]	; 0x60
  val->wake_up_z = wake_up_src.z_wu;
 8000958:	7065      	strb	r5, [r4, #1]
  val->tap_x = tap_src.x_tap;
 800095a:	40bb      	lsls	r3, r7
 800095c:	4313      	orrs	r3, r2
 800095e:	4318      	orrs	r0, r3
 8000960:	0002      	movs	r2, r0
 8000962:	2004      	movs	r0, #4
 8000964:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  val->six_d_zh = d6d_src.zh;
 8000966:	250f      	movs	r5, #15
  val->tap_x = tap_src.x_tap;
 8000968:	011b      	lsls	r3, r3, #4
 800096a:	431a      	orrs	r2, r3
 800096c:	9b09      	ldr	r3, [sp, #36]	; 0x24



  /* embedded func */
  ret = lsm6dsv_mem_bank_set(ctx, LSM6DSV_EMBED_FUNC_MEM_BANK);
 800096e:	0039      	movs	r1, r7
  val->tap_x = tap_src.x_tap;
 8000970:	015b      	lsls	r3, r3, #5
 8000972:	4313      	orrs	r3, r2
 8000974:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8000976:	0192      	lsls	r2, r2, #6
 8000978:	431a      	orrs	r2, r3
 800097a:	9b07      	ldr	r3, [sp, #28]
 800097c:	01db      	lsls	r3, r3, #7
 800097e:	431a      	orrs	r2, r3
 8000980:	78a3      	ldrb	r3, [r4, #2]
 8000982:	4003      	ands	r3, r0
 8000984:	431a      	orrs	r2, r3
  val->six_d_zh = d6d_src.zh;
 8000986:	9b15      	ldr	r3, [sp, #84]	; 0x54
  val->tap_x = tap_src.x_tap;
 8000988:	70a2      	strb	r2, [r4, #2]
  val->six_d_zh = d6d_src.zh;
 800098a:	005a      	lsls	r2, r3, #1
 800098c:	9b08      	ldr	r3, [sp, #32]
 800098e:	431a      	orrs	r2, r3
 8000990:	9b03      	ldr	r3, [sp, #12]
 8000992:	009b      	lsls	r3, r3, #2
 8000994:	4313      	orrs	r3, r2
 8000996:	2208      	movs	r2, #8
 8000998:	4016      	ands	r6, r2
 800099a:	78e2      	ldrb	r2, [r4, #3]
 800099c:	4333      	orrs	r3, r6
 800099e:	43aa      	bics	r2, r5
 80009a0:	402b      	ands	r3, r5
 80009a2:	4313      	orrs	r3, r2
  val->tilt = emb_func_status_mainpage.is_tilt;
 80009a4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  val->six_d_zh = d6d_src.zh;
 80009a6:	70e3      	strb	r3, [r4, #3]
  val->tilt = emb_func_status_mainpage.is_tilt;
 80009a8:	40ba      	lsls	r2, r7
 80009aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80009ac:	009b      	lsls	r3, r3, #2
 80009ae:	431a      	orrs	r2, r3
 80009b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80009b2:	00db      	lsls	r3, r3, #3
 80009b4:	4313      	orrs	r3, r2
 80009b6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80009b8:	0ed2      	lsrs	r2, r2, #27
 80009ba:	431a      	orrs	r2, r3
 80009bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80009be:	015b      	lsls	r3, r3, #5
 80009c0:	4313      	orrs	r3, r2
 80009c2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80009c4:	0192      	lsls	r2, r2, #6
 80009c6:	431a      	orrs	r2, r3
 80009c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80009ca:	01db      	lsls	r3, r3, #7
 80009cc:	431a      	orrs	r2, r3
 80009ce:	7923      	ldrb	r3, [r4, #4]
 80009d0:	43ba      	bics	r2, r7
 80009d2:	403b      	ands	r3, r7
 80009d4:	431a      	orrs	r2, r3
 80009d6:	7122      	strb	r2, [r4, #4]
  val->fsm5 = fsm_status_mainpage.is_fsm5;
 80009d8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80009da:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80009dc:	40bb      	lsls	r3, r7
 80009de:	4313      	orrs	r3, r2
 80009e0:	9a12      	ldr	r2, [sp, #72]	; 0x48
  ret = lsm6dsv_mem_bank_set(ctx, LSM6DSV_EMBED_FUNC_MEM_BANK);
 80009e2:	9801      	ldr	r0, [sp, #4]
  val->fsm5 = fsm_status_mainpage.is_fsm5;
 80009e4:	0092      	lsls	r2, r2, #2
 80009e6:	4313      	orrs	r3, r2
 80009e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80009ea:	00d2      	lsls	r2, r2, #3
 80009ec:	4313      	orrs	r3, r2
 80009ee:	7962      	ldrb	r2, [r4, #5]
 80009f0:	402b      	ands	r3, r5
 80009f2:	43aa      	bics	r2, r5
 80009f4:	4313      	orrs	r3, r2
 80009f6:	7163      	strb	r3, [r4, #5]
  ret = lsm6dsv_mem_bank_set(ctx, LSM6DSV_EMBED_FUNC_MEM_BANK);
 80009f8:	f7ff fdd3 	bl	80005a2 <lsm6dsv_mem_bank_set>
  ret += lsm6dsv_read_reg(ctx, LSM6DSV_EMB_FUNC_EXEC_STATUS, (uint8_t *)&emb_func_exec_status, 1);
 80009fc:	003b      	movs	r3, r7
  ret = lsm6dsv_mem_bank_set(ctx, LSM6DSV_EMBED_FUNC_MEM_BANK);
 80009fe:	0006      	movs	r6, r0
  ret += lsm6dsv_read_reg(ctx, LSM6DSV_EMB_FUNC_EXEC_STATUS, (uint8_t *)&emb_func_exec_status, 1);
 8000a00:	2107      	movs	r1, #7
 8000a02:	aa1c      	add	r2, sp, #112	; 0x70
 8000a04:	9801      	ldr	r0, [sp, #4]
 8000a06:	f7ff fd63 	bl	80004d0 <lsm6dsv_read_reg>
  ret += lsm6dsv_read_reg(ctx, LSM6DSV_EMB_FUNC_SRC, (uint8_t *)&emb_func_src, 1);
 8000a0a:	003b      	movs	r3, r7
 8000a0c:	2164      	movs	r1, #100	; 0x64
  ret += lsm6dsv_read_reg(ctx, LSM6DSV_EMB_FUNC_EXEC_STATUS, (uint8_t *)&emb_func_exec_status, 1);
 8000a0e:	1836      	adds	r6, r6, r0
  ret += lsm6dsv_read_reg(ctx, LSM6DSV_EMB_FUNC_SRC, (uint8_t *)&emb_func_src, 1);
 8000a10:	aa1e      	add	r2, sp, #120	; 0x78
 8000a12:	9801      	ldr	r0, [sp, #4]
 8000a14:	f7ff fd5c 	bl	80004d0 <lsm6dsv_read_reg>
  ret += lsm6dsv_mem_bank_set(ctx, LSM6DSV_MAIN_MEM_BANK);
 8000a18:	9900      	ldr	r1, [sp, #0]
  ret += lsm6dsv_read_reg(ctx, LSM6DSV_EMB_FUNC_SRC, (uint8_t *)&emb_func_src, 1);
 8000a1a:	1836      	adds	r6, r6, r0
  ret += lsm6dsv_mem_bank_set(ctx, LSM6DSV_MAIN_MEM_BANK);
 8000a1c:	9801      	ldr	r0, [sp, #4]
 8000a1e:	f7ff fdc0 	bl	80005a2 <lsm6dsv_mem_bank_set>
 8000a22:	1833      	adds	r3, r6, r0
 8000a24:	9300      	str	r3, [sp, #0]
  if (ret != 0) { return ret; }
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d148      	bne.n	8000abc <lsm6dsv_all_sources_get+0x372>

  val->emb_func_stand_by = emb_func_exec_status.emb_func_endop;
  val->emb_func_time_exceed = emb_func_exec_status.emb_func_exec_ovr;
 8000a2a:	ab1c      	add	r3, sp, #112	; 0x70
  val->step_count_inc = emb_func_src.stepcounter_bit_set;
 8000a2c:	7a1a      	ldrb	r2, [r3, #8]
  val->emb_func_time_exceed = emb_func_exec_status.emb_func_exec_ovr;
 8000a2e:	7819      	ldrb	r1, [r3, #0]
  val->step_count_overflow = emb_func_src.step_overflow;
  val->step_on_delta_time = emb_func_src.step_count_delta_ia;

  val->step_detector = emb_func_src.step_detected;
 8000a30:	0696      	lsls	r6, r2, #26
  val->step_count_inc = emb_func_src.stepcounter_bit_set;
 8000a32:	0753      	lsls	r3, r2, #29
 8000a34:	0fdb      	lsrs	r3, r3, #31
  val->step_detector = emb_func_src.step_detected;
 8000a36:	0ff6      	lsrs	r6, r6, #31
 8000a38:	00f6      	lsls	r6, r6, #3
 8000a3a:	011b      	lsls	r3, r3, #4
 8000a3c:	4333      	orrs	r3, r6
  val->step_count_overflow = emb_func_src.step_overflow;
 8000a3e:	0716      	lsls	r6, r2, #28
 8000a40:	0ff6      	lsrs	r6, r6, #31
  val->step_on_delta_time = emb_func_src.step_count_delta_ia;
 8000a42:	06d2      	lsls	r2, r2, #27
  val->step_detector = emb_func_src.step_detected;
 8000a44:	0176      	lsls	r6, r6, #5
  val->step_on_delta_time = emb_func_src.step_count_delta_ia;
 8000a46:	0fd2      	lsrs	r2, r2, #31
  val->emb_func_time_exceed = emb_func_exec_status.emb_func_exec_ovr;
 8000a48:	0848      	lsrs	r0, r1, #1
  val->step_detector = emb_func_src.step_detected;
 8000a4a:	4333      	orrs	r3, r6
 8000a4c:	0192      	lsls	r2, r2, #6
  val->emb_func_stand_by = emb_func_exec_status.emb_func_endop;
 8000a4e:	07c9      	lsls	r1, r1, #31
  val->step_detector = emb_func_src.step_detected;
 8000a50:	4313      	orrs	r3, r2
 8000a52:	0e09      	lsrs	r1, r1, #24
 8000a54:	430b      	orrs	r3, r1
 8000a56:	2107      	movs	r1, #7
 8000a58:	78e2      	ldrb	r2, [r4, #3]

  /* sensor hub */
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_STATUS_MASTER_MAINPAGE, (uint8_t *)&status_shub, 1);
 8000a5a:	ae1f      	add	r6, sp, #124	; 0x7c
  val->step_detector = emb_func_src.step_detected;
 8000a5c:	400a      	ands	r2, r1
 8000a5e:	4313      	orrs	r3, r2
 8000a60:	70e3      	strb	r3, [r4, #3]
  val->emb_func_time_exceed = emb_func_exec_status.emb_func_exec_ovr;
 8000a62:	0003      	movs	r3, r0
 8000a64:	7920      	ldrb	r0, [r4, #4]
 8000a66:	403b      	ands	r3, r7
 8000a68:	43b8      	bics	r0, r7
 8000a6a:	4318      	orrs	r0, r3
 8000a6c:	7120      	strb	r0, [r4, #4]
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_STATUS_MASTER_MAINPAGE, (uint8_t *)&status_shub, 1);
 8000a6e:	003b      	movs	r3, r7
 8000a70:	0032      	movs	r2, r6
 8000a72:	9801      	ldr	r0, [sp, #4]
 8000a74:	3141      	adds	r1, #65	; 0x41
 8000a76:	f7ff fd2b 	bl	80004d0 <lsm6dsv_read_reg>
 8000a7a:	9000      	str	r0, [sp, #0]
  if (ret != 0) { return ret; }
 8000a7c:	2800      	cmp	r0, #0
 8000a7e:	d11d      	bne.n	8000abc <lsm6dsv_all_sources_get+0x372>

  val->sh_endop = status_shub.sens_hub_endop;
  val->sh_wr_once = status_shub.wr_once_done;
 8000a80:	7832      	ldrb	r2, [r6, #0]
  val->sh_slave3_nack = status_shub.slave3_nack;
  val->sh_slave2_nack = status_shub.slave2_nack;
  val->sh_slave1_nack = status_shub.slave1_nack;
  val->sh_slave0_nack = status_shub.slave0_nack;
 8000a82:	0713      	lsls	r3, r2, #28
  val->sh_endop = status_shub.sens_hub_endop;
 8000a84:	07d6      	lsls	r6, r2, #31
  val->sh_slave0_nack = status_shub.slave0_nack;
 8000a86:	0fdb      	lsrs	r3, r3, #31
  val->sh_endop = status_shub.sens_hub_endop;
 8000a88:	0ef6      	lsrs	r6, r6, #27
 8000a8a:	015b      	lsls	r3, r3, #5
 8000a8c:	4333      	orrs	r3, r6
  val->sh_slave1_nack = status_shub.slave1_nack;
 8000a8e:	06d6      	lsls	r6, r2, #27
  val->sh_wr_once = status_shub.wr_once_done;
 8000a90:	09d0      	lsrs	r0, r2, #7
  val->sh_slave3_nack = status_shub.slave3_nack;
 8000a92:	0651      	lsls	r1, r2, #25
  val->sh_slave1_nack = status_shub.slave1_nack;
 8000a94:	0ff6      	lsrs	r6, r6, #31
  val->sh_slave2_nack = status_shub.slave2_nack;
 8000a96:	0692      	lsls	r2, r2, #26
  val->sh_endop = status_shub.sens_hub_endop;
 8000a98:	01b6      	lsls	r6, r6, #6
  val->sh_slave2_nack = status_shub.slave2_nack;
 8000a9a:	0fd2      	lsrs	r2, r2, #31
  val->sh_endop = status_shub.sens_hub_endop;
 8000a9c:	01d2      	lsls	r2, r2, #7
 8000a9e:	4333      	orrs	r3, r6
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	7962      	ldrb	r2, [r4, #5]
  val->sh_slave3_nack = status_shub.slave3_nack;
 8000aa4:	40b8      	lsls	r0, r7
  val->sh_endop = status_shub.sens_hub_endop;
 8000aa6:	402a      	ands	r2, r5
 8000aa8:	4313      	orrs	r3, r2
  val->sh_slave3_nack = status_shub.slave3_nack;
 8000aaa:	2203      	movs	r2, #3
 8000aac:	0fc9      	lsrs	r1, r1, #31
  val->sh_endop = status_shub.sens_hub_endop;
 8000aae:	7163      	strb	r3, [r4, #5]
  val->sh_slave3_nack = status_shub.slave3_nack;
 8000ab0:	79a3      	ldrb	r3, [r4, #6]
 8000ab2:	4301      	orrs	r1, r0
 8000ab4:	4011      	ands	r1, r2
 8000ab6:	4393      	bics	r3, r2
 8000ab8:	4319      	orrs	r1, r3
 8000aba:	71a1      	strb	r1, [r4, #6]

  return ret;
}
 8000abc:	9800      	ldr	r0, [sp, #0]
 8000abe:	b023      	add	sp, #140	; 0x8c
 8000ac0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000ac2 <lsm6dsv_angular_rate_raw_get>:
  * @param  val      Angular rate sensor.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8000ac2:	b513      	push	{r0, r1, r4, lr}
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_OUTX_L_G, &buff[0], 6);
 8000ac4:	2306      	movs	r3, #6
{
 8000ac6:	000c      	movs	r4, r1
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_OUTX_L_G, &buff[0], 6);
 8000ac8:	466a      	mov	r2, sp
 8000aca:	2122      	movs	r1, #34	; 0x22
 8000acc:	f7ff fd00 	bl	80004d0 <lsm6dsv_read_reg>
  if (ret != 0) { return ret; }
 8000ad0:	2800      	cmp	r0, #0
 8000ad2:	d111      	bne.n	8000af8 <lsm6dsv_angular_rate_raw_get+0x36>

  val[0] = (int16_t)buff[1];
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8000ad4:	466b      	mov	r3, sp
 8000ad6:	785a      	ldrb	r2, [r3, #1]
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	0212      	lsls	r2, r2, #8
 8000adc:	189b      	adds	r3, r3, r2
 8000ade:	8023      	strh	r3, [r4, #0]
  val[1] = (int16_t)buff[3];
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8000ae0:	466b      	mov	r3, sp
 8000ae2:	78da      	ldrb	r2, [r3, #3]
 8000ae4:	789b      	ldrb	r3, [r3, #2]
 8000ae6:	0212      	lsls	r2, r2, #8
 8000ae8:	189b      	adds	r3, r3, r2
 8000aea:	8063      	strh	r3, [r4, #2]
  val[2] = (int16_t)buff[5];
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8000aec:	466b      	mov	r3, sp
 8000aee:	795a      	ldrb	r2, [r3, #5]
 8000af0:	791b      	ldrb	r3, [r3, #4]
 8000af2:	0212      	lsls	r2, r2, #8
 8000af4:	189b      	adds	r3, r3, r2
 8000af6:	80a3      	strh	r3, [r4, #4]

  return ret;
}
 8000af8:	bd16      	pop	{r1, r2, r4, pc}

08000afa <lsm6dsv_acceleration_raw_get>:
  * @param  val      Linear acceleration sensor.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8000afa:	b513      	push	{r0, r1, r4, lr}
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_OUTX_L_A, &buff[0], 6);
 8000afc:	2306      	movs	r3, #6
{
 8000afe:	000c      	movs	r4, r1
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_OUTX_L_A, &buff[0], 6);
 8000b00:	466a      	mov	r2, sp
 8000b02:	2128      	movs	r1, #40	; 0x28
 8000b04:	f7ff fce4 	bl	80004d0 <lsm6dsv_read_reg>
  if (ret != 0) { return ret; }
 8000b08:	2800      	cmp	r0, #0
 8000b0a:	d111      	bne.n	8000b30 <lsm6dsv_acceleration_raw_get+0x36>

  val[0] = (int16_t)buff[1];
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8000b0c:	466b      	mov	r3, sp
 8000b0e:	785a      	ldrb	r2, [r3, #1]
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	0212      	lsls	r2, r2, #8
 8000b14:	189b      	adds	r3, r3, r2
 8000b16:	8023      	strh	r3, [r4, #0]
  val[1] = (int16_t)buff[3];
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8000b18:	466b      	mov	r3, sp
 8000b1a:	78da      	ldrb	r2, [r3, #3]
 8000b1c:	789b      	ldrb	r3, [r3, #2]
 8000b1e:	0212      	lsls	r2, r2, #8
 8000b20:	189b      	adds	r3, r3, r2
 8000b22:	8063      	strh	r3, [r4, #2]
  val[2] = (int16_t)buff[5];
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8000b24:	466b      	mov	r3, sp
 8000b26:	795a      	ldrb	r2, [r3, #5]
 8000b28:	791b      	ldrb	r3, [r3, #4]
 8000b2a:	0212      	lsls	r2, r2, #8
 8000b2c:	189b      	adds	r3, r3, r2
 8000b2e:	80a3      	strh	r3, [r4, #4]

  return ret;
}
 8000b30:	bd16      	pop	{r1, r2, r4, pc}

08000b32 <lsm6dsv_filt_settling_mask_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv_filt_settling_mask_set(stmdev_ctx_t *ctx,
                                       lsm6dsv_filt_settling_mask_t val)
{
 8000b32:	b5f0      	push	{r4, r5, r6, r7, lr}
  lsm6dsv_ui_int_ois_t ui_int_ois;
  lsm6dsv_ctrl4_t ctrl4;
  int32_t ret;

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL4, (uint8_t *)&ctrl4, 1);
  ctrl4.drdy_mask = val.drdy;
 8000b34:	2601      	movs	r6, #1
{
 8000b36:	b085      	sub	sp, #20
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL4, (uint8_t *)&ctrl4, 1);
 8000b38:	2301      	movs	r3, #1
{
 8000b3a:	1c0c      	adds	r4, r1, #0
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL4, (uint8_t *)&ctrl4, 1);
 8000b3c:	aa03      	add	r2, sp, #12
 8000b3e:	2113      	movs	r1, #19
{
 8000b40:	0005      	movs	r5, r0
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL4, (uint8_t *)&ctrl4, 1);
 8000b42:	f7ff fcc5 	bl	80004d0 <lsm6dsv_read_reg>
  ctrl4.drdy_mask = val.drdy;
 8000b46:	466b      	mov	r3, sp
 8000b48:	0032      	movs	r2, r6
 8000b4a:	2108      	movs	r1, #8
 8000b4c:	7b1b      	ldrb	r3, [r3, #12]
 8000b4e:	4022      	ands	r2, r4
 8000b50:	00d2      	lsls	r2, r2, #3
 8000b52:	438b      	bics	r3, r1
 8000b54:	4313      	orrs	r3, r2
 8000b56:	466a      	mov	r2, sp
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL4, (uint8_t *)&ctrl4, 1);
 8000b58:	0007      	movs	r7, r0
  ctrl4.drdy_mask = val.drdy;
 8000b5a:	7313      	strb	r3, [r2, #12]
  ret += lsm6dsv_write_reg(ctx, LSM6DSV_CTRL4, (uint8_t *)&ctrl4, 1);
 8000b5c:	0028      	movs	r0, r5
 8000b5e:	0033      	movs	r3, r6
 8000b60:	aa03      	add	r2, sp, #12
 8000b62:	310b      	adds	r1, #11
 8000b64:	f7ff fcb9 	bl	80004da <lsm6dsv_write_reg>
 8000b68:	1838      	adds	r0, r7, r0
  if (ret != 0) { return ret; }
 8000b6a:	2800      	cmp	r0, #0
 8000b6c:	d136      	bne.n	8000bdc <lsm6dsv_filt_settling_mask_set+0xaa>

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_EMB_FUNC_CFG, (uint8_t *)&emb_func_cfg, 1);
 8000b6e:	0033      	movs	r3, r6
 8000b70:	2163      	movs	r1, #99	; 0x63
 8000b72:	aa01      	add	r2, sp, #4
 8000b74:	0028      	movs	r0, r5
 8000b76:	f7ff fcab 	bl	80004d0 <lsm6dsv_read_reg>
  emb_func_cfg.emb_func_irq_mask_xl_settl = val.irq_xl;
  emb_func_cfg.emb_func_irq_mask_g_settl = val.irq_g;
 8000b7a:	0723      	lsls	r3, r4, #28
  emb_func_cfg.emb_func_irq_mask_xl_settl = val.irq_xl;
 8000b7c:	0762      	lsls	r2, r4, #29
  emb_func_cfg.emb_func_irq_mask_g_settl = val.irq_g;
 8000b7e:	0fdb      	lsrs	r3, r3, #31
  emb_func_cfg.emb_func_irq_mask_xl_settl = val.irq_xl;
 8000b80:	0fd2      	lsrs	r2, r2, #31
 8000b82:	0112      	lsls	r2, r2, #4
 8000b84:	015b      	lsls	r3, r3, #5
 8000b86:	4313      	orrs	r3, r2
 8000b88:	466a      	mov	r2, sp
 8000b8a:	2130      	movs	r1, #48	; 0x30
 8000b8c:	7912      	ldrb	r2, [r2, #4]
 8000b8e:	400b      	ands	r3, r1
 8000b90:	438a      	bics	r2, r1
 8000b92:	4313      	orrs	r3, r2
 8000b94:	466a      	mov	r2, sp
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_EMB_FUNC_CFG, (uint8_t *)&emb_func_cfg, 1);
 8000b96:	0007      	movs	r7, r0
  emb_func_cfg.emb_func_irq_mask_xl_settl = val.irq_xl;
 8000b98:	7113      	strb	r3, [r2, #4]
  ret += lsm6dsv_write_reg(ctx, LSM6DSV_EMB_FUNC_CFG, (uint8_t *)&emb_func_cfg, 1);
 8000b9a:	0028      	movs	r0, r5
 8000b9c:	0033      	movs	r3, r6
 8000b9e:	aa01      	add	r2, sp, #4
 8000ba0:	3133      	adds	r1, #51	; 0x33
 8000ba2:	f7ff fc9a 	bl	80004da <lsm6dsv_write_reg>
 8000ba6:	1838      	adds	r0, r7, r0
  if (ret != 0) { return ret; }
 8000ba8:	2800      	cmp	r0, #0
 8000baa:	d117      	bne.n	8000bdc <lsm6dsv_filt_settling_mask_set+0xaa>

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_UI_INT_OIS, (uint8_t *)&ui_int_ois, 1);
 8000bac:	0033      	movs	r3, r6
 8000bae:	216f      	movs	r1, #111	; 0x6f
 8000bb0:	aa02      	add	r2, sp, #8
 8000bb2:	0028      	movs	r0, r5
 8000bb4:	f7ff fc8c 	bl	80004d0 <lsm6dsv_read_reg>
  ui_int_ois.drdy_mask_ois = val.ois_drdy;
 8000bb8:	466b      	mov	r3, sp
 8000bba:	2240      	movs	r2, #64	; 0x40
 8000bbc:	40f4      	lsrs	r4, r6
 8000bbe:	7a1b      	ldrb	r3, [r3, #8]
 8000bc0:	4034      	ands	r4, r6
 8000bc2:	4393      	bics	r3, r2
 8000bc4:	466a      	mov	r2, sp
 8000bc6:	01a4      	lsls	r4, r4, #6
 8000bc8:	4323      	orrs	r3, r4
 8000bca:	7213      	strb	r3, [r2, #8]
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_UI_INT_OIS, (uint8_t *)&ui_int_ois, 1);
 8000bcc:	0007      	movs	r7, r0
  ret += lsm6dsv_write_reg(ctx, LSM6DSV_UI_INT_OIS, (uint8_t *)&ui_int_ois, 1);
 8000bce:	0033      	movs	r3, r6
 8000bd0:	216f      	movs	r1, #111	; 0x6f
 8000bd2:	0028      	movs	r0, r5
 8000bd4:	aa02      	add	r2, sp, #8
 8000bd6:	f7ff fc80 	bl	80004da <lsm6dsv_write_reg>
 8000bda:	1838      	adds	r0, r7, r0

  return ret;
}
 8000bdc:	b005      	add	sp, #20
 8000bde:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000be0 <lsm6dsv_filt_gy_lp1_bandwidth_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv_filt_gy_lp1_bandwidth_set(stmdev_ctx_t *ctx,
                                          lsm6dsv_filt_gy_lp1_bandwidth_t val)
{
 8000be0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  lsm6dsv_ctrl6_t ctrl6;
  int32_t ret;

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL6, (uint8_t *)&ctrl6, 1);
 8000be2:	2301      	movs	r3, #1
{
 8000be4:	000c      	movs	r4, r1
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL6, (uint8_t *)&ctrl6, 1);
 8000be6:	aa01      	add	r2, sp, #4
 8000be8:	2115      	movs	r1, #21
{
 8000bea:	0005      	movs	r5, r0
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL6, (uint8_t *)&ctrl6, 1);
 8000bec:	f7ff fc70 	bl	80004d0 <lsm6dsv_read_reg>
  if (ret == 0)
 8000bf0:	2800      	cmp	r0, #0
 8000bf2:	d10f      	bne.n	8000c14 <lsm6dsv_filt_gy_lp1_bandwidth_set+0x34>
  {
    ctrl6.lpf1_g_bw = (uint8_t)val & 0x0Fu;
 8000bf4:	466a      	mov	r2, sp
 8000bf6:	2307      	movs	r3, #7
 8000bf8:	4023      	ands	r3, r4
 8000bfa:	7914      	ldrb	r4, [r2, #4]
 8000bfc:	2270      	movs	r2, #112	; 0x70
 8000bfe:	011b      	lsls	r3, r3, #4
 8000c00:	4394      	bics	r4, r2
 8000c02:	431c      	orrs	r4, r3
 8000c04:	466b      	mov	r3, sp
    ret = lsm6dsv_write_reg(ctx, LSM6DSV_CTRL6, (uint8_t *)&ctrl6, 1);
 8000c06:	2115      	movs	r1, #21
    ctrl6.lpf1_g_bw = (uint8_t)val & 0x0Fu;
 8000c08:	711c      	strb	r4, [r3, #4]
    ret = lsm6dsv_write_reg(ctx, LSM6DSV_CTRL6, (uint8_t *)&ctrl6, 1);
 8000c0a:	0028      	movs	r0, r5
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	aa01      	add	r2, sp, #4
 8000c10:	f7ff fc63 	bl	80004da <lsm6dsv_write_reg>
  }

  return ret;
}
 8000c14:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

08000c16 <lsm6dsv_filt_gy_lp1_set>:
  * @param  val      It enables gyroscope digital LPF1 filter. If the OIS chain is disabled, the bandwidth can be selected through LPF1_G_BW.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv_filt_gy_lp1_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8000c16:	b537      	push	{r0, r1, r2, r4, r5, lr}
  lsm6dsv_ctrl7_t ctrl7;
  int32_t ret;

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL7, (uint8_t *)&ctrl7, 1);
 8000c18:	2301      	movs	r3, #1
{
 8000c1a:	000d      	movs	r5, r1
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL7, (uint8_t *)&ctrl7, 1);
 8000c1c:	aa01      	add	r2, sp, #4
 8000c1e:	2116      	movs	r1, #22
{
 8000c20:	0004      	movs	r4, r0
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL7, (uint8_t *)&ctrl7, 1);
 8000c22:	f7ff fc55 	bl	80004d0 <lsm6dsv_read_reg>
  if (ret == 0)
 8000c26:	2800      	cmp	r0, #0
 8000c28:	d10b      	bne.n	8000c42 <lsm6dsv_filt_gy_lp1_set+0x2c>
  {
    ctrl7.lpf1_g_en = val;
 8000c2a:	466a      	mov	r2, sp
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	7911      	ldrb	r1, [r2, #4]
 8000c30:	401d      	ands	r5, r3
 8000c32:	4399      	bics	r1, r3
 8000c34:	4329      	orrs	r1, r5
 8000c36:	7111      	strb	r1, [r2, #4]
    ret = lsm6dsv_write_reg(ctx, LSM6DSV_CTRL7, (uint8_t *)&ctrl7, 1);
 8000c38:	0020      	movs	r0, r4
 8000c3a:	2116      	movs	r1, #22
 8000c3c:	aa01      	add	r2, sp, #4
 8000c3e:	f7ff fc4c 	bl	80004da <lsm6dsv_write_reg>
  }

  return ret;
}
 8000c42:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

08000c44 <lsm6dsv_filt_xl_lp2_bandwidth_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv_filt_xl_lp2_bandwidth_set(stmdev_ctx_t *ctx,
                                          lsm6dsv_filt_xl_lp2_bandwidth_t val)
{
 8000c44:	b537      	push	{r0, r1, r2, r4, r5, lr}
  lsm6dsv_ctrl8_t ctrl8;
  int32_t ret;

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL8, (uint8_t *)&ctrl8, 1);
 8000c46:	2301      	movs	r3, #1
{
 8000c48:	000d      	movs	r5, r1
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL8, (uint8_t *)&ctrl8, 1);
 8000c4a:	aa01      	add	r2, sp, #4
 8000c4c:	2117      	movs	r1, #23
{
 8000c4e:	0004      	movs	r4, r0
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL8, (uint8_t *)&ctrl8, 1);
 8000c50:	f7ff fc3e 	bl	80004d0 <lsm6dsv_read_reg>
  if (ret == 0)
 8000c54:	2800      	cmp	r0, #0
 8000c56:	d10d      	bne.n	8000c74 <lsm6dsv_filt_xl_lp2_bandwidth_set+0x30>
  {
    ctrl8.hp_lpf2_xl_bw = (uint8_t)val & 0x07U;
 8000c58:	466b      	mov	r3, sp
 8000c5a:	7919      	ldrb	r1, [r3, #4]
 8000c5c:	231f      	movs	r3, #31
 8000c5e:	4019      	ands	r1, r3
 8000c60:	466b      	mov	r3, sp
 8000c62:	016d      	lsls	r5, r5, #5
 8000c64:	4329      	orrs	r1, r5
 8000c66:	7119      	strb	r1, [r3, #4]
    ret = lsm6dsv_write_reg(ctx, LSM6DSV_CTRL8, (uint8_t *)&ctrl8, 1);
 8000c68:	0020      	movs	r0, r4
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	2117      	movs	r1, #23
 8000c6e:	aa01      	add	r2, sp, #4
 8000c70:	f7ff fc33 	bl	80004da <lsm6dsv_write_reg>
  }

  return ret;
}
 8000c74:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

08000c76 <lsm6dsv_filt_xl_lp2_set>:
  * @param  val      Enable accelerometer LPS2 (Low Pass Filter 2) filtering stage.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv_filt_xl_lp2_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8000c76:	b537      	push	{r0, r1, r2, r4, r5, lr}
  lsm6dsv_ctrl9_t ctrl9;
  int32_t ret;

  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL9, (uint8_t *)&ctrl9, 1);
 8000c78:	2301      	movs	r3, #1
{
 8000c7a:	000c      	movs	r4, r1
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL9, (uint8_t *)&ctrl9, 1);
 8000c7c:	aa01      	add	r2, sp, #4
 8000c7e:	2118      	movs	r1, #24
{
 8000c80:	0005      	movs	r5, r0
  ret = lsm6dsv_read_reg(ctx, LSM6DSV_CTRL9, (uint8_t *)&ctrl9, 1);
 8000c82:	f7ff fc25 	bl	80004d0 <lsm6dsv_read_reg>
  if (ret == 0)
 8000c86:	2800      	cmp	r0, #0
 8000c88:	d10e      	bne.n	8000ca8 <lsm6dsv_filt_xl_lp2_set+0x32>
  {
    ctrl9.lpf2_xl_en = val;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	4669      	mov	r1, sp
 8000c8e:	401c      	ands	r4, r3
 8000c90:	00e2      	lsls	r2, r4, #3
 8000c92:	790c      	ldrb	r4, [r1, #4]
 8000c94:	2108      	movs	r1, #8
 8000c96:	438c      	bics	r4, r1
 8000c98:	4314      	orrs	r4, r2
 8000c9a:	466a      	mov	r2, sp
    ret = lsm6dsv_write_reg(ctx, LSM6DSV_CTRL9, (uint8_t *)&ctrl9, 1);
 8000c9c:	0028      	movs	r0, r5
    ctrl9.lpf2_xl_en = val;
 8000c9e:	7114      	strb	r4, [r2, #4]
    ret = lsm6dsv_write_reg(ctx, LSM6DSV_CTRL9, (uint8_t *)&ctrl9, 1);
 8000ca0:	3110      	adds	r1, #16
 8000ca2:	aa01      	add	r2, sp, #4
 8000ca4:	f7ff fc19 	bl	80004da <lsm6dsv_write_reg>
  }

  return ret;
}
 8000ca8:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

08000caa <platform_delay>:
 * @brief  platform specific delay (platform dependent)
 *
 * @param  ms        delay in ms
 *
 */
static void platform_delay(uint32_t ms) {
 8000caa:	b510      	push	{r4, lr}
    HAL_Delay(ms);
 8000cac:	f000 fbc4 	bl	8001438 <HAL_Delay>
}
 8000cb0:	bd10      	pop	{r4, pc}
	...

08000cb4 <platform_write>:
static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len) {
 8000cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    spi_status = HAL_SPI_Transmit(handle, &reg, 1, 1000);
 8000cb6:	26fa      	movs	r6, #250	; 0xfa
static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len) {
 8000cb8:	0004      	movs	r4, r0
 8000cba:	b085      	sub	sp, #20
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 0);
 8000cbc:	4d0f      	ldr	r5, [pc, #60]	; (8000cfc <platform_write+0x48>)
static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len) {
 8000cbe:	9302      	str	r3, [sp, #8]
 8000cc0:	ab02      	add	r3, sp, #8
 8000cc2:	1ddf      	adds	r7, r3, #7
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 0);
 8000cc4:	0028      	movs	r0, r5
static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len) {
 8000cc6:	9201      	str	r2, [sp, #4]
 8000cc8:	71d9      	strb	r1, [r3, #7]
    spi_status = HAL_SPI_Transmit(handle, &reg, 1, 1000);
 8000cca:	00b6      	lsls	r6, r6, #2
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 0);
 8000ccc:	2200      	movs	r2, #0
 8000cce:	2102      	movs	r1, #2
 8000cd0:	f000 fdd6 	bl	8001880 <HAL_GPIO_WritePin>
    spi_status = HAL_SPI_Transmit(handle, &reg, 1, 1000);
 8000cd4:	0033      	movs	r3, r6
 8000cd6:	0039      	movs	r1, r7
 8000cd8:	2201      	movs	r2, #1
 8000cda:	0020      	movs	r0, r4
 8000cdc:	f001 fb2b 	bl	8002336 <HAL_SPI_Transmit>
    spi_status = HAL_SPI_Transmit(handle, (uint8_t *)bufp, len, 1000);
 8000ce0:	0033      	movs	r3, r6
 8000ce2:	9a02      	ldr	r2, [sp, #8]
 8000ce4:	9901      	ldr	r1, [sp, #4]
 8000ce6:	0020      	movs	r0, r4
 8000ce8:	f001 fb25 	bl	8002336 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 1);
 8000cec:	0028      	movs	r0, r5
 8000cee:	2201      	movs	r2, #1
 8000cf0:	2102      	movs	r1, #2
 8000cf2:	f000 fdc5 	bl	8001880 <HAL_GPIO_WritePin>
}
 8000cf6:	2000      	movs	r0, #0
 8000cf8:	b005      	add	sp, #20
 8000cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cfc:	50000400 	.word	0x50000400

08000d00 <platform_read>:
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len) {
 8000d00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d02:	b085      	sub	sp, #20
 8000d04:	9302      	str	r3, [sp, #8]
 8000d06:	ab02      	add	r3, sp, #8
 8000d08:	1ddf      	adds	r7, r3, #7
    reg |= 0x80;
 8000d0a:	2380      	movs	r3, #128	; 0x80
    spi_status = HAL_SPI_Transmit(handle, &reg, 1, 1000);
 8000d0c:	26fa      	movs	r6, #250	; 0xfa
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len) {
 8000d0e:	0004      	movs	r4, r0
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8000d10:	4d0f      	ldr	r5, [pc, #60]	; (8000d50 <platform_read+0x50>)
    reg |= 0x80;
 8000d12:	425b      	negs	r3, r3
 8000d14:	430b      	orrs	r3, r1
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8000d16:	0028      	movs	r0, r5
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len) {
 8000d18:	9201      	str	r2, [sp, #4]
    spi_status = HAL_SPI_Transmit(handle, &reg, 1, 1000);
 8000d1a:	00b6      	lsls	r6, r6, #2
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	2102      	movs	r1, #2
    reg |= 0x80;
 8000d20:	703b      	strb	r3, [r7, #0]
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8000d22:	f000 fdad 	bl	8001880 <HAL_GPIO_WritePin>
    spi_status = HAL_SPI_Transmit(handle, &reg, 1, 1000);
 8000d26:	0033      	movs	r3, r6
 8000d28:	0039      	movs	r1, r7
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	0020      	movs	r0, r4
 8000d2e:	f001 fb02 	bl	8002336 <HAL_SPI_Transmit>
    spi_status = HAL_SPI_Receive(handle, bufp, len, 1000);
 8000d32:	0033      	movs	r3, r6
 8000d34:	9a02      	ldr	r2, [sp, #8]
 8000d36:	9901      	ldr	r1, [sp, #4]
 8000d38:	0020      	movs	r0, r4
 8000d3a:	f001 fcbf 	bl	80026bc <HAL_SPI_Receive>
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8000d3e:	0028      	movs	r0, r5
 8000d40:	2201      	movs	r2, #1
 8000d42:	2102      	movs	r1, #2
 8000d44:	f000 fd9c 	bl	8001880 <HAL_GPIO_WritePin>
}
 8000d48:	2000      	movs	r0, #0
 8000d4a:	b005      	add	sp, #20
 8000d4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d4e:	46c0      	nop			; (mov r8, r8)
 8000d50:	50000400 	.word	0x50000400

08000d54 <SystemClock_Config>:
void SystemClock_Config(void) {
 8000d54:	b530      	push	{r4, r5, lr}
 8000d56:	b099      	sub	sp, #100	; 0x64
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d58:	2220      	movs	r2, #32
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	a80c      	add	r0, sp, #48	; 0x30
 8000d5e:	f002 fce5 	bl	800372c <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d62:	2214      	movs	r2, #20
 8000d64:	2100      	movs	r1, #0
 8000d66:	4668      	mov	r0, sp
 8000d68:	f002 fce0 	bl	800372c <memset>
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d6c:	2218      	movs	r2, #24
 8000d6e:	2100      	movs	r1, #0
 8000d70:	a805      	add	r0, sp, #20
 8000d72:	f002 fcdb 	bl	800372c <memset>
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d76:	491c      	ldr	r1, [pc, #112]	; (8000de8 <SystemClock_Config+0x94>)
 8000d78:	4b1c      	ldr	r3, [pc, #112]	; (8000dec <SystemClock_Config+0x98>)
 8000d7a:	680a      	ldr	r2, [r1, #0]
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d7c:	2402      	movs	r4, #2
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d7e:	401a      	ands	r2, r3
 8000d80:	2380      	movs	r3, #128	; 0x80
 8000d82:	011b      	lsls	r3, r3, #4
 8000d84:	4313      	orrs	r3, r2
 8000d86:	600b      	str	r3, [r1, #0]
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d88:	2310      	movs	r3, #16
 8000d8a:	930f      	str	r3, [sp, #60]	; 0x3c
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	9315      	str	r3, [sp, #84]	; 0x54
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000d90:	2380      	movs	r3, #128	; 0x80
 8000d92:	02db      	lsls	r3, r3, #11
 8000d94:	9316      	str	r3, [sp, #88]	; 0x58
    RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000d96:	2380      	movs	r3, #128	; 0x80
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d98:	2501      	movs	r5, #1
    RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000d9a:	03db      	lsls	r3, r3, #15
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000d9c:	a80b      	add	r0, sp, #44	; 0x2c
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d9e:	940b      	str	r4, [sp, #44]	; 0x2c
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000da0:	950e      	str	r5, [sp, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000da2:	9414      	str	r4, [sp, #80]	; 0x50
    RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000da4:	9317      	str	r3, [sp, #92]	; 0x5c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000da6:	f000 fdb9 	bl	800191c <HAL_RCC_OscConfig>
 8000daa:	2800      	cmp	r0, #0
 8000dac:	d001      	beq.n	8000db2 <SystemClock_Config+0x5e>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dae:	b672      	cpsid	i
 */
void Error_Handler(void) {
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 8000db0:	e7fe      	b.n	8000db0 <SystemClock_Config+0x5c>
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000db2:	230f      	movs	r3, #15
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000db4:	9002      	str	r0, [sp, #8]
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000db6:	9300      	str	r3, [sp, #0]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000db8:	9003      	str	r0, [sp, #12]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dba:	3b0c      	subs	r3, #12
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dbc:	9004      	str	r0, [sp, #16]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8000dbe:	0029      	movs	r1, r5
 8000dc0:	4668      	mov	r0, sp
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dc2:	9301      	str	r3, [sp, #4]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8000dc4:	f000 fff8 	bl	8001db8 <HAL_RCC_ClockConfig>
 8000dc8:	2800      	cmp	r0, #0
 8000dca:	d001      	beq.n	8000dd0 <SystemClock_Config+0x7c>
 8000dcc:	b672      	cpsid	i
    while (1) {
 8000dce:	e7fe      	b.n	8000dce <SystemClock_Config+0x7a>
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8000dd0:	2304      	movs	r3, #4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000dd2:	a805      	add	r0, sp, #20
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000dd4:	9405      	str	r4, [sp, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8000dd6:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000dd8:	f001 f8dc 	bl	8001f94 <HAL_RCCEx_PeriphCLKConfig>
 8000ddc:	2800      	cmp	r0, #0
 8000dde:	d001      	beq.n	8000de4 <SystemClock_Config+0x90>
 8000de0:	b672      	cpsid	i
    while (1) {
 8000de2:	e7fe      	b.n	8000de2 <SystemClock_Config+0x8e>
}
 8000de4:	b019      	add	sp, #100	; 0x64
 8000de6:	bd30      	pop	{r4, r5, pc}
 8000de8:	40007000 	.word	0x40007000
 8000dec:	ffffe7ff 	.word	0xffffe7ff

08000df0 <main>:
int main(void) {
 8000df0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000df2:	b08f      	sub	sp, #60	; 0x3c
    HAL_Init();
 8000df4:	f000 fafa 	bl	80013ec <HAL_Init>
    SystemClock_Config();
 8000df8:	f7ff ffac 	bl	8000d54 <SystemClock_Config>
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dfc:	2214      	movs	r2, #20
 8000dfe:	2100      	movs	r1, #0
 8000e00:	a809      	add	r0, sp, #36	; 0x24
 8000e02:	f002 fc93 	bl	800372c <memset>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e06:	2204      	movs	r2, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e08:	2601      	movs	r6, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e0a:	2702      	movs	r7, #2
    HAL_GPIO_WritePin(UART_DE_GPIO_Port, UART_DE_Pin, GPIO_PIN_RESET);
 8000e0c:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e0e:	4cb6      	ldr	r4, [pc, #728]	; (80010e8 <main+0x2f8>)
    HAL_GPIO_WritePin(UART_DE_GPIO_Port, UART_DE_Pin, GPIO_PIN_RESET);
 8000e10:	48b6      	ldr	r0, [pc, #728]	; (80010ec <main+0x2fc>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e12:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    HAL_GPIO_WritePin(UART_DE_GPIO_Port, UART_DE_Pin, GPIO_PIN_RESET);
 8000e14:	01c9      	lsls	r1, r1, #7
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e16:	4313      	orrs	r3, r2
 8000e18:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000e1a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1c:	2500      	movs	r5, #0
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e1e:	4013      	ands	r3, r2
 8000e20:	9304      	str	r3, [sp, #16]
 8000e22:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e24:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    HAL_GPIO_WritePin(UART_DE_GPIO_Port, UART_DE_Pin, GPIO_PIN_RESET);
 8000e26:	2200      	movs	r2, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e28:	4333      	orrs	r3, r6
 8000e2a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000e2c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000e2e:	4033      	ands	r3, r6
 8000e30:	9305      	str	r3, [sp, #20]
 8000e32:	9b05      	ldr	r3, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e34:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000e36:	433b      	orrs	r3, r7
 8000e38:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000e3a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000e3c:	403b      	ands	r3, r7
 8000e3e:	9306      	str	r3, [sp, #24]
 8000e40:	9b06      	ldr	r3, [sp, #24]
    HAL_GPIO_WritePin(UART_DE_GPIO_Port, UART_DE_Pin, GPIO_PIN_RESET);
 8000e42:	f000 fd1d 	bl	8001880 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8000e46:	20a0      	movs	r0, #160	; 0xa0
 8000e48:	2200      	movs	r2, #0
 8000e4a:	0031      	movs	r1, r6
 8000e4c:	05c0      	lsls	r0, r0, #23
 8000e4e:	f000 fd17 	bl	8001880 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8000e52:	2200      	movs	r2, #0
 8000e54:	0039      	movs	r1, r7
 8000e56:	48a6      	ldr	r0, [pc, #664]	; (80010f0 <main+0x300>)
 8000e58:	f000 fd12 	bl	8001880 <HAL_GPIO_WritePin>
    GPIO_InitStruct.Pin = UART_DE_Pin;
 8000e5c:	2380      	movs	r3, #128	; 0x80
    HAL_GPIO_Init(UART_DE_GPIO_Port, &GPIO_InitStruct);
 8000e5e:	48a3      	ldr	r0, [pc, #652]	; (80010ec <main+0x2fc>)
    GPIO_InitStruct.Pin = UART_DE_Pin;
 8000e60:	01db      	lsls	r3, r3, #7
    HAL_GPIO_Init(UART_DE_GPIO_Port, &GPIO_InitStruct);
 8000e62:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Pin = UART_DE_Pin;
 8000e64:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e66:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e68:	950b      	str	r5, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e6a:	950c      	str	r5, [sp, #48]	; 0x30
    HAL_GPIO_Init(UART_DE_GPIO_Port, &GPIO_InitStruct);
 8000e6c:	f000 fc5a 	bl	8001724 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e70:	20a0      	movs	r0, #160	; 0xa0
 8000e72:	a909      	add	r1, sp, #36	; 0x24
 8000e74:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e76:	9609      	str	r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e78:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7a:	950b      	str	r5, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e7c:	950c      	str	r5, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e7e:	f000 fc51 	bl	8001724 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e82:	20a0      	movs	r0, #160	; 0xa0
    GPIO_InitStruct.Pin = INT1_Pin | INT2_Pin;
 8000e84:	4b9b      	ldr	r3, [pc, #620]	; (80010f4 <main+0x304>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e86:	a909      	add	r1, sp, #36	; 0x24
 8000e88:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = INT1_Pin | INT2_Pin;
 8000e8a:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e8c:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8e:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e90:	f000 fc48 	bl	8001724 <HAL_GPIO_Init>
    HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8000e94:	4896      	ldr	r0, [pc, #600]	; (80010f0 <main+0x300>)
 8000e96:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Pin = SPI_CS_Pin;
 8000e98:	9709      	str	r7, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e9a:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9c:	950b      	str	r5, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9e:	950c      	str	r5, [sp, #48]	; 0x30
    HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8000ea0:	f000 fc40 	bl	8001724 <HAL_GPIO_Init>
    __HAL_RCC_DMA1_CLK_ENABLE();
 8000ea4:	6b23      	ldr	r3, [r4, #48]	; 0x30
    HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000ea6:	002a      	movs	r2, r5
    __HAL_RCC_DMA1_CLK_ENABLE();
 8000ea8:	4333      	orrs	r3, r6
 8000eaa:	6323      	str	r3, [r4, #48]	; 0x30
 8000eac:	6b23      	ldr	r3, [r4, #48]	; 0x30
    HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000eae:	0029      	movs	r1, r5
    __HAL_RCC_DMA1_CLK_ENABLE();
 8000eb0:	4033      	ands	r3, r6
    HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000eb2:	200a      	movs	r0, #10
    __HAL_RCC_DMA1_CLK_ENABLE();
 8000eb4:	9303      	str	r3, [sp, #12]
 8000eb6:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000eb8:	f000 fad0 	bl	800145c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000ebc:	200a      	movs	r0, #10
 8000ebe:	f000 faf7 	bl	80014b0 <HAL_NVIC_EnableIRQ>
    huart2.Instance = USART2;
 8000ec2:	4c8d      	ldr	r4, [pc, #564]	; (80010f8 <main+0x308>)
 8000ec4:	4b8d      	ldr	r3, [pc, #564]	; (80010fc <main+0x30c>)
    if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000ec6:	0020      	movs	r0, r4
    huart2.Instance = USART2;
 8000ec8:	6023      	str	r3, [r4, #0]
    huart2.Init.BaudRate = 1000000;
 8000eca:	4b8d      	ldr	r3, [pc, #564]	; (8001100 <main+0x310>)
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ecc:	60a5      	str	r5, [r4, #8]
    huart2.Init.BaudRate = 1000000;
 8000ece:	6063      	str	r3, [r4, #4]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8000ed0:	230c      	movs	r3, #12
    huart2.Init.StopBits = UART_STOPBITS_1;
 8000ed2:	60e5      	str	r5, [r4, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8000ed4:	6125      	str	r5, [r4, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8000ed6:	6163      	str	r3, [r4, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ed8:	61a5      	str	r5, [r4, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000eda:	61e5      	str	r5, [r4, #28]
    huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000edc:	6225      	str	r5, [r4, #32]
    huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ede:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000ee0:	f002 fade 	bl	80034a0 <HAL_UART_Init>
 8000ee4:	42a8      	cmp	r0, r5
 8000ee6:	d001      	beq.n	8000eec <main+0xfc>
 8000ee8:	b672      	cpsid	i
    while (1) {
 8000eea:	e7fe      	b.n	8000eea <main+0xfa>
    hspi1.Instance = SPI1;
 8000eec:	4d85      	ldr	r5, [pc, #532]	; (8001104 <main+0x314>)
 8000eee:	4b86      	ldr	r3, [pc, #536]	; (8001108 <main+0x318>)
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ef0:	60a8      	str	r0, [r5, #8]
    hspi1.Instance = SPI1;
 8000ef2:	602b      	str	r3, [r5, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ef4:	2382      	movs	r3, #130	; 0x82
 8000ef6:	005b      	lsls	r3, r3, #1
 8000ef8:	606b      	str	r3, [r5, #4]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 8000efa:	33fc      	adds	r3, #252	; 0xfc
 8000efc:	61ab      	str	r3, [r5, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000efe:	3be1      	subs	r3, #225	; 0xe1
 8000f00:	3bff      	subs	r3, #255	; 0xff
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f02:	60e8      	str	r0, [r5, #12]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000f04:	61eb      	str	r3, [r5, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f06:	6228      	str	r0, [r5, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f08:	6268      	str	r0, [r5, #36]	; 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f0a:	62a8      	str	r0, [r5, #40]	; 0x28
    hspi1.Init.CRCPolynomial = 7;
 8000f0c:	3b19      	subs	r3, #25
    if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8000f0e:	0028      	movs	r0, r5
    hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000f10:	612f      	str	r7, [r5, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000f12:	616e      	str	r6, [r5, #20]
    hspi1.Init.CRCPolynomial = 7;
 8000f14:	62eb      	str	r3, [r5, #44]	; 0x2c
    if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8000f16:	f001 f9b3 	bl	8002280 <HAL_SPI_Init>
 8000f1a:	9001      	str	r0, [sp, #4]
 8000f1c:	2800      	cmp	r0, #0
 8000f1e:	d001      	beq.n	8000f24 <main+0x134>
 8000f20:	b672      	cpsid	i
    while (1) {
 8000f22:	e7fe      	b.n	8000f22 <main+0x132>
    HAL_GPIO_WritePin(UART_DE_GPIO_Port, UART_DE_Pin, 0);
 8000f24:	2180      	movs	r1, #128	; 0x80
 8000f26:	9a01      	ldr	r2, [sp, #4]
 8000f28:	4870      	ldr	r0, [pc, #448]	; (80010ec <main+0x2fc>)
 8000f2a:	01c9      	lsls	r1, r1, #7
 8000f2c:	f000 fca8 	bl	8001880 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 1); // CS high also means IMU deselected from SPI and I2c activated
 8000f30:	0032      	movs	r2, r6
 8000f32:	0039      	movs	r1, r7
 8000f34:	486e      	ldr	r0, [pc, #440]	; (80010f0 <main+0x300>)
 8000f36:	f000 fca3 	bl	8001880 <HAL_GPIO_WritePin>
    HAL_MultiProcessor_Init(&huart2, UART_ADDR, UART_WAKEUPMETHOD_ADDRESSMARK);
 8000f3a:	2280      	movs	r2, #128	; 0x80
 8000f3c:	2106      	movs	r1, #6
 8000f3e:	0112      	lsls	r2, r2, #4
 8000f40:	0020      	movs	r0, r4
 8000f42:	f002 fadf 	bl	8003504 <HAL_MultiProcessor_Init>
    HAL_MultiProcessorEx_AddressLength_Set(&huart2, UART_ADDRESS_DETECT_4B);
 8000f46:	9901      	ldr	r1, [sp, #4]
 8000f48:	0020      	movs	r0, r4
 8000f4a:	f002 fba6 	bl	800369a <HAL_MultiProcessorEx_AddressLength_Set>
    HAL_MultiProcessor_EnableMuteMode(&huart2);
 8000f4e:	0020      	movs	r0, r4
 8000f50:	f002 fb1e 	bl	8003590 <HAL_MultiProcessor_EnableMuteMode>
    HAL_MultiProcessor_EnterMuteMode(&huart2);
 8000f54:	0020      	movs	r0, r4
 8000f56:	f002 f817 	bl	8002f88 <HAL_MultiProcessor_EnterMuteMode>
    HAL_UARTEx_ReceiveToIdle_IT(&huart2, uart_RX, UART_RX_SIZE);
 8000f5a:	496c      	ldr	r1, [pc, #432]	; (800110c <main+0x31c>)
 8000f5c:	2203      	movs	r2, #3
 8000f5e:	0020      	movs	r0, r4
 8000f60:	f002 fbb3 	bl	80036ca <HAL_UARTEx_ReceiveToIdle_IT>
    dev_ctx.write_reg = platform_write;
 8000f64:	4b6a      	ldr	r3, [pc, #424]	; (8001110 <main+0x320>)
    HAL_Delay(100);
 8000f66:	2064      	movs	r0, #100	; 0x64
    dev_ctx.write_reg = platform_write;
 8000f68:	9309      	str	r3, [sp, #36]	; 0x24
    dev_ctx.read_reg = platform_read;
 8000f6a:	4b6a      	ldr	r3, [pc, #424]	; (8001114 <main+0x324>)
    dev_ctx.handle = &SENSOR_BUS;
 8000f6c:	950c      	str	r5, [sp, #48]	; 0x30
    dev_ctx.read_reg = platform_read;
 8000f6e:	930a      	str	r3, [sp, #40]	; 0x28
    dev_ctx.mdelay = platform_delay;
 8000f70:	4b69      	ldr	r3, [pc, #420]	; (8001118 <main+0x328>)
 8000f72:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_Delay(100);
 8000f74:	f000 fa60 	bl	8001438 <HAL_Delay>
    HAL_Delay(ms);
 8000f78:	200a      	movs	r0, #10
 8000f7a:	f000 fa5d 	bl	8001438 <HAL_Delay>
    lsm6dsv_device_id_get(&dev_ctx, &whoamI);
 8000f7e:	4d67      	ldr	r5, [pc, #412]	; (800111c <main+0x32c>)
 8000f80:	a809      	add	r0, sp, #36	; 0x24
 8000f82:	0029      	movs	r1, r5
 8000f84:	f7ff fb2a 	bl	80005dc <lsm6dsv_device_id_get>
    while (whoamI != LSM6DSV_ID) {
 8000f88:	782b      	ldrb	r3, [r5, #0]
 8000f8a:	2b70      	cmp	r3, #112	; 0x70
 8000f8c:	d000      	beq.n	8000f90 <main+0x1a0>
 8000f8e:	e0a0      	b.n	80010d2 <main+0x2e2>
    lsm6dsv_reset_set(&dev_ctx, LSM6DSV_RESTORE_CTRL_REGS);
 8000f90:	2104      	movs	r1, #4
 8000f92:	a809      	add	r0, sp, #36	; 0x24
 8000f94:	f7ff faa6 	bl	80004e4 <lsm6dsv_reset_set>
        lsm6dsv_reset_get(&dev_ctx, &rst);
 8000f98:	ab02      	add	r3, sp, #8
 8000f9a:	1cdd      	adds	r5, r3, #3
 8000f9c:	0029      	movs	r1, r5
 8000f9e:	a809      	add	r0, sp, #36	; 0x24
 8000fa0:	f7ff fad6 	bl	8000550 <lsm6dsv_reset_get>
    } while (rst != LSM6DSV_READY);
 8000fa4:	782d      	ldrb	r5, [r5, #0]
 8000fa6:	2d00      	cmp	r5, #0
 8000fa8:	d1f6      	bne.n	8000f98 <main+0x1a8>
    lsm6dsv_block_data_update_set(&dev_ctx, PROPERTY_ENABLE);
 8000faa:	2101      	movs	r1, #1
 8000fac:	a809      	add	r0, sp, #36	; 0x24
 8000fae:	f7ff fb82 	bl	80006b6 <lsm6dsv_block_data_update_set>
    lsm6dsv_xl_data_rate_set(&dev_ctx, LSM6DSV_ODR_AT_120Hz);
 8000fb2:	2106      	movs	r1, #6
 8000fb4:	a809      	add	r0, sp, #36	; 0x24
 8000fb6:	f7ff fb18 	bl	80005ea <lsm6dsv_xl_data_rate_set>
    lsm6dsv_gy_data_rate_set(&dev_ctx, LSM6DSV_ODR_AT_120Hz);
 8000fba:	2106      	movs	r1, #6
 8000fbc:	a809      	add	r0, sp, #36	; 0x24
 8000fbe:	f7ff fb47 	bl	8000650 <lsm6dsv_gy_data_rate_set>
    lsm6dsv_xl_full_scale_set(&dev_ctx, LSM6DSV_2g);
 8000fc2:	0029      	movs	r1, r5
 8000fc4:	a809      	add	r0, sp, #36	; 0x24
 8000fc6:	f7ff fba8 	bl	800071a <lsm6dsv_xl_full_scale_set>
    lsm6dsv_gy_full_scale_set(&dev_ctx, LSM6DSV_2000dps);
 8000fca:	2104      	movs	r1, #4
 8000fcc:	a809      	add	r0, sp, #36	; 0x24
 8000fce:	f7ff fb8c 	bl	80006ea <lsm6dsv_gy_full_scale_set>
    filt_settling_mask.drdy = PROPERTY_ENABLE;
 8000fd2:	210d      	movs	r1, #13
 8000fd4:	4a52      	ldr	r2, [pc, #328]	; (8001120 <main+0x330>)
    lsm6dsv_filt_settling_mask_set(&dev_ctx, filt_settling_mask);
 8000fd6:	a809      	add	r0, sp, #36	; 0x24
    filt_settling_mask.drdy = PROPERTY_ENABLE;
 8000fd8:	7813      	ldrb	r3, [r2, #0]
        if (all_sources.drdy_xl) {
 8000fda:	2601      	movs	r6, #1
    filt_settling_mask.drdy = PROPERTY_ENABLE;
 8000fdc:	438b      	bics	r3, r1
 8000fde:	4319      	orrs	r1, r3
 8000fe0:	7011      	strb	r1, [r2, #0]
    lsm6dsv_filt_settling_mask_set(&dev_ctx, filt_settling_mask);
 8000fe2:	f7ff fda6 	bl	8000b32 <lsm6dsv_filt_settling_mask_set>
    lsm6dsv_filt_gy_lp1_set(&dev_ctx, PROPERTY_ENABLE);
 8000fe6:	2101      	movs	r1, #1
 8000fe8:	a809      	add	r0, sp, #36	; 0x24
 8000fea:	f7ff fe14 	bl	8000c16 <lsm6dsv_filt_gy_lp1_set>
    lsm6dsv_filt_gy_lp1_bandwidth_set(&dev_ctx, LSM6DSV_GY_STRONG);
 8000fee:	2104      	movs	r1, #4
 8000ff0:	a809      	add	r0, sp, #36	; 0x24
 8000ff2:	f7ff fdf5 	bl	8000be0 <lsm6dsv_filt_gy_lp1_bandwidth_set>
    lsm6dsv_filt_xl_lp2_set(&dev_ctx, PROPERTY_ENABLE);
 8000ff6:	2101      	movs	r1, #1
 8000ff8:	a809      	add	r0, sp, #36	; 0x24
 8000ffa:	f7ff fe3c 	bl	8000c76 <lsm6dsv_filt_xl_lp2_set>
    lsm6dsv_filt_xl_lp2_bandwidth_set(&dev_ctx, LSM6DSV_XL_STRONG);
 8000ffe:	2104      	movs	r1, #4
 8001000:	a809      	add	r0, sp, #36	; 0x24
 8001002:	f7ff fe1f 	bl	8000c44 <lsm6dsv_filt_xl_lp2_bandwidth_set>
        lsm6dsv_all_sources_get(&dev_ctx, &all_sources);
 8001006:	a907      	add	r1, sp, #28
 8001008:	a809      	add	r0, sp, #36	; 0x24
 800100a:	f7ff fb9e 	bl	800074a <lsm6dsv_all_sources_get>
        if (all_sources.drdy_xl) {
 800100e:	ab02      	add	r3, sp, #8
 8001010:	7d1b      	ldrb	r3, [r3, #20]
 8001012:	4233      	tst	r3, r6
 8001014:	d009      	beq.n	800102a <main+0x23a>
            memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 8001016:	4d43      	ldr	r5, [pc, #268]	; (8001124 <main+0x334>)
 8001018:	2100      	movs	r1, #0
 800101a:	2206      	movs	r2, #6
 800101c:	0028      	movs	r0, r5
 800101e:	f002 fb85 	bl	800372c <memset>
            lsm6dsv_acceleration_raw_get(&dev_ctx, data_raw_acceleration);
 8001022:	0029      	movs	r1, r5
 8001024:	a809      	add	r0, sp, #36	; 0x24
 8001026:	f7ff fd68 	bl	8000afa <lsm6dsv_acceleration_raw_get>
        if (all_sources.drdy_gy) {
 800102a:	ab02      	add	r3, sp, #8
 800102c:	7d1b      	ldrb	r3, [r3, #20]
 800102e:	079b      	lsls	r3, r3, #30
 8001030:	d509      	bpl.n	8001046 <main+0x256>
            memset(data_raw_angular_rate, 0x00, 3 * sizeof(int16_t));
 8001032:	4d3d      	ldr	r5, [pc, #244]	; (8001128 <main+0x338>)
 8001034:	2100      	movs	r1, #0
 8001036:	2206      	movs	r2, #6
 8001038:	0028      	movs	r0, r5
 800103a:	f002 fb77 	bl	800372c <memset>
            lsm6dsv_angular_rate_raw_get(&dev_ctx, data_raw_angular_rate);
 800103e:	0029      	movs	r1, r5
 8001040:	a809      	add	r0, sp, #36	; 0x24
 8001042:	f7ff fd3e 	bl	8000ac2 <lsm6dsv_angular_rate_raw_get>
        if (uart_received_flag) {
 8001046:	4b39      	ldr	r3, [pc, #228]	; (800112c <main+0x33c>)
 8001048:	781a      	ldrb	r2, [r3, #0]
 800104a:	2a00      	cmp	r2, #0
 800104c:	d049      	beq.n	80010e2 <main+0x2f2>
            uart_received_flag = 0;
 800104e:	2700      	movs	r7, #0
            uart_TX[0] = (uint8_t)(data_raw_acceleration[0] >> (7)) & 0b01111111;
 8001050:	4934      	ldr	r1, [pc, #208]	; (8001124 <main+0x334>)
            uart_received_flag = 0;
 8001052:	701f      	strb	r7, [r3, #0]
            uart_TX[0] = (uint8_t)(data_raw_acceleration[0] >> (7)) & 0b01111111;
 8001054:	2300      	movs	r3, #0
 8001056:	5eca      	ldrsh	r2, [r1, r3]
 8001058:	237f      	movs	r3, #127	; 0x7f
 800105a:	4d35      	ldr	r5, [pc, #212]	; (8001130 <main+0x340>)
 800105c:	11d0      	asrs	r0, r2, #7
 800105e:	4018      	ands	r0, r3
            uart_TX[1] = (uint8_t)(data_raw_acceleration[0] >> (0)) & 0b01111111;
 8001060:	401a      	ands	r2, r3
            uart_TX[0] = (uint8_t)(data_raw_acceleration[0] >> (7)) & 0b01111111;
 8001062:	7028      	strb	r0, [r5, #0]
            uart_TX[1] = (uint8_t)(data_raw_acceleration[0] >> (0)) & 0b01111111;
 8001064:	706a      	strb	r2, [r5, #1]
            uart_TX[2] = (uint8_t)(data_raw_acceleration[1] >> (7)) & 0b01111111;
 8001066:	2002      	movs	r0, #2
 8001068:	5e0a      	ldrsh	r2, [r1, r0]
 800106a:	11d0      	asrs	r0, r2, #7
 800106c:	4018      	ands	r0, r3
            uart_TX[3] = (uint8_t)(data_raw_acceleration[1] >> (0)) & 0b01111111;
 800106e:	401a      	ands	r2, r3
            uart_TX[2] = (uint8_t)(data_raw_acceleration[1] >> (7)) & 0b01111111;
 8001070:	70a8      	strb	r0, [r5, #2]
            uart_TX[3] = (uint8_t)(data_raw_acceleration[1] >> (0)) & 0b01111111;
 8001072:	70ea      	strb	r2, [r5, #3]
            uart_TX[4] = (uint8_t)(data_raw_acceleration[2] >> (7)) & 0b01111111;
 8001074:	2204      	movs	r2, #4
 8001076:	5e8a      	ldrsh	r2, [r1, r2]
 8001078:	11d1      	asrs	r1, r2, #7
 800107a:	4019      	ands	r1, r3
 800107c:	7129      	strb	r1, [r5, #4]
            uart_TX[6] = (uint8_t)(data_raw_angular_rate[0] >> (7)) & 0b01111111;
 800107e:	492a      	ldr	r1, [pc, #168]	; (8001128 <main+0x338>)
            uart_TX[5] = (uint8_t)(data_raw_acceleration[2] >> (0)) & 0b01111111;
 8001080:	401a      	ands	r2, r3
 8001082:	716a      	strb	r2, [r5, #5]
            uart_TX[6] = (uint8_t)(data_raw_angular_rate[0] >> (7)) & 0b01111111;
 8001084:	2000      	movs	r0, #0
 8001086:	5e0a      	ldrsh	r2, [r1, r0]
 8001088:	11d0      	asrs	r0, r2, #7
 800108a:	4018      	ands	r0, r3
            uart_TX[7] = (uint8_t)(data_raw_angular_rate[0] >> (0)) & 0b01111111;
 800108c:	401a      	ands	r2, r3
            uart_TX[6] = (uint8_t)(data_raw_angular_rate[0] >> (7)) & 0b01111111;
 800108e:	71a8      	strb	r0, [r5, #6]
            uart_TX[7] = (uint8_t)(data_raw_angular_rate[0] >> (0)) & 0b01111111;
 8001090:	71ea      	strb	r2, [r5, #7]
            uart_TX[8] = (uint8_t)(data_raw_angular_rate[1] >> (7)) & 0b01111111;
 8001092:	2002      	movs	r0, #2
 8001094:	5e0a      	ldrsh	r2, [r1, r0]
 8001096:	11d0      	asrs	r0, r2, #7
 8001098:	4018      	ands	r0, r3
            uart_TX[9] = (uint8_t)(data_raw_angular_rate[1] >> (0)) & 0b01111111;
 800109a:	401a      	ands	r2, r3
            uart_TX[8] = (uint8_t)(data_raw_angular_rate[1] >> (7)) & 0b01111111;
 800109c:	7228      	strb	r0, [r5, #8]
            uart_TX[9] = (uint8_t)(data_raw_angular_rate[1] >> (0)) & 0b01111111;
 800109e:	726a      	strb	r2, [r5, #9]
            uart_TX[10] = (uint8_t)(data_raw_angular_rate[2] >> (7)) & 0b01111111;
 80010a0:	2204      	movs	r2, #4
 80010a2:	5e8a      	ldrsh	r2, [r1, r2]
            HAL_GPIO_WritePin(UART_DE_GPIO_Port, UART_DE_Pin, 1); // enable TX
 80010a4:	4811      	ldr	r0, [pc, #68]	; (80010ec <main+0x2fc>)
            uart_TX[10] = (uint8_t)(data_raw_angular_rate[2] >> (7)) & 0b01111111;
 80010a6:	11d1      	asrs	r1, r2, #7
 80010a8:	4019      	ands	r1, r3
 80010aa:	72a9      	strb	r1, [r5, #10]
            HAL_GPIO_WritePin(UART_DE_GPIO_Port, UART_DE_Pin, 1); // enable TX
 80010ac:	2180      	movs	r1, #128	; 0x80
            uart_TX[11] = (uint8_t)(data_raw_angular_rate[2] >> (0)) & 0b01111111;
 80010ae:	401a      	ands	r2, r3
 80010b0:	72ea      	strb	r2, [r5, #11]
            HAL_GPIO_WritePin(UART_DE_GPIO_Port, UART_DE_Pin, 1); // enable TX
 80010b2:	01c9      	lsls	r1, r1, #7
 80010b4:	0032      	movs	r2, r6
 80010b6:	f000 fbe3 	bl	8001880 <HAL_GPIO_WritePin>
            HAL_UART_Transmit_DMA(&huart2, uart_TX, 12);
 80010ba:	220c      	movs	r2, #12
 80010bc:	0029      	movs	r1, r5
 80010be:	0020      	movs	r0, r4
 80010c0:	f001 fc62 	bl	8002988 <HAL_UART_Transmit_DMA>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 0);
 80010c4:	003a      	movs	r2, r7
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
 80010c6:	20a0      	movs	r0, #160	; 0xa0
 80010c8:	0031      	movs	r1, r6
 80010ca:	05c0      	lsls	r0, r0, #23
 80010cc:	f000 fbd8 	bl	8001880 <HAL_GPIO_WritePin>
 80010d0:	e799      	b.n	8001006 <main+0x216>
        lsm6dsv_device_id_get(&dev_ctx, &whoamI);
 80010d2:	0029      	movs	r1, r5
 80010d4:	a809      	add	r0, sp, #36	; 0x24
 80010d6:	f7ff fa81 	bl	80005dc <lsm6dsv_device_id_get>
        HAL_Delay(10);
 80010da:	200a      	movs	r0, #10
 80010dc:	f000 f9ac 	bl	8001438 <HAL_Delay>
 80010e0:	e752      	b.n	8000f88 <main+0x198>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
 80010e2:	0032      	movs	r2, r6
 80010e4:	e7ef      	b.n	80010c6 <main+0x2d6>
 80010e6:	46c0      	nop			; (mov r8, r8)
 80010e8:	40021000 	.word	0x40021000
 80010ec:	50000800 	.word	0x50000800
 80010f0:	50000400 	.word	0x50000400
 80010f4:	00000202 	.word	0x00000202
 80010f8:	200000d8 	.word	0x200000d8
 80010fc:	40004400 	.word	0x40004400
 8001100:	000f4240 	.word	0x000f4240
 8001104:	20000080 	.word	0x20000080
 8001108:	40013000 	.word	0x40013000
 800110c:	20000160 	.word	0x20000160
 8001110:	08000cb5 	.word	0x08000cb5
 8001114:	08000d01 	.word	0x08000d01
 8001118:	08000cab 	.word	0x08000cab
 800111c:	20000170 	.word	0x20000170
 8001120:	20000034 	.word	0x20000034
 8001124:	20000028 	.word	0x20000028
 8001128:	2000002e 	.word	0x2000002e
 800112c:	2000016f 	.word	0x2000016f
 8001130:	20000163 	.word	0x20000163

08001134 <HAL_UARTEx_RxEventCallback>:
    uart_received_flag = 1; // commutation loop will read and clear
 8001134:	2201      	movs	r2, #1
 8001136:	4b01      	ldr	r3, [pc, #4]	; (800113c <HAL_UARTEx_RxEventCallback+0x8>)
 8001138:	701a      	strb	r2, [r3, #0]
}
 800113a:	4770      	bx	lr
 800113c:	2000016f 	.word	0x2000016f

08001140 <HAL_UART_TxCpltCallback>:
    HAL_GPIO_WritePin(UART_DE_GPIO_Port, UART_DE_Pin, 0); // set RX
 8001140:	2180      	movs	r1, #128	; 0x80
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001142:	b510      	push	{r4, lr}
    HAL_GPIO_WritePin(UART_DE_GPIO_Port, UART_DE_Pin, 0); // set RX
 8001144:	2200      	movs	r2, #0
 8001146:	4805      	ldr	r0, [pc, #20]	; (800115c <HAL_UART_TxCpltCallback+0x1c>)
 8001148:	01c9      	lsls	r1, r1, #7
 800114a:	f000 fb99 	bl	8001880 <HAL_GPIO_WritePin>
    HAL_UARTEx_ReceiveToIdle_IT(&huart2, uart_RX, UART_RX_SIZE);
 800114e:	2203      	movs	r2, #3
 8001150:	4903      	ldr	r1, [pc, #12]	; (8001160 <HAL_UART_TxCpltCallback+0x20>)
 8001152:	4804      	ldr	r0, [pc, #16]	; (8001164 <HAL_UART_TxCpltCallback+0x24>)
 8001154:	f002 fab9 	bl	80036ca <HAL_UARTEx_ReceiveToIdle_IT>
}
 8001158:	bd10      	pop	{r4, pc}
 800115a:	46c0      	nop			; (mov r8, r8)
 800115c:	50000800 	.word	0x50000800
 8001160:	20000160 	.word	0x20000160
 8001164:	200000d8 	.word	0x200000d8

08001168 <HAL_UART_ErrorCallback>:
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) { // shouldn't happen but just in case of overrun, restart RX
 8001168:	b530      	push	{r4, r5, lr}
    while (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_RXNE)) {
 800116a:	2520      	movs	r5, #32
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) { // shouldn't happen but just in case of overrun, restart RX
 800116c:	b087      	sub	sp, #28
    while (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_RXNE)) {
 800116e:	4c0d      	ldr	r4, [pc, #52]	; (80011a4 <HAL_UART_ErrorCallback+0x3c>)
 8001170:	6823      	ldr	r3, [r4, #0]
 8001172:	69db      	ldr	r3, [r3, #28]
 8001174:	001a      	movs	r2, r3
 8001176:	402a      	ands	r2, r5
 8001178:	422b      	tst	r3, r5
 800117a:	d10b      	bne.n	8001194 <HAL_UART_ErrorCallback+0x2c>
    HAL_GPIO_WritePin(UART_DE_GPIO_Port, UART_DE_Pin, 0); // set RX
 800117c:	2180      	movs	r1, #128	; 0x80
 800117e:	480a      	ldr	r0, [pc, #40]	; (80011a8 <HAL_UART_ErrorCallback+0x40>)
 8001180:	01c9      	lsls	r1, r1, #7
 8001182:	f000 fb7d 	bl	8001880 <HAL_GPIO_WritePin>
    HAL_UARTEx_ReceiveToIdle_IT(&huart2, uart_RX, UART_RX_SIZE);
 8001186:	2203      	movs	r2, #3
 8001188:	0020      	movs	r0, r4
 800118a:	4908      	ldr	r1, [pc, #32]	; (80011ac <HAL_UART_ErrorCallback+0x44>)
 800118c:	f002 fa9d 	bl	80036ca <HAL_UARTEx_ReceiveToIdle_IT>
}
 8001190:	b007      	add	sp, #28
 8001192:	bd30      	pop	{r4, r5, pc}
        HAL_UART_Receive(&huart2, temp_buffer, 1, 1);
 8001194:	2301      	movs	r3, #1
 8001196:	0020      	movs	r0, r4
 8001198:	001a      	movs	r2, r3
 800119a:	a901      	add	r1, sp, #4
 800119c:	f002 f89e 	bl	80032dc <HAL_UART_Receive>
 80011a0:	e7e5      	b.n	800116e <HAL_UART_ErrorCallback+0x6>
 80011a2:	46c0      	nop			; (mov r8, r8)
 80011a4:	200000d8 	.word	0x200000d8
 80011a8:	50000800 	.word	0x50000800
 80011ac:	20000160 	.word	0x20000160

080011b0 <Error_Handler>:
 80011b0:	b672      	cpsid	i
    while (1) {
 80011b2:	e7fe      	b.n	80011b2 <Error_Handler+0x2>

080011b4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011b4:	2201      	movs	r2, #1
 80011b6:	4b05      	ldr	r3, [pc, #20]	; (80011cc <HAL_MspInit+0x18>)
 80011b8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80011ba:	430a      	orrs	r2, r1
 80011bc:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80011be:	2280      	movs	r2, #128	; 0x80
 80011c0:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80011c2:	0552      	lsls	r2, r2, #21
 80011c4:	430a      	orrs	r2, r1
 80011c6:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011c8:	4770      	bx	lr
 80011ca:	46c0      	nop			; (mov r8, r8)
 80011cc:	40021000 	.word	0x40021000

080011d0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80011d0:	b510      	push	{r4, lr}
 80011d2:	0004      	movs	r4, r0
 80011d4:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d6:	2214      	movs	r2, #20
 80011d8:	2100      	movs	r1, #0
 80011da:	a801      	add	r0, sp, #4
 80011dc:	f002 faa6 	bl	800372c <memset>
  if(hspi->Instance==SPI1)
 80011e0:	4b13      	ldr	r3, [pc, #76]	; (8001230 <HAL_SPI_MspInit+0x60>)
 80011e2:	6822      	ldr	r2, [r4, #0]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d120      	bne.n	800122a <HAL_SPI_MspInit+0x5a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011e8:	2280      	movs	r2, #128	; 0x80
 80011ea:	4b12      	ldr	r3, [pc, #72]	; (8001234 <HAL_SPI_MspInit+0x64>)
 80011ec:	0152      	lsls	r2, r2, #5
 80011ee:	6b59      	ldr	r1, [r3, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f0:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011f2:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f4:	2101      	movs	r1, #1
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011f6:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011fa:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fc:	430a      	orrs	r2, r1
 80011fe:	62da      	str	r2, [r3, #44]	; 0x2c
 8001200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001202:	400b      	ands	r3, r1
 8001204:	9300      	str	r3, [sp, #0]
 8001206:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001208:	23e0      	movs	r3, #224	; 0xe0
 800120a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800120c:	3bde      	subs	r3, #222	; 0xde
 800120e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001210:	185b      	adds	r3, r3, r1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001212:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001214:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001216:	f000 fa85 	bl	8001724 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800121a:	2200      	movs	r2, #0
 800121c:	2019      	movs	r0, #25
 800121e:	0011      	movs	r1, r2
 8001220:	f000 f91c 	bl	800145c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001224:	2019      	movs	r0, #25
 8001226:	f000 f943 	bl	80014b0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800122a:	b006      	add	sp, #24
 800122c:	bd10      	pop	{r4, pc}
 800122e:	46c0      	nop			; (mov r8, r8)
 8001230:	40013000 	.word	0x40013000
 8001234:	40021000 	.word	0x40021000

08001238 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001238:	b530      	push	{r4, r5, lr}
 800123a:	0005      	movs	r5, r0
 800123c:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123e:	2214      	movs	r2, #20
 8001240:	2100      	movs	r1, #0
 8001242:	a801      	add	r0, sp, #4
 8001244:	f002 fa72 	bl	800372c <memset>
  if(huart->Instance==USART2)
 8001248:	4b1f      	ldr	r3, [pc, #124]	; (80012c8 <HAL_UART_MspInit+0x90>)
 800124a:	682a      	ldr	r2, [r5, #0]
 800124c:	429a      	cmp	r2, r3
 800124e:	d138      	bne.n	80012c2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001250:	2280      	movs	r2, #128	; 0x80
 8001252:	4b1e      	ldr	r3, [pc, #120]	; (80012cc <HAL_UART_MspInit+0x94>)
 8001254:	0292      	lsls	r2, r2, #10
 8001256:	6b99      	ldr	r1, [r3, #56]	; 0x38
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001258:	481d      	ldr	r0, [pc, #116]	; (80012d0 <HAL_UART_MspInit+0x98>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800125a:	430a      	orrs	r2, r1
 800125c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800125e:	2202      	movs	r2, #2
 8001260:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001262:	4311      	orrs	r1, r2
 8001264:	62d9      	str	r1, [r3, #44]	; 0x2c
 8001266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001268:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800126a:	4013      	ands	r3, r2
 800126c:	9300      	str	r3, [sp, #0]
 800126e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001270:	23c0      	movs	r3, #192	; 0xc0
 8001272:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001274:	3bbf      	subs	r3, #191	; 0xbf
 8001276:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001278:	189b      	adds	r3, r3, r2
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127a:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800127c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800127e:	f000 fa51 	bl	8001724 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8001282:	4c14      	ldr	r4, [pc, #80]	; (80012d4 <HAL_UART_MspInit+0x9c>)
 8001284:	4b14      	ldr	r3, [pc, #80]	; (80012d8 <HAL_UART_MspInit+0xa0>)
    hdma_usart2_tx.Init.Request = DMA_REQUEST_4;
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001286:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8001288:	6023      	str	r3, [r4, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_4;
 800128a:	2304      	movs	r3, #4
 800128c:	6063      	str	r3, [r4, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800128e:	330c      	adds	r3, #12
 8001290:	60a3      	str	r3, [r4, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001292:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001294:	0020      	movs	r0, r4
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001296:	60e3      	str	r3, [r4, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001298:	6122      	str	r2, [r4, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800129a:	6163      	str	r3, [r4, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800129c:	61a3      	str	r3, [r4, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800129e:	61e3      	str	r3, [r4, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80012a0:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80012a2:	f000 f92b 	bl	80014fc <HAL_DMA_Init>
 80012a6:	2800      	cmp	r0, #0
 80012a8:	d001      	beq.n	80012ae <HAL_UART_MspInit+0x76>
    {
      Error_Handler();
 80012aa:	f7ff ff81 	bl	80011b0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80012ae:	2200      	movs	r2, #0
 80012b0:	201c      	movs	r0, #28
 80012b2:	0011      	movs	r1, r2
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80012b4:	672c      	str	r4, [r5, #112]	; 0x70
 80012b6:	62a5      	str	r5, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80012b8:	f000 f8d0 	bl	800145c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80012bc:	201c      	movs	r0, #28
 80012be:	f000 f8f7 	bl	80014b0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80012c2:	b007      	add	sp, #28
 80012c4:	bd30      	pop	{r4, r5, pc}
 80012c6:	46c0      	nop			; (mov r8, r8)
 80012c8:	40004400 	.word	0x40004400
 80012cc:	40021000 	.word	0x40021000
 80012d0:	50000400 	.word	0x50000400
 80012d4:	20000038 	.word	0x20000038
 80012d8:	4002001c 	.word	0x4002001c

080012dc <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012dc:	e7fe      	b.n	80012dc <NMI_Handler>

080012de <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012de:	e7fe      	b.n	80012de <HardFault_Handler>

080012e0 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80012e0:	4770      	bx	lr

080012e2 <PendSV_Handler>:
 80012e2:	4770      	bx	lr

080012e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012e4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012e6:	f000 f895 	bl	8001414 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012ea:	bd10      	pop	{r4, pc}

080012ec <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80012ec:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80012ee:	4802      	ldr	r0, [pc, #8]	; (80012f8 <DMA1_Channel2_3_IRQHandler+0xc>)
 80012f0:	f000 f9cd 	bl	800168e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80012f4:	bd10      	pop	{r4, pc}
 80012f6:	46c0      	nop			; (mov r8, r8)
 80012f8:	20000038 	.word	0x20000038

080012fc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80012fc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80012fe:	4802      	ldr	r0, [pc, #8]	; (8001308 <SPI1_IRQHandler+0xc>)
 8001300:	f001 fa88 	bl	8002814 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001304:	bd10      	pop	{r4, pc}
 8001306:	46c0      	nop			; (mov r8, r8)
 8001308:	20000080 	.word	0x20000080

0800130c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800130c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800130e:	4802      	ldr	r0, [pc, #8]	; (8001318 <USART2_IRQHandler+0xc>)
 8001310:	f001 fbf8 	bl	8002b04 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001314:	bd10      	pop	{r4, pc}
 8001316:	46c0      	nop			; (mov r8, r8)
 8001318:	200000d8 	.word	0x200000d8

0800131c <SystemInit>:
{
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800131c:	4770      	bx	lr
	...

08001320 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001320:	4813      	ldr	r0, [pc, #76]	; (8001370 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001322:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001324:	f7ff fffa 	bl	800131c <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8001328:	4812      	ldr	r0, [pc, #72]	; (8001374 <LoopForever+0x6>)
    LDR R1, [R0]
 800132a:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 800132c:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800132e:	4a12      	ldr	r2, [pc, #72]	; (8001378 <LoopForever+0xa>)
    CMP R1, R2
 8001330:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8001332:	d105      	bne.n	8001340 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8001334:	4811      	ldr	r0, [pc, #68]	; (800137c <LoopForever+0xe>)
    LDR R1,=0x00000001
 8001336:	4912      	ldr	r1, [pc, #72]	; (8001380 <LoopForever+0x12>)
    STR R1, [R0]
 8001338:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 800133a:	4812      	ldr	r0, [pc, #72]	; (8001384 <LoopForever+0x16>)
    LDR R1,=0x00000000
 800133c:	4912      	ldr	r1, [pc, #72]	; (8001388 <LoopForever+0x1a>)
    STR R1, [R0]
 800133e:	6001      	str	r1, [r0, #0]

08001340 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001340:	4812      	ldr	r0, [pc, #72]	; (800138c <LoopForever+0x1e>)
  ldr r1, =_edata
 8001342:	4913      	ldr	r1, [pc, #76]	; (8001390 <LoopForever+0x22>)
  ldr r2, =_sidata
 8001344:	4a13      	ldr	r2, [pc, #76]	; (8001394 <LoopForever+0x26>)
  movs r3, #0
 8001346:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001348:	e002      	b.n	8001350 <LoopCopyDataInit>

0800134a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800134a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800134c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800134e:	3304      	adds	r3, #4

08001350 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001350:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001352:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001354:	d3f9      	bcc.n	800134a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001356:	4a10      	ldr	r2, [pc, #64]	; (8001398 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001358:	4c10      	ldr	r4, [pc, #64]	; (800139c <LoopForever+0x2e>)
  movs r3, #0
 800135a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800135c:	e001      	b.n	8001362 <LoopFillZerobss>

0800135e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800135e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001360:	3204      	adds	r2, #4

08001362 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001362:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001364:	d3fb      	bcc.n	800135e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001366:	f002 f9e9 	bl	800373c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800136a:	f7ff fd41 	bl	8000df0 <main>

0800136e <LoopForever>:

LoopForever:
    b LoopForever
 800136e:	e7fe      	b.n	800136e <LoopForever>
   ldr   r0, =_estack
 8001370:	20000800 	.word	0x20000800
    LDR R0,=0x00000004
 8001374:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8001378:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 800137c:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8001380:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8001384:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8001388:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 800138c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001390:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001394:	080037dc 	.word	0x080037dc
  ldr r2, =_sbss
 8001398:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800139c:	20000178 	.word	0x20000178

080013a0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013a0:	e7fe      	b.n	80013a0 <ADC1_COMP_IRQHandler>
	...

080013a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013a4:	b570      	push	{r4, r5, r6, lr}
 80013a6:	0005      	movs	r5, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013a8:	20fa      	movs	r0, #250	; 0xfa
 80013aa:	4b0d      	ldr	r3, [pc, #52]	; (80013e0 <HAL_InitTick+0x3c>)
 80013ac:	0080      	lsls	r0, r0, #2
 80013ae:	7819      	ldrb	r1, [r3, #0]
 80013b0:	f7fe febe 	bl	8000130 <__udivsi3>
 80013b4:	4c0b      	ldr	r4, [pc, #44]	; (80013e4 <HAL_InitTick+0x40>)
 80013b6:	0001      	movs	r1, r0
 80013b8:	6820      	ldr	r0, [r4, #0]
 80013ba:	f7fe feb9 	bl	8000130 <__udivsi3>
 80013be:	f000 f883 	bl	80014c8 <HAL_SYSTICK_Config>
 80013c2:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 80013c4:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013c6:	2c00      	cmp	r4, #0
 80013c8:	d109      	bne.n	80013de <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ca:	2d03      	cmp	r5, #3
 80013cc:	d807      	bhi.n	80013de <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013ce:	3802      	subs	r0, #2
 80013d0:	0022      	movs	r2, r4
 80013d2:	0029      	movs	r1, r5
 80013d4:	f000 f842 	bl	800145c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013d8:	0020      	movs	r0, r4
 80013da:	4b03      	ldr	r3, [pc, #12]	; (80013e8 <HAL_InitTick+0x44>)
 80013dc:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80013de:	bd70      	pop	{r4, r5, r6, pc}
 80013e0:	20000004 	.word	0x20000004
 80013e4:	20000000 	.word	0x20000000
 80013e8:	20000008 	.word	0x20000008

080013ec <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80013ec:	2340      	movs	r3, #64	; 0x40
 80013ee:	4a08      	ldr	r2, [pc, #32]	; (8001410 <HAL_Init+0x24>)
{
 80013f0:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80013f2:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013f4:	2003      	movs	r0, #3
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80013f6:	430b      	orrs	r3, r1
 80013f8:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013fa:	f7ff ffd3 	bl	80013a4 <HAL_InitTick>
 80013fe:	1e04      	subs	r4, r0, #0
 8001400:	d103      	bne.n	800140a <HAL_Init+0x1e>
    HAL_MspInit();
 8001402:	f7ff fed7 	bl	80011b4 <HAL_MspInit>
}
 8001406:	0020      	movs	r0, r4
 8001408:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800140a:	2401      	movs	r4, #1
 800140c:	e7fb      	b.n	8001406 <HAL_Init+0x1a>
 800140e:	46c0      	nop			; (mov r8, r8)
 8001410:	40022000 	.word	0x40022000

08001414 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001414:	4a03      	ldr	r2, [pc, #12]	; (8001424 <HAL_IncTick+0x10>)
 8001416:	4b04      	ldr	r3, [pc, #16]	; (8001428 <HAL_IncTick+0x14>)
 8001418:	6811      	ldr	r1, [r2, #0]
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	185b      	adds	r3, r3, r1
 800141e:	6013      	str	r3, [r2, #0]
}
 8001420:	4770      	bx	lr
 8001422:	46c0      	nop			; (mov r8, r8)
 8001424:	20000174 	.word	0x20000174
 8001428:	20000004 	.word	0x20000004

0800142c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800142c:	4b01      	ldr	r3, [pc, #4]	; (8001434 <HAL_GetTick+0x8>)
 800142e:	6818      	ldr	r0, [r3, #0]
}
 8001430:	4770      	bx	lr
 8001432:	46c0      	nop			; (mov r8, r8)
 8001434:	20000174 	.word	0x20000174

08001438 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001438:	b570      	push	{r4, r5, r6, lr}
 800143a:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800143c:	f7ff fff6 	bl	800142c <HAL_GetTick>
 8001440:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001442:	1c63      	adds	r3, r4, #1
 8001444:	d002      	beq.n	800144c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8001446:	4b04      	ldr	r3, [pc, #16]	; (8001458 <HAL_Delay+0x20>)
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800144c:	f7ff ffee 	bl	800142c <HAL_GetTick>
 8001450:	1b40      	subs	r0, r0, r5
 8001452:	42a0      	cmp	r0, r4
 8001454:	d3fa      	bcc.n	800144c <HAL_Delay+0x14>
  {
  }
}
 8001456:	bd70      	pop	{r4, r5, r6, pc}
 8001458:	20000004 	.word	0x20000004

0800145c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800145c:	b530      	push	{r4, r5, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800145e:	25ff      	movs	r5, #255	; 0xff
 8001460:	2403      	movs	r4, #3
 8001462:	002a      	movs	r2, r5
 8001464:	4004      	ands	r4, r0
 8001466:	00e4      	lsls	r4, r4, #3
 8001468:	40a2      	lsls	r2, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800146a:	0189      	lsls	r1, r1, #6
 800146c:	4029      	ands	r1, r5
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800146e:	43d2      	mvns	r2, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001470:	40a1      	lsls	r1, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001472:	b2c3      	uxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
 8001474:	2800      	cmp	r0, #0
 8001476:	db0a      	blt.n	800148e <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001478:	24c0      	movs	r4, #192	; 0xc0
 800147a:	4b0b      	ldr	r3, [pc, #44]	; (80014a8 <HAL_NVIC_SetPriority+0x4c>)
 800147c:	0880      	lsrs	r0, r0, #2
 800147e:	0080      	lsls	r0, r0, #2
 8001480:	18c0      	adds	r0, r0, r3
 8001482:	00a4      	lsls	r4, r4, #2
 8001484:	5903      	ldr	r3, [r0, r4]
 8001486:	4013      	ands	r3, r2
 8001488:	430b      	orrs	r3, r1
 800148a:	5103      	str	r3, [r0, r4]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 800148c:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800148e:	200f      	movs	r0, #15
 8001490:	4003      	ands	r3, r0
 8001492:	3b08      	subs	r3, #8
 8001494:	4805      	ldr	r0, [pc, #20]	; (80014ac <HAL_NVIC_SetPriority+0x50>)
 8001496:	089b      	lsrs	r3, r3, #2
 8001498:	009b      	lsls	r3, r3, #2
 800149a:	181b      	adds	r3, r3, r0
 800149c:	69d8      	ldr	r0, [r3, #28]
 800149e:	4002      	ands	r2, r0
 80014a0:	430a      	orrs	r2, r1
 80014a2:	61da      	str	r2, [r3, #28]
 80014a4:	e7f2      	b.n	800148c <HAL_NVIC_SetPriority+0x30>
 80014a6:	46c0      	nop			; (mov r8, r8)
 80014a8:	e000e100 	.word	0xe000e100
 80014ac:	e000ed00 	.word	0xe000ed00

080014b0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80014b0:	2800      	cmp	r0, #0
 80014b2:	db05      	blt.n	80014c0 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014b4:	231f      	movs	r3, #31
 80014b6:	4018      	ands	r0, r3
 80014b8:	3b1e      	subs	r3, #30
 80014ba:	4083      	lsls	r3, r0
 80014bc:	4a01      	ldr	r2, [pc, #4]	; (80014c4 <HAL_NVIC_EnableIRQ+0x14>)
 80014be:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80014c0:	4770      	bx	lr
 80014c2:	46c0      	nop			; (mov r8, r8)
 80014c4:	e000e100 	.word	0xe000e100

080014c8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014c8:	2280      	movs	r2, #128	; 0x80
 80014ca:	1e43      	subs	r3, r0, #1
 80014cc:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 80014ce:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d20d      	bcs.n	80014f0 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014d4:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014d6:	4a07      	ldr	r2, [pc, #28]	; (80014f4 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014d8:	4807      	ldr	r0, [pc, #28]	; (80014f8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014da:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014dc:	6a03      	ldr	r3, [r0, #32]
 80014de:	0609      	lsls	r1, r1, #24
 80014e0:	021b      	lsls	r3, r3, #8
 80014e2:	0a1b      	lsrs	r3, r3, #8
 80014e4:	430b      	orrs	r3, r1
 80014e6:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014e8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014ea:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014ec:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014ee:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80014f0:	4770      	bx	lr
 80014f2:	46c0      	nop			; (mov r8, r8)
 80014f4:	e000e010 	.word	0xe000e010
 80014f8:	e000ed00 	.word	0xe000ed00

080014fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80014fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014fe:	0004      	movs	r4, r0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8001500:	2001      	movs	r0, #1
  if(hdma == NULL)
 8001502:	2c00      	cmp	r4, #0
 8001504:	d035      	beq.n	8001572 <HAL_DMA_Init+0x76>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001506:	6825      	ldr	r5, [r4, #0]
 8001508:	4b1a      	ldr	r3, [pc, #104]	; (8001574 <HAL_DMA_Init+0x78>)
 800150a:	2114      	movs	r1, #20
 800150c:	18e8      	adds	r0, r5, r3
 800150e:	f7fe fe0f 	bl	8000130 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8001512:	4b19      	ldr	r3, [pc, #100]	; (8001578 <HAL_DMA_Init+0x7c>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001514:	0080      	lsls	r0, r0, #2
  hdma->DmaBaseAddress = DMA1;
 8001516:	6423      	str	r3, [r4, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001518:	2302      	movs	r3, #2
 800151a:	1da2      	adds	r2, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800151c:	6460      	str	r0, [r4, #68]	; 0x44
  hdma->State = HAL_DMA_STATE_BUSY;
 800151e:	77d3      	strb	r3, [r2, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001520:	682e      	ldr	r6, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001522:	4b16      	ldr	r3, [pc, #88]	; (800157c <HAL_DMA_Init+0x80>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001524:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001526:	401e      	ands	r6, r3
  tmp |=  hdma->Init.Direction        |
 8001528:	68e3      	ldr	r3, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800152a:	6927      	ldr	r7, [r4, #16]
  tmp |=  hdma->Init.Direction        |
 800152c:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800152e:	433b      	orrs	r3, r7
 8001530:	6967      	ldr	r7, [r4, #20]
 8001532:	433b      	orrs	r3, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001534:	69a7      	ldr	r7, [r4, #24]
 8001536:	433b      	orrs	r3, r7
 8001538:	69e7      	ldr	r7, [r4, #28]
 800153a:	433b      	orrs	r3, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 800153c:	6a27      	ldr	r7, [r4, #32]
 800153e:	433b      	orrs	r3, r7
  tmp |=  hdma->Init.Direction        |
 8001540:	4333      	orrs	r3, r6

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001542:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001544:	2380      	movs	r3, #128	; 0x80
 8001546:	01db      	lsls	r3, r3, #7
 8001548:	4299      	cmp	r1, r3
 800154a:	d00c      	beq.n	8001566 <HAL_DMA_Init+0x6a>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800154c:	251c      	movs	r5, #28
 800154e:	4028      	ands	r0, r5
 8001550:	3d0d      	subs	r5, #13
 8001552:	4085      	lsls	r5, r0
 8001554:	490a      	ldr	r1, [pc, #40]	; (8001580 <HAL_DMA_Init+0x84>)
 8001556:	680b      	ldr	r3, [r1, #0]
 8001558:	43ab      	bics	r3, r5
 800155a:	600b      	str	r3, [r1, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800155c:	6863      	ldr	r3, [r4, #4]
 800155e:	680d      	ldr	r5, [r1, #0]
 8001560:	4083      	lsls	r3, r0
 8001562:	432b      	orrs	r3, r5
 8001564:	600b      	str	r3, [r1, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001566:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001568:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800156a:	63e0      	str	r0, [r4, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800156c:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 800156e:	77d3      	strb	r3, [r2, #31]
  hdma->Lock = HAL_UNLOCKED;
 8001570:	77e0      	strb	r0, [r4, #31]

  return HAL_OK;
}
 8001572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001574:	bffdfff8 	.word	0xbffdfff8
 8001578:	40020000 	.word	0x40020000
 800157c:	ffff800f 	.word	0xffff800f
 8001580:	400200a8 	.word	0x400200a8

08001584 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001584:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001586:	1d45      	adds	r5, r0, #5
{
 8001588:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 800158a:	7feb      	ldrb	r3, [r5, #31]
{
 800158c:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 800158e:	2002      	movs	r0, #2
 8001590:	2b01      	cmp	r3, #1
 8001592:	d029      	beq.n	80015e8 <HAL_DMA_Start_IT+0x64>
 8001594:	2301      	movs	r3, #1

  if(HAL_DMA_STATE_READY == hdma->State)
 8001596:	1da7      	adds	r7, r4, #6
  __HAL_LOCK(hdma);
 8001598:	77eb      	strb	r3, [r5, #31]
  if(HAL_DMA_STATE_READY == hdma->State)
 800159a:	7ffb      	ldrb	r3, [r7, #31]
 800159c:	2600      	movs	r6, #0
 800159e:	469c      	mov	ip, r3
 80015a0:	4660      	mov	r0, ip
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	2801      	cmp	r0, #1
 80015a6:	d12a      	bne.n	80015fe <HAL_DMA_Start_IT+0x7a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80015a8:	3001      	adds	r0, #1
 80015aa:	77f8      	strb	r0, [r7, #31]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80015ac:	271c      	movs	r7, #28
    __HAL_DMA_DISABLE(hdma);
 80015ae:	6820      	ldr	r0, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015b0:	63e6      	str	r6, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 80015b2:	6805      	ldr	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80015b4:	6c26      	ldr	r6, [r4, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 80015b6:	439d      	bics	r5, r3
 80015b8:	6005      	str	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80015ba:	6c65      	ldr	r5, [r4, #68]	; 0x44
 80015bc:	403d      	ands	r5, r7
 80015be:	40ab      	lsls	r3, r5
 80015c0:	6073      	str	r3, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80015c2:	9b01      	ldr	r3, [sp, #4]
 80015c4:	6043      	str	r3, [r0, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80015c6:	68a3      	ldr	r3, [r4, #8]
 80015c8:	2b10      	cmp	r3, #16
 80015ca:	d10e      	bne.n	80015ea <HAL_DMA_Start_IT+0x66>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80015cc:	6082      	str	r2, [r0, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80015ce:	60c1      	str	r1, [r0, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80015d0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d00c      	beq.n	80015f0 <HAL_DMA_Start_IT+0x6c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015d6:	230e      	movs	r3, #14
 80015d8:	6802      	ldr	r2, [r0, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80015da:	4313      	orrs	r3, r2
 80015dc:	6003      	str	r3, [r0, #0]
    __HAL_DMA_ENABLE(hdma);
 80015de:	2301      	movs	r3, #1
 80015e0:	6802      	ldr	r2, [r0, #0]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	6003      	str	r3, [r0, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80015e6:	2000      	movs	r0, #0
}
 80015e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80015ea:	6081      	str	r1, [r0, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80015ec:	60c2      	str	r2, [r0, #12]
 80015ee:	e7ef      	b.n	80015d0 <HAL_DMA_Start_IT+0x4c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80015f0:	2204      	movs	r2, #4
 80015f2:	6803      	ldr	r3, [r0, #0]
 80015f4:	4393      	bics	r3, r2
 80015f6:	6003      	str	r3, [r0, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80015f8:	6802      	ldr	r2, [r0, #0]
 80015fa:	230a      	movs	r3, #10
 80015fc:	e7ed      	b.n	80015da <HAL_DMA_Start_IT+0x56>
    status = HAL_BUSY;
 80015fe:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);
 8001600:	77ee      	strb	r6, [r5, #31]
    status = HAL_BUSY;
 8001602:	e7f1      	b.n	80015e8 <HAL_DMA_Start_IT+0x64>

08001604 <HAL_DMA_Abort>:
{
 8001604:	b530      	push	{r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001606:	1d84      	adds	r4, r0, #6
 8001608:	7fe2      	ldrb	r2, [r4, #31]
{
 800160a:	0003      	movs	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800160c:	2a02      	cmp	r2, #2
 800160e:	d006      	beq.n	800161e <HAL_DMA_Abort+0x1a>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001610:	2204      	movs	r2, #4
 8001612:	63c2      	str	r2, [r0, #60]	; 0x3c
    return HAL_ERROR;
 8001614:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8001616:	2200      	movs	r2, #0
 8001618:	3305      	adds	r3, #5
 800161a:	77da      	strb	r2, [r3, #31]
}
 800161c:	bd30      	pop	{r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800161e:	6802      	ldr	r2, [r0, #0]
 8001620:	200e      	movs	r0, #14
 8001622:	6811      	ldr	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001624:	251c      	movs	r5, #28
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001626:	4381      	bics	r1, r0
 8001628:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800162a:	2101      	movs	r1, #1
 800162c:	6810      	ldr	r0, [r2, #0]
 800162e:	4388      	bics	r0, r1
 8001630:	6010      	str	r0, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001632:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001634:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8001636:	402a      	ands	r2, r5
 8001638:	000d      	movs	r5, r1
 800163a:	4095      	lsls	r5, r2
 800163c:	6045      	str	r5, [r0, #4]
    return status;
 800163e:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 8001640:	77e1      	strb	r1, [r4, #31]
    return status;
 8001642:	e7e8      	b.n	8001616 <HAL_DMA_Abort+0x12>

08001644 <HAL_DMA_Abort_IT>:
{
 8001644:	b570      	push	{r4, r5, r6, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001646:	1d84      	adds	r4, r0, #6
 8001648:	7fe3      	ldrb	r3, [r4, #31]
 800164a:	2b02      	cmp	r3, #2
 800164c:	d004      	beq.n	8001658 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800164e:	2304      	movs	r3, #4
 8001650:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8001652:	3b03      	subs	r3, #3
}
 8001654:	0018      	movs	r0, r3
 8001656:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001658:	210e      	movs	r1, #14
 800165a:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800165c:	251c      	movs	r5, #28
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	438a      	bics	r2, r1
 8001662:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001664:	2201      	movs	r2, #1
 8001666:	6819      	ldr	r1, [r3, #0]
 8001668:	4391      	bics	r1, r2
 800166a:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800166c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800166e:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001670:	402b      	ands	r3, r5
 8001672:	0015      	movs	r5, r2
 8001674:	409d      	lsls	r5, r3
 8001676:	604d      	str	r5, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001678:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 800167a:	2400      	movs	r4, #0
 800167c:	1d43      	adds	r3, r0, #5
 800167e:	77dc      	strb	r4, [r3, #31]
    if(hdma->XferAbortCallback != NULL)
 8001680:	6b82      	ldr	r2, [r0, #56]	; 0x38
  HAL_StatusTypeDef status = HAL_OK;
 8001682:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 8001684:	42a2      	cmp	r2, r4
 8001686:	d0e5      	beq.n	8001654 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 8001688:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 800168a:	0023      	movs	r3, r4
 800168c:	e7e2      	b.n	8001654 <HAL_DMA_Abort_IT+0x10>

0800168e <HAL_DMA_IRQHandler>:
{
 800168e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001690:	261c      	movs	r6, #28
 8001692:	2704      	movs	r7, #4
 8001694:	6c42      	ldr	r2, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001696:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001698:	4032      	ands	r2, r6
 800169a:	003e      	movs	r6, r7
 800169c:	4096      	lsls	r6, r2
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800169e:	680d      	ldr	r5, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80016a0:	6803      	ldr	r3, [r0, #0]
 80016a2:	681c      	ldr	r4, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80016a4:	4235      	tst	r5, r6
 80016a6:	d00d      	beq.n	80016c4 <HAL_DMA_IRQHandler+0x36>
 80016a8:	423c      	tst	r4, r7
 80016aa:	d00b      	beq.n	80016c4 <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	0692      	lsls	r2, r2, #26
 80016b0:	d402      	bmi.n	80016b8 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	43ba      	bics	r2, r7
 80016b6:	601a      	str	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 80016b8:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80016ba:	604e      	str	r6, [r1, #4]
     if(hdma->XferHalfCpltCallback != NULL)
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d019      	beq.n	80016f4 <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 80016c0:	4798      	blx	r3
  return;
 80016c2:	e017      	b.n	80016f4 <HAL_DMA_IRQHandler+0x66>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80016c4:	2702      	movs	r7, #2
 80016c6:	003e      	movs	r6, r7
 80016c8:	4096      	lsls	r6, r2
 80016ca:	4235      	tst	r5, r6
 80016cc:	d013      	beq.n	80016f6 <HAL_DMA_IRQHandler+0x68>
 80016ce:	423c      	tst	r4, r7
 80016d0:	d011      	beq.n	80016f6 <HAL_DMA_IRQHandler+0x68>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	0692      	lsls	r2, r2, #26
 80016d6:	d406      	bmi.n	80016e6 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80016d8:	240a      	movs	r4, #10
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	43a2      	bics	r2, r4
 80016de:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80016e0:	2201      	movs	r2, #1
 80016e2:	1d83      	adds	r3, r0, #6
 80016e4:	77da      	strb	r2, [r3, #31]
    __HAL_UNLOCK(hdma);
 80016e6:	2200      	movs	r2, #0
 80016e8:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 80016ea:	604e      	str	r6, [r1, #4]
    __HAL_UNLOCK(hdma);
 80016ec:	77da      	strb	r2, [r3, #31]
    if(hdma->XferCpltCallback != NULL)
 80016ee:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d1e5      	bne.n	80016c0 <HAL_DMA_IRQHandler+0x32>
}
 80016f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 80016f6:	2608      	movs	r6, #8
 80016f8:	0037      	movs	r7, r6
 80016fa:	4097      	lsls	r7, r2
 80016fc:	423d      	tst	r5, r7
 80016fe:	d0f9      	beq.n	80016f4 <HAL_DMA_IRQHandler+0x66>
 8001700:	4234      	tst	r4, r6
 8001702:	d0f7      	beq.n	80016f4 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001704:	250e      	movs	r5, #14
 8001706:	681c      	ldr	r4, [r3, #0]
 8001708:	43ac      	bics	r4, r5
 800170a:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800170c:	2301      	movs	r3, #1
 800170e:	001c      	movs	r4, r3
 8001710:	4094      	lsls	r4, r2
    hdma->State = HAL_DMA_STATE_READY;
 8001712:	1d82      	adds	r2, r0, #6
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001714:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001716:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8001718:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 800171a:	2200      	movs	r2, #0
 800171c:	1d43      	adds	r3, r0, #5
 800171e:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8001720:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001722:	e7e5      	b.n	80016f0 <HAL_DMA_IRQHandler+0x62>

08001724 <HAL_GPIO_Init>:
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00U;
 8001724:	2300      	movs	r3, #0
{
 8001726:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001728:	b085      	sub	sp, #20
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800172a:	680a      	ldr	r2, [r1, #0]
 800172c:	0014      	movs	r4, r2
 800172e:	40dc      	lsrs	r4, r3
 8001730:	d101      	bne.n	8001736 <HAL_GPIO_Init+0x12>
        EXTI->IMR = temp;
      }
    }
    position++;
  }
}
 8001732:	b005      	add	sp, #20
 8001734:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001736:	2501      	movs	r5, #1
 8001738:	0014      	movs	r4, r2
 800173a:	409d      	lsls	r5, r3
 800173c:	402c      	ands	r4, r5
 800173e:	9400      	str	r4, [sp, #0]
    if (iocurrent)
 8001740:	422a      	tst	r2, r5
 8001742:	d100      	bne.n	8001746 <HAL_GPIO_Init+0x22>
 8001744:	e090      	b.n	8001868 <HAL_GPIO_Init+0x144>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001746:	684a      	ldr	r2, [r1, #4]
 8001748:	005f      	lsls	r7, r3, #1
 800174a:	4694      	mov	ip, r2
 800174c:	2203      	movs	r2, #3
 800174e:	4664      	mov	r4, ip
 8001750:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001752:	2403      	movs	r4, #3
 8001754:	40bc      	lsls	r4, r7
 8001756:	43e4      	mvns	r4, r4
 8001758:	9401      	str	r4, [sp, #4]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800175a:	1e54      	subs	r4, r2, #1
 800175c:	2c01      	cmp	r4, #1
 800175e:	d82e      	bhi.n	80017be <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 8001760:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001762:	9c01      	ldr	r4, [sp, #4]
 8001764:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001766:	68cc      	ldr	r4, [r1, #12]
 8001768:	40bc      	lsls	r4, r7
 800176a:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 800176c:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 800176e:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001770:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001772:	43ac      	bics	r4, r5
 8001774:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001776:	4664      	mov	r4, ip
 8001778:	0924      	lsrs	r4, r4, #4
 800177a:	4034      	ands	r4, r6
 800177c:	409c      	lsls	r4, r3
 800177e:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8001780:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8001782:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001784:	9c01      	ldr	r4, [sp, #4]
 8001786:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001788:	688c      	ldr	r4, [r1, #8]
 800178a:	40bc      	lsls	r4, r7
 800178c:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 800178e:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001790:	2a02      	cmp	r2, #2
 8001792:	d116      	bne.n	80017c2 <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001794:	2507      	movs	r5, #7
 8001796:	260f      	movs	r6, #15
 8001798:	401d      	ands	r5, r3
 800179a:	00ad      	lsls	r5, r5, #2
 800179c:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3U];
 800179e:	08dc      	lsrs	r4, r3, #3
 80017a0:	00a4      	lsls	r4, r4, #2
 80017a2:	1904      	adds	r4, r0, r4
 80017a4:	9402      	str	r4, [sp, #8]
 80017a6:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80017a8:	9603      	str	r6, [sp, #12]
 80017aa:	0026      	movs	r6, r4
 80017ac:	9c03      	ldr	r4, [sp, #12]
 80017ae:	43a6      	bics	r6, r4
 80017b0:	0034      	movs	r4, r6
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80017b2:	690e      	ldr	r6, [r1, #16]
 80017b4:	40ae      	lsls	r6, r5
 80017b6:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3U] = temp;
 80017b8:	9c02      	ldr	r4, [sp, #8]
 80017ba:	6226      	str	r6, [r4, #32]
 80017bc:	e001      	b.n	80017c2 <HAL_GPIO_Init+0x9e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017be:	2a03      	cmp	r2, #3
 80017c0:	d1df      	bne.n	8001782 <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017c2:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 80017c4:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80017c6:	9d01      	ldr	r5, [sp, #4]
 80017c8:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017ca:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017cc:	24c0      	movs	r4, #192	; 0xc0
      GPIOx->MODER = temp;
 80017ce:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017d0:	4662      	mov	r2, ip
 80017d2:	02a4      	lsls	r4, r4, #10
 80017d4:	4222      	tst	r2, r4
 80017d6:	d047      	beq.n	8001868 <HAL_GPIO_Init+0x144>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017d8:	2501      	movs	r5, #1
 80017da:	4c24      	ldr	r4, [pc, #144]	; (800186c <HAL_GPIO_Init+0x148>)
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80017dc:	27a0      	movs	r7, #160	; 0xa0
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017de:	6b62      	ldr	r2, [r4, #52]	; 0x34
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80017e0:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017e2:	432a      	orrs	r2, r5
 80017e4:	6362      	str	r2, [r4, #52]	; 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 80017e6:	4a22      	ldr	r2, [pc, #136]	; (8001870 <HAL_GPIO_Init+0x14c>)
 80017e8:	089c      	lsrs	r4, r3, #2
 80017ea:	00a4      	lsls	r4, r4, #2
 80017ec:	18a4      	adds	r4, r4, r2
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80017ee:	220f      	movs	r2, #15
 80017f0:	3502      	adds	r5, #2
 80017f2:	401d      	ands	r5, r3
 80017f4:	00ad      	lsls	r5, r5, #2
 80017f6:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2U];
 80017f8:	68a6      	ldr	r6, [r4, #8]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80017fa:	4396      	bics	r6, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80017fc:	2200      	movs	r2, #0
 80017fe:	42b8      	cmp	r0, r7
 8001800:	d008      	beq.n	8001814 <HAL_GPIO_Init+0xf0>
 8001802:	4f1c      	ldr	r7, [pc, #112]	; (8001874 <HAL_GPIO_Init+0x150>)
 8001804:	3201      	adds	r2, #1
 8001806:	42b8      	cmp	r0, r7
 8001808:	d004      	beq.n	8001814 <HAL_GPIO_Init+0xf0>
 800180a:	4f1b      	ldr	r7, [pc, #108]	; (8001878 <HAL_GPIO_Init+0x154>)
 800180c:	3201      	adds	r2, #1
 800180e:	42b8      	cmp	r0, r7
 8001810:	d000      	beq.n	8001814 <HAL_GPIO_Init+0xf0>
 8001812:	3204      	adds	r2, #4
 8001814:	40aa      	lsls	r2, r5
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001816:	4667      	mov	r7, ip
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001818:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 800181a:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 800181c:	4a17      	ldr	r2, [pc, #92]	; (800187c <HAL_GPIO_Init+0x158>)
        temp &= ~((uint32_t)iocurrent);
 800181e:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 8001820:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8001822:	9d00      	ldr	r5, [sp, #0]
        temp &= ~((uint32_t)iocurrent);
 8001824:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8001826:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001828:	02ff      	lsls	r7, r7, #11
 800182a:	d401      	bmi.n	8001830 <HAL_GPIO_Init+0x10c>
        temp &= ~((uint32_t)iocurrent);
 800182c:	0035      	movs	r5, r6
 800182e:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001830:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 8001832:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8001834:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 8001836:	9d00      	ldr	r5, [sp, #0]
 8001838:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800183a:	02bf      	lsls	r7, r7, #10
 800183c:	d401      	bmi.n	8001842 <HAL_GPIO_Init+0x11e>
        temp &= ~((uint32_t)iocurrent);
 800183e:	0035      	movs	r5, r6
 8001840:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001842:	4667      	mov	r7, ip
        EXTI->FTSR = temp;
 8001844:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 8001846:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8001848:	9d00      	ldr	r5, [sp, #0]
 800184a:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800184c:	03bf      	lsls	r7, r7, #14
 800184e:	d401      	bmi.n	8001854 <HAL_GPIO_Init+0x130>
        temp &= ~((uint32_t)iocurrent);
 8001850:	0035      	movs	r5, r6
 8001852:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001854:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 8001856:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 8001858:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 800185a:	9e00      	ldr	r6, [sp, #0]
 800185c:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800185e:	03ff      	lsls	r7, r7, #15
 8001860:	d401      	bmi.n	8001866 <HAL_GPIO_Init+0x142>
        temp &= ~((uint32_t)iocurrent);
 8001862:	4025      	ands	r5, r4
 8001864:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 8001866:	6016      	str	r6, [r2, #0]
    position++;
 8001868:	3301      	adds	r3, #1
 800186a:	e75e      	b.n	800172a <HAL_GPIO_Init+0x6>
 800186c:	40021000 	.word	0x40021000
 8001870:	40010000 	.word	0x40010000
 8001874:	50000400 	.word	0x50000400
 8001878:	50000800 	.word	0x50000800
 800187c:	40010400 	.word	0x40010400

08001880 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001880:	2a00      	cmp	r2, #0
 8001882:	d001      	beq.n	8001888 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001884:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001886:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8001888:	6281      	str	r1, [r0, #40]	; 0x28
}
 800188a:	e7fc      	b.n	8001886 <HAL_GPIO_WritePin+0x6>

0800188c <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800188c:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 800188e:	4b1d      	ldr	r3, [pc, #116]	; (8001904 <HAL_RCC_GetSysClockFreq+0x78>)
{
 8001890:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8001892:	68dc      	ldr	r4, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8001894:	4022      	ands	r2, r4
 8001896:	2a08      	cmp	r2, #8
 8001898:	d031      	beq.n	80018fe <HAL_RCC_GetSysClockFreq+0x72>
 800189a:	2a0c      	cmp	r2, #12
 800189c:	d009      	beq.n	80018b2 <HAL_RCC_GetSysClockFreq+0x26>
 800189e:	2a04      	cmp	r2, #4
 80018a0:	d125      	bne.n	80018ee <HAL_RCC_GetSysClockFreq+0x62>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80018a2:	6818      	ldr	r0, [r3, #0]
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 80018a4:	4b18      	ldr	r3, [pc, #96]	; (8001908 <HAL_RCC_GetSysClockFreq+0x7c>)
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80018a6:	06c0      	lsls	r0, r0, #27
        sysclockfreq =  HSI_VALUE;
 80018a8:	17c0      	asrs	r0, r0, #31
 80018aa:	4018      	ands	r0, r3
 80018ac:	4b17      	ldr	r3, [pc, #92]	; (800190c <HAL_RCC_GetSysClockFreq+0x80>)
 80018ae:	18c0      	adds	r0, r0, r3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 80018b0:	bd70      	pop	{r4, r5, r6, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80018b2:	02a2      	lsls	r2, r4, #10
 80018b4:	4816      	ldr	r0, [pc, #88]	; (8001910 <HAL_RCC_GetSysClockFreq+0x84>)
 80018b6:	0f12      	lsrs	r2, r2, #28
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80018b8:	5c80      	ldrb	r0, [r0, r2]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018ba:	2280      	movs	r2, #128	; 0x80
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80018bc:	0224      	lsls	r4, r4, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018be:	68d9      	ldr	r1, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80018c0:	0fa4      	lsrs	r4, r4, #30
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018c2:	0252      	lsls	r2, r2, #9
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80018c4:	3401      	adds	r4, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018c6:	4211      	tst	r1, r2
 80018c8:	d009      	beq.n	80018de <HAL_RCC_GetSysClockFreq+0x52>
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80018ca:	4a12      	ldr	r2, [pc, #72]	; (8001914 <HAL_RCC_GetSysClockFreq+0x88>)
 80018cc:	2300      	movs	r3, #0
 80018ce:	2100      	movs	r1, #0
 80018d0:	f7fe fcda 	bl	8000288 <__aeabi_lmul>
 80018d4:	0022      	movs	r2, r4
 80018d6:	2300      	movs	r3, #0
 80018d8:	f7fe fcb6 	bl	8000248 <__aeabi_uldivmod>
 80018dc:	e7e8      	b.n	80018b0 <HAL_RCC_GetSysClockFreq+0x24>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	2310      	movs	r3, #16
 80018e2:	421a      	tst	r2, r3
 80018e4:	d001      	beq.n	80018ea <HAL_RCC_GetSysClockFreq+0x5e>
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80018e6:	4a0c      	ldr	r2, [pc, #48]	; (8001918 <HAL_RCC_GetSysClockFreq+0x8c>)
 80018e8:	e7f0      	b.n	80018cc <HAL_RCC_GetSysClockFreq+0x40>
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80018ea:	4a08      	ldr	r2, [pc, #32]	; (800190c <HAL_RCC_GetSysClockFreq+0x80>)
 80018ec:	e7ee      	b.n	80018cc <HAL_RCC_GetSysClockFreq+0x40>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80018ee:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80018f0:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80018f2:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80018f4:	041b      	lsls	r3, r3, #16
 80018f6:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80018f8:	3301      	adds	r3, #1
 80018fa:	4098      	lsls	r0, r3
      break;
 80018fc:	e7d8      	b.n	80018b0 <HAL_RCC_GetSysClockFreq+0x24>
  switch (tmpreg & RCC_CFGR_SWS)
 80018fe:	4805      	ldr	r0, [pc, #20]	; (8001914 <HAL_RCC_GetSysClockFreq+0x88>)
 8001900:	e7d6      	b.n	80018b0 <HAL_RCC_GetSysClockFreq+0x24>
 8001902:	46c0      	nop			; (mov r8, r8)
 8001904:	40021000 	.word	0x40021000
 8001908:	ff48e500 	.word	0xff48e500
 800190c:	00f42400 	.word	0x00f42400
 8001910:	080037b4 	.word	0x080037b4
 8001914:	007a1200 	.word	0x007a1200
 8001918:	003d0900 	.word	0x003d0900

0800191c <HAL_RCC_OscConfig>:
{
 800191c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800191e:	0005      	movs	r5, r0
 8001920:	b085      	sub	sp, #20
  if(RCC_OscInitStruct == NULL)
 8001922:	2800      	cmp	r0, #0
 8001924:	d055      	beq.n	80019d2 <HAL_RCC_OscConfig+0xb6>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001926:	230c      	movs	r3, #12
 8001928:	4cc0      	ldr	r4, [pc, #768]	; (8001c2c <HAL_RCC_OscConfig+0x310>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800192a:	6802      	ldr	r2, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800192c:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800192e:	68e7      	ldr	r7, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001930:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001932:	2380      	movs	r3, #128	; 0x80
 8001934:	025b      	lsls	r3, r3, #9
 8001936:	0019      	movs	r1, r3
 8001938:	401f      	ands	r7, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800193a:	07d2      	lsls	r2, r2, #31
 800193c:	d43d      	bmi.n	80019ba <HAL_RCC_OscConfig+0x9e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800193e:	682b      	ldr	r3, [r5, #0]
 8001940:	079b      	lsls	r3, r3, #30
 8001942:	d500      	bpl.n	8001946 <HAL_RCC_OscConfig+0x2a>
 8001944:	e086      	b.n	8001a54 <HAL_RCC_OscConfig+0x138>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001946:	682b      	ldr	r3, [r5, #0]
 8001948:	06db      	lsls	r3, r3, #27
 800194a:	d528      	bpl.n	800199e <HAL_RCC_OscConfig+0x82>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800194c:	2e00      	cmp	r6, #0
 800194e:	d000      	beq.n	8001952 <HAL_RCC_OscConfig+0x36>
 8001950:	e0df      	b.n	8001b12 <HAL_RCC_OscConfig+0x1f6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001952:	6823      	ldr	r3, [r4, #0]
 8001954:	059b      	lsls	r3, r3, #22
 8001956:	d502      	bpl.n	800195e <HAL_RCC_OscConfig+0x42>
 8001958:	69ab      	ldr	r3, [r5, #24]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d039      	beq.n	80019d2 <HAL_RCC_OscConfig+0xb6>
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800195e:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001960:	6862      	ldr	r2, [r4, #4]
 8001962:	49b3      	ldr	r1, [pc, #716]	; (8001c30 <HAL_RCC_OscConfig+0x314>)
 8001964:	6a2b      	ldr	r3, [r5, #32]
 8001966:	400a      	ands	r2, r1
 8001968:	431a      	orrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800196a:	0b5b      	lsrs	r3, r3, #13
 800196c:	3301      	adds	r3, #1
 800196e:	023f      	lsls	r7, r7, #8
 8001970:	409f      	lsls	r7, r3
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001972:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001974:	6861      	ldr	r1, [r4, #4]
 8001976:	69ea      	ldr	r2, [r5, #28]
 8001978:	0209      	lsls	r1, r1, #8
 800197a:	0a09      	lsrs	r1, r1, #8
 800197c:	0612      	lsls	r2, r2, #24
 800197e:	430a      	orrs	r2, r1
 8001980:	6062      	str	r2, [r4, #4]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001982:	68e1      	ldr	r1, [r4, #12]
 8001984:	48ab      	ldr	r0, [pc, #684]	; (8001c34 <HAL_RCC_OscConfig+0x318>)
 8001986:	060b      	lsls	r3, r1, #24
 8001988:	0f1b      	lsrs	r3, r3, #28
 800198a:	5cc3      	ldrb	r3, [r0, r3]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800198c:	4aaa      	ldr	r2, [pc, #680]	; (8001c38 <HAL_RCC_OscConfig+0x31c>)
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800198e:	40df      	lsrs	r7, r3
        status = HAL_InitTick (uwTickPrio);
 8001990:	4baa      	ldr	r3, [pc, #680]	; (8001c3c <HAL_RCC_OscConfig+0x320>)
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001992:	6017      	str	r7, [r2, #0]
        status = HAL_InitTick (uwTickPrio);
 8001994:	6818      	ldr	r0, [r3, #0]
 8001996:	f7ff fd05 	bl	80013a4 <HAL_InitTick>
        if(status != HAL_OK)
 800199a:	2800      	cmp	r0, #0
 800199c:	d130      	bne.n	8001a00 <HAL_RCC_OscConfig+0xe4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800199e:	682b      	ldr	r3, [r5, #0]
 80019a0:	071b      	lsls	r3, r3, #28
 80019a2:	d500      	bpl.n	80019a6 <HAL_RCC_OscConfig+0x8a>
 80019a4:	e0ec      	b.n	8001b80 <HAL_RCC_OscConfig+0x264>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019a6:	682b      	ldr	r3, [r5, #0]
 80019a8:	075b      	lsls	r3, r3, #29
 80019aa:	d500      	bpl.n	80019ae <HAL_RCC_OscConfig+0x92>
 80019ac:	e10e      	b.n	8001bcc <HAL_RCC_OscConfig+0x2b0>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d000      	beq.n	80019b6 <HAL_RCC_OscConfig+0x9a>
 80019b4:	e193      	b.n	8001cde <HAL_RCC_OscConfig+0x3c2>
  return HAL_OK;
 80019b6:	2000      	movs	r0, #0
 80019b8:	e022      	b.n	8001a00 <HAL_RCC_OscConfig+0xe4>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80019ba:	2e08      	cmp	r6, #8
 80019bc:	d003      	beq.n	80019c6 <HAL_RCC_OscConfig+0xaa>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80019be:	2e0c      	cmp	r6, #12
 80019c0:	d109      	bne.n	80019d6 <HAL_RCC_OscConfig+0xba>
 80019c2:	2f00      	cmp	r7, #0
 80019c4:	d007      	beq.n	80019d6 <HAL_RCC_OscConfig+0xba>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019c6:	6823      	ldr	r3, [r4, #0]
 80019c8:	039b      	lsls	r3, r3, #14
 80019ca:	d5b8      	bpl.n	800193e <HAL_RCC_OscConfig+0x22>
 80019cc:	686b      	ldr	r3, [r5, #4]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d1b5      	bne.n	800193e <HAL_RCC_OscConfig+0x22>
          return HAL_ERROR;
 80019d2:	2001      	movs	r0, #1
 80019d4:	e014      	b.n	8001a00 <HAL_RCC_OscConfig+0xe4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019d6:	686a      	ldr	r2, [r5, #4]
 80019d8:	428a      	cmp	r2, r1
 80019da:	d113      	bne.n	8001a04 <HAL_RCC_OscConfig+0xe8>
 80019dc:	6822      	ldr	r2, [r4, #0]
 80019de:	4313      	orrs	r3, r2
 80019e0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80019e2:	f7ff fd23 	bl	800142c <HAL_GetTick>
 80019e6:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80019e8:	2280      	movs	r2, #128	; 0x80
 80019ea:	6823      	ldr	r3, [r4, #0]
 80019ec:	0292      	lsls	r2, r2, #10
 80019ee:	4213      	tst	r3, r2
 80019f0:	d1a5      	bne.n	800193e <HAL_RCC_OscConfig+0x22>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019f2:	f7ff fd1b 	bl	800142c <HAL_GetTick>
 80019f6:	9b00      	ldr	r3, [sp, #0]
 80019f8:	1ac0      	subs	r0, r0, r3
 80019fa:	2864      	cmp	r0, #100	; 0x64
 80019fc:	d9f4      	bls.n	80019e8 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 80019fe:	2003      	movs	r0, #3
}
 8001a00:	b005      	add	sp, #20
 8001a02:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a04:	21a0      	movs	r1, #160	; 0xa0
 8001a06:	02c9      	lsls	r1, r1, #11
 8001a08:	428a      	cmp	r2, r1
 8001a0a:	d105      	bne.n	8001a18 <HAL_RCC_OscConfig+0xfc>
 8001a0c:	2280      	movs	r2, #128	; 0x80
 8001a0e:	6821      	ldr	r1, [r4, #0]
 8001a10:	02d2      	lsls	r2, r2, #11
 8001a12:	430a      	orrs	r2, r1
 8001a14:	6022      	str	r2, [r4, #0]
 8001a16:	e7e1      	b.n	80019dc <HAL_RCC_OscConfig+0xc0>
 8001a18:	6821      	ldr	r1, [r4, #0]
 8001a1a:	4889      	ldr	r0, [pc, #548]	; (8001c40 <HAL_RCC_OscConfig+0x324>)
 8001a1c:	4001      	ands	r1, r0
 8001a1e:	6021      	str	r1, [r4, #0]
 8001a20:	6821      	ldr	r1, [r4, #0]
 8001a22:	400b      	ands	r3, r1
 8001a24:	9303      	str	r3, [sp, #12]
 8001a26:	9b03      	ldr	r3, [sp, #12]
 8001a28:	4986      	ldr	r1, [pc, #536]	; (8001c44 <HAL_RCC_OscConfig+0x328>)
 8001a2a:	6823      	ldr	r3, [r4, #0]
 8001a2c:	400b      	ands	r3, r1
 8001a2e:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a30:	2a00      	cmp	r2, #0
 8001a32:	d1d6      	bne.n	80019e2 <HAL_RCC_OscConfig+0xc6>
        tickstart = HAL_GetTick();
 8001a34:	f7ff fcfa 	bl	800142c <HAL_GetTick>
 8001a38:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001a3a:	2280      	movs	r2, #128	; 0x80
 8001a3c:	6823      	ldr	r3, [r4, #0]
 8001a3e:	0292      	lsls	r2, r2, #10
 8001a40:	4213      	tst	r3, r2
 8001a42:	d100      	bne.n	8001a46 <HAL_RCC_OscConfig+0x12a>
 8001a44:	e77b      	b.n	800193e <HAL_RCC_OscConfig+0x22>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a46:	f7ff fcf1 	bl	800142c <HAL_GetTick>
 8001a4a:	9b00      	ldr	r3, [sp, #0]
 8001a4c:	1ac0      	subs	r0, r0, r3
 8001a4e:	2864      	cmp	r0, #100	; 0x64
 8001a50:	d9f3      	bls.n	8001a3a <HAL_RCC_OscConfig+0x11e>
 8001a52:	e7d4      	b.n	80019fe <HAL_RCC_OscConfig+0xe2>
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001a54:	2220      	movs	r2, #32
    hsi_state = RCC_OscInitStruct->HSIState;
 8001a56:	68eb      	ldr	r3, [r5, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001a58:	4213      	tst	r3, r2
 8001a5a:	d003      	beq.n	8001a64 <HAL_RCC_OscConfig+0x148>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001a5c:	6821      	ldr	r1, [r4, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001a5e:	4393      	bics	r3, r2
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001a60:	4311      	orrs	r1, r2
 8001a62:	6021      	str	r1, [r4, #0]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a64:	2e04      	cmp	r6, #4
 8001a66:	d003      	beq.n	8001a70 <HAL_RCC_OscConfig+0x154>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001a68:	2e0c      	cmp	r6, #12
 8001a6a:	d124      	bne.n	8001ab6 <HAL_RCC_OscConfig+0x19a>
 8001a6c:	2f00      	cmp	r7, #0
 8001a6e:	d122      	bne.n	8001ab6 <HAL_RCC_OscConfig+0x19a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001a70:	6822      	ldr	r2, [r4, #0]
 8001a72:	0752      	lsls	r2, r2, #29
 8001a74:	d501      	bpl.n	8001a7a <HAL_RCC_OscConfig+0x15e>
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d0ab      	beq.n	80019d2 <HAL_RCC_OscConfig+0xb6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a7a:	6861      	ldr	r1, [r4, #4]
 8001a7c:	692a      	ldr	r2, [r5, #16]
 8001a7e:	4872      	ldr	r0, [pc, #456]	; (8001c48 <HAL_RCC_OscConfig+0x32c>)
 8001a80:	0212      	lsls	r2, r2, #8
 8001a82:	4001      	ands	r1, r0
 8001a84:	430a      	orrs	r2, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001a86:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a88:	6062      	str	r2, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001a8a:	6822      	ldr	r2, [r4, #0]
 8001a8c:	438a      	bics	r2, r1
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a92:	f7ff fefb 	bl	800188c <HAL_RCC_GetSysClockFreq>
 8001a96:	68e3      	ldr	r3, [r4, #12]
 8001a98:	4a66      	ldr	r2, [pc, #408]	; (8001c34 <HAL_RCC_OscConfig+0x318>)
 8001a9a:	061b      	lsls	r3, r3, #24
 8001a9c:	0f1b      	lsrs	r3, r3, #28
 8001a9e:	5cd3      	ldrb	r3, [r2, r3]
 8001aa0:	4965      	ldr	r1, [pc, #404]	; (8001c38 <HAL_RCC_OscConfig+0x31c>)
 8001aa2:	40d8      	lsrs	r0, r3
      status = HAL_InitTick (uwTickPrio);
 8001aa4:	4b65      	ldr	r3, [pc, #404]	; (8001c3c <HAL_RCC_OscConfig+0x320>)
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001aa6:	6008      	str	r0, [r1, #0]
      status = HAL_InitTick (uwTickPrio);
 8001aa8:	6818      	ldr	r0, [r3, #0]
 8001aaa:	f7ff fc7b 	bl	80013a4 <HAL_InitTick>
      if(status != HAL_OK)
 8001aae:	2800      	cmp	r0, #0
 8001ab0:	d100      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x198>
 8001ab2:	e748      	b.n	8001946 <HAL_RCC_OscConfig+0x2a>
 8001ab4:	e7a4      	b.n	8001a00 <HAL_RCC_OscConfig+0xe4>
      if(hsi_state != RCC_HSI_OFF)
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d019      	beq.n	8001aee <HAL_RCC_OscConfig+0x1d2>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001aba:	2109      	movs	r1, #9
 8001abc:	6822      	ldr	r2, [r4, #0]
 8001abe:	438a      	bics	r2, r1
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001ac4:	f7ff fcb2 	bl	800142c <HAL_GetTick>
 8001ac8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001aca:	2204      	movs	r2, #4
 8001acc:	6823      	ldr	r3, [r4, #0]
 8001ace:	4213      	tst	r3, r2
 8001ad0:	d007      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x1c6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ad2:	6862      	ldr	r2, [r4, #4]
 8001ad4:	692b      	ldr	r3, [r5, #16]
 8001ad6:	495c      	ldr	r1, [pc, #368]	; (8001c48 <HAL_RCC_OscConfig+0x32c>)
 8001ad8:	021b      	lsls	r3, r3, #8
 8001ada:	400a      	ands	r2, r1
 8001adc:	4313      	orrs	r3, r2
 8001ade:	6063      	str	r3, [r4, #4]
 8001ae0:	e731      	b.n	8001946 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ae2:	f7ff fca3 	bl	800142c <HAL_GetTick>
 8001ae6:	1bc0      	subs	r0, r0, r7
 8001ae8:	2802      	cmp	r0, #2
 8001aea:	d9ee      	bls.n	8001aca <HAL_RCC_OscConfig+0x1ae>
 8001aec:	e787      	b.n	80019fe <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_HSI_DISABLE();
 8001aee:	2201      	movs	r2, #1
 8001af0:	6823      	ldr	r3, [r4, #0]
 8001af2:	4393      	bics	r3, r2
 8001af4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001af6:	f7ff fc99 	bl	800142c <HAL_GetTick>
 8001afa:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001afc:	2204      	movs	r2, #4
 8001afe:	6823      	ldr	r3, [r4, #0]
 8001b00:	4213      	tst	r3, r2
 8001b02:	d100      	bne.n	8001b06 <HAL_RCC_OscConfig+0x1ea>
 8001b04:	e71f      	b.n	8001946 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b06:	f7ff fc91 	bl	800142c <HAL_GetTick>
 8001b0a:	1bc0      	subs	r0, r0, r7
 8001b0c:	2802      	cmp	r0, #2
 8001b0e:	d9f5      	bls.n	8001afc <HAL_RCC_OscConfig+0x1e0>
 8001b10:	e775      	b.n	80019fe <HAL_RCC_OscConfig+0xe2>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001b12:	69ab      	ldr	r3, [r5, #24]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d020      	beq.n	8001b5a <HAL_RCC_OscConfig+0x23e>
        __HAL_RCC_MSI_ENABLE();
 8001b18:	2380      	movs	r3, #128	; 0x80
 8001b1a:	6822      	ldr	r2, [r4, #0]
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001b22:	f7ff fc83 	bl	800142c <HAL_GetTick>
 8001b26:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001b28:	2280      	movs	r2, #128	; 0x80
 8001b2a:	6823      	ldr	r3, [r4, #0]
 8001b2c:	0092      	lsls	r2, r2, #2
 8001b2e:	4213      	tst	r3, r2
 8001b30:	d00d      	beq.n	8001b4e <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b32:	6863      	ldr	r3, [r4, #4]
 8001b34:	4a3e      	ldr	r2, [pc, #248]	; (8001c30 <HAL_RCC_OscConfig+0x314>)
 8001b36:	4013      	ands	r3, r2
 8001b38:	6a2a      	ldr	r2, [r5, #32]
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b3e:	6862      	ldr	r2, [r4, #4]
 8001b40:	69eb      	ldr	r3, [r5, #28]
 8001b42:	0212      	lsls	r2, r2, #8
 8001b44:	061b      	lsls	r3, r3, #24
 8001b46:	0a12      	lsrs	r2, r2, #8
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	6063      	str	r3, [r4, #4]
 8001b4c:	e727      	b.n	800199e <HAL_RCC_OscConfig+0x82>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b4e:	f7ff fc6d 	bl	800142c <HAL_GetTick>
 8001b52:	1bc0      	subs	r0, r0, r7
 8001b54:	2802      	cmp	r0, #2
 8001b56:	d9e7      	bls.n	8001b28 <HAL_RCC_OscConfig+0x20c>
 8001b58:	e751      	b.n	80019fe <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_MSI_DISABLE();
 8001b5a:	6823      	ldr	r3, [r4, #0]
 8001b5c:	4a3b      	ldr	r2, [pc, #236]	; (8001c4c <HAL_RCC_OscConfig+0x330>)
 8001b5e:	4013      	ands	r3, r2
 8001b60:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001b62:	f7ff fc63 	bl	800142c <HAL_GetTick>
 8001b66:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001b68:	2280      	movs	r2, #128	; 0x80
 8001b6a:	6823      	ldr	r3, [r4, #0]
 8001b6c:	0092      	lsls	r2, r2, #2
 8001b6e:	4213      	tst	r3, r2
 8001b70:	d100      	bne.n	8001b74 <HAL_RCC_OscConfig+0x258>
 8001b72:	e714      	b.n	800199e <HAL_RCC_OscConfig+0x82>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b74:	f7ff fc5a 	bl	800142c <HAL_GetTick>
 8001b78:	1bc0      	subs	r0, r0, r7
 8001b7a:	2802      	cmp	r0, #2
 8001b7c:	d9f4      	bls.n	8001b68 <HAL_RCC_OscConfig+0x24c>
 8001b7e:	e73e      	b.n	80019fe <HAL_RCC_OscConfig+0xe2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b80:	696a      	ldr	r2, [r5, #20]
 8001b82:	2301      	movs	r3, #1
 8001b84:	2a00      	cmp	r2, #0
 8001b86:	d010      	beq.n	8001baa <HAL_RCC_OscConfig+0x28e>
      __HAL_RCC_LSI_ENABLE();
 8001b88:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001b8e:	f7ff fc4d 	bl	800142c <HAL_GetTick>
 8001b92:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b94:	2202      	movs	r2, #2
 8001b96:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001b98:	4213      	tst	r3, r2
 8001b9a:	d000      	beq.n	8001b9e <HAL_RCC_OscConfig+0x282>
 8001b9c:	e703      	b.n	80019a6 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b9e:	f7ff fc45 	bl	800142c <HAL_GetTick>
 8001ba2:	1bc0      	subs	r0, r0, r7
 8001ba4:	2802      	cmp	r0, #2
 8001ba6:	d9f5      	bls.n	8001b94 <HAL_RCC_OscConfig+0x278>
 8001ba8:	e729      	b.n	80019fe <HAL_RCC_OscConfig+0xe2>
      __HAL_RCC_LSI_DISABLE();
 8001baa:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001bac:	439a      	bics	r2, r3
 8001bae:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001bb0:	f7ff fc3c 	bl	800142c <HAL_GetTick>
 8001bb4:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001bb6:	2202      	movs	r2, #2
 8001bb8:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001bba:	4213      	tst	r3, r2
 8001bbc:	d100      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x2a4>
 8001bbe:	e6f2      	b.n	80019a6 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bc0:	f7ff fc34 	bl	800142c <HAL_GetTick>
 8001bc4:	1bc0      	subs	r0, r0, r7
 8001bc6:	2802      	cmp	r0, #2
 8001bc8:	d9f5      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x29a>
 8001bca:	e718      	b.n	80019fe <HAL_RCC_OscConfig+0xe2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bcc:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8001bce:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bd0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001bd2:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8001bd4:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bd6:	421a      	tst	r2, r3
 8001bd8:	d104      	bne.n	8001be4 <HAL_RCC_OscConfig+0x2c8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bda:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8001be0:	2301      	movs	r3, #1
 8001be2:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001be4:	2280      	movs	r2, #128	; 0x80
 8001be6:	4f1a      	ldr	r7, [pc, #104]	; (8001c50 <HAL_RCC_OscConfig+0x334>)
 8001be8:	0052      	lsls	r2, r2, #1
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	4213      	tst	r3, r2
 8001bee:	d008      	beq.n	8001c02 <HAL_RCC_OscConfig+0x2e6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bf0:	2280      	movs	r2, #128	; 0x80
 8001bf2:	68ab      	ldr	r3, [r5, #8]
 8001bf4:	0052      	lsls	r2, r2, #1
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d12c      	bne.n	8001c54 <HAL_RCC_OscConfig+0x338>
 8001bfa:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	6523      	str	r3, [r4, #80]	; 0x50
 8001c00:	e04d      	b.n	8001c9e <HAL_RCC_OscConfig+0x382>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c02:	2280      	movs	r2, #128	; 0x80
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	0052      	lsls	r2, r2, #1
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001c0c:	f7ff fc0e 	bl	800142c <HAL_GetTick>
 8001c10:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c12:	2280      	movs	r2, #128	; 0x80
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	0052      	lsls	r2, r2, #1
 8001c18:	4213      	tst	r3, r2
 8001c1a:	d1e9      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x2d4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c1c:	f7ff fc06 	bl	800142c <HAL_GetTick>
 8001c20:	9b01      	ldr	r3, [sp, #4]
 8001c22:	1ac0      	subs	r0, r0, r3
 8001c24:	2864      	cmp	r0, #100	; 0x64
 8001c26:	d9f4      	bls.n	8001c12 <HAL_RCC_OscConfig+0x2f6>
 8001c28:	e6e9      	b.n	80019fe <HAL_RCC_OscConfig+0xe2>
 8001c2a:	46c0      	nop			; (mov r8, r8)
 8001c2c:	40021000 	.word	0x40021000
 8001c30:	ffff1fff 	.word	0xffff1fff
 8001c34:	0800379c 	.word	0x0800379c
 8001c38:	20000000 	.word	0x20000000
 8001c3c:	20000008 	.word	0x20000008
 8001c40:	fffeffff 	.word	0xfffeffff
 8001c44:	fffbffff 	.word	0xfffbffff
 8001c48:	ffffe0ff 	.word	0xffffe0ff
 8001c4c:	fffffeff 	.word	0xfffffeff
 8001c50:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d116      	bne.n	8001c86 <HAL_RCC_OscConfig+0x36a>
 8001c58:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001c5a:	4a51      	ldr	r2, [pc, #324]	; (8001da0 <HAL_RCC_OscConfig+0x484>)
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	6523      	str	r3, [r4, #80]	; 0x50
 8001c60:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001c62:	4a50      	ldr	r2, [pc, #320]	; (8001da4 <HAL_RCC_OscConfig+0x488>)
 8001c64:	4013      	ands	r3, r2
 8001c66:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001c68:	f7ff fbe0 	bl	800142c <HAL_GetTick>
 8001c6c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001c6e:	2280      	movs	r2, #128	; 0x80
 8001c70:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001c72:	0092      	lsls	r2, r2, #2
 8001c74:	4213      	tst	r3, r2
 8001c76:	d01a      	beq.n	8001cae <HAL_RCC_OscConfig+0x392>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c78:	f7ff fbd8 	bl	800142c <HAL_GetTick>
 8001c7c:	4b4a      	ldr	r3, [pc, #296]	; (8001da8 <HAL_RCC_OscConfig+0x48c>)
 8001c7e:	1bc0      	subs	r0, r0, r7
 8001c80:	4298      	cmp	r0, r3
 8001c82:	d9f4      	bls.n	8001c6e <HAL_RCC_OscConfig+0x352>
 8001c84:	e6bb      	b.n	80019fe <HAL_RCC_OscConfig+0xe2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c86:	21a0      	movs	r1, #160	; 0xa0
 8001c88:	00c9      	lsls	r1, r1, #3
 8001c8a:	428b      	cmp	r3, r1
 8001c8c:	d118      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x3a4>
 8001c8e:	2380      	movs	r3, #128	; 0x80
 8001c90:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8001c92:	00db      	lsls	r3, r3, #3
 8001c94:	430b      	orrs	r3, r1
 8001c96:	6523      	str	r3, [r4, #80]	; 0x50
 8001c98:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001c9a:	431a      	orrs	r2, r3
 8001c9c:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001c9e:	f7ff fbc5 	bl	800142c <HAL_GetTick>
 8001ca2:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ca4:	2280      	movs	r2, #128	; 0x80
 8001ca6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001ca8:	0092      	lsls	r2, r2, #2
 8001caa:	4213      	tst	r3, r2
 8001cac:	d010      	beq.n	8001cd0 <HAL_RCC_OscConfig+0x3b4>
    if(pwrclkchanged == SET)
 8001cae:	9b00      	ldr	r3, [sp, #0]
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d000      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x39a>
 8001cb4:	e67b      	b.n	80019ae <HAL_RCC_OscConfig+0x92>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cb6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001cb8:	4a3c      	ldr	r2, [pc, #240]	; (8001dac <HAL_RCC_OscConfig+0x490>)
 8001cba:	4013      	ands	r3, r2
 8001cbc:	63a3      	str	r3, [r4, #56]	; 0x38
 8001cbe:	e676      	b.n	80019ae <HAL_RCC_OscConfig+0x92>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cc0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001cc2:	4a37      	ldr	r2, [pc, #220]	; (8001da0 <HAL_RCC_OscConfig+0x484>)
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	6523      	str	r3, [r4, #80]	; 0x50
 8001cc8:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001cca:	4a36      	ldr	r2, [pc, #216]	; (8001da4 <HAL_RCC_OscConfig+0x488>)
 8001ccc:	4013      	ands	r3, r2
 8001cce:	e796      	b.n	8001bfe <HAL_RCC_OscConfig+0x2e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cd0:	f7ff fbac 	bl	800142c <HAL_GetTick>
 8001cd4:	4b34      	ldr	r3, [pc, #208]	; (8001da8 <HAL_RCC_OscConfig+0x48c>)
 8001cd6:	1bc0      	subs	r0, r0, r7
 8001cd8:	4298      	cmp	r0, r3
 8001cda:	d9e3      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x388>
 8001cdc:	e68f      	b.n	80019fe <HAL_RCC_OscConfig+0xe2>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cde:	2e0c      	cmp	r6, #12
 8001ce0:	d043      	beq.n	8001d6a <HAL_RCC_OscConfig+0x44e>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ce2:	4a33      	ldr	r2, [pc, #204]	; (8001db0 <HAL_RCC_OscConfig+0x494>)
 8001ce4:	2b02      	cmp	r3, #2
 8001ce6:	d12e      	bne.n	8001d46 <HAL_RCC_OscConfig+0x42a>
        __HAL_RCC_PLL_DISABLE();
 8001ce8:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001cea:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8001cec:	4013      	ands	r3, r2
 8001cee:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001cf0:	f7ff fb9c 	bl	800142c <HAL_GetTick>
 8001cf4:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001cf6:	04bf      	lsls	r7, r7, #18
 8001cf8:	6823      	ldr	r3, [r4, #0]
 8001cfa:	423b      	tst	r3, r7
 8001cfc:	d11d      	bne.n	8001d3a <HAL_RCC_OscConfig+0x41e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cfe:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8001d00:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001d02:	68e2      	ldr	r2, [r4, #12]
 8001d04:	430b      	orrs	r3, r1
 8001d06:	492b      	ldr	r1, [pc, #172]	; (8001db4 <HAL_RCC_OscConfig+0x498>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001d08:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d0a:	400a      	ands	r2, r1
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	6b2a      	ldr	r2, [r5, #48]	; 0x30
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001d10:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d12:	4313      	orrs	r3, r2
 8001d14:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8001d16:	2380      	movs	r3, #128	; 0x80
 8001d18:	6822      	ldr	r2, [r4, #0]
 8001d1a:	045b      	lsls	r3, r3, #17
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001d20:	f7ff fb84 	bl	800142c <HAL_GetTick>
 8001d24:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001d26:	6823      	ldr	r3, [r4, #0]
 8001d28:	4233      	tst	r3, r6
 8001d2a:	d000      	beq.n	8001d2e <HAL_RCC_OscConfig+0x412>
 8001d2c:	e643      	b.n	80019b6 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d2e:	f7ff fb7d 	bl	800142c <HAL_GetTick>
 8001d32:	1b40      	subs	r0, r0, r5
 8001d34:	2802      	cmp	r0, #2
 8001d36:	d9f6      	bls.n	8001d26 <HAL_RCC_OscConfig+0x40a>
 8001d38:	e661      	b.n	80019fe <HAL_RCC_OscConfig+0xe2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d3a:	f7ff fb77 	bl	800142c <HAL_GetTick>
 8001d3e:	1b80      	subs	r0, r0, r6
 8001d40:	2802      	cmp	r0, #2
 8001d42:	d9d9      	bls.n	8001cf8 <HAL_RCC_OscConfig+0x3dc>
 8001d44:	e65b      	b.n	80019fe <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_PLL_DISABLE();
 8001d46:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001d48:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001d4e:	f7ff fb6d 	bl	800142c <HAL_GetTick>
 8001d52:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001d54:	04b6      	lsls	r6, r6, #18
 8001d56:	6823      	ldr	r3, [r4, #0]
 8001d58:	4233      	tst	r3, r6
 8001d5a:	d100      	bne.n	8001d5e <HAL_RCC_OscConfig+0x442>
 8001d5c:	e62b      	b.n	80019b6 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d5e:	f7ff fb65 	bl	800142c <HAL_GetTick>
 8001d62:	1b40      	subs	r0, r0, r5
 8001d64:	2802      	cmp	r0, #2
 8001d66:	d9f6      	bls.n	8001d56 <HAL_RCC_OscConfig+0x43a>
 8001d68:	e649      	b.n	80019fe <HAL_RCC_OscConfig+0xe2>
        return HAL_ERROR;
 8001d6a:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d100      	bne.n	8001d72 <HAL_RCC_OscConfig+0x456>
 8001d70:	e646      	b.n	8001a00 <HAL_RCC_OscConfig+0xe4>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d72:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 8001d74:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d76:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8001d78:	0252      	lsls	r2, r2, #9
 8001d7a:	401a      	ands	r2, r3
 8001d7c:	428a      	cmp	r2, r1
 8001d7e:	d000      	beq.n	8001d82 <HAL_RCC_OscConfig+0x466>
 8001d80:	e627      	b.n	80019d2 <HAL_RCC_OscConfig+0xb6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001d82:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d84:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001d86:	0392      	lsls	r2, r2, #14
 8001d88:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d8a:	428a      	cmp	r2, r1
 8001d8c:	d000      	beq.n	8001d90 <HAL_RCC_OscConfig+0x474>
 8001d8e:	e620      	b.n	80019d2 <HAL_RCC_OscConfig+0xb6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001d90:	22c0      	movs	r2, #192	; 0xc0
 8001d92:	0412      	lsls	r2, r2, #16
 8001d94:	4013      	ands	r3, r2
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001d96:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d100      	bne.n	8001d9e <HAL_RCC_OscConfig+0x482>
 8001d9c:	e60b      	b.n	80019b6 <HAL_RCC_OscConfig+0x9a>
 8001d9e:	e618      	b.n	80019d2 <HAL_RCC_OscConfig+0xb6>
 8001da0:	fffffeff 	.word	0xfffffeff
 8001da4:	fffffbff 	.word	0xfffffbff
 8001da8:	00001388 	.word	0x00001388
 8001dac:	efffffff 	.word	0xefffffff
 8001db0:	feffffff 	.word	0xfeffffff
 8001db4:	ff02ffff 	.word	0xff02ffff

08001db8 <HAL_RCC_ClockConfig>:
{
 8001db8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001dba:	1e04      	subs	r4, r0, #0
 8001dbc:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 8001dbe:	d101      	bne.n	8001dc4 <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 8001dc0:	2001      	movs	r0, #1
}
 8001dc2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001dc4:	2501      	movs	r5, #1
 8001dc6:	4e5b      	ldr	r6, [pc, #364]	; (8001f34 <HAL_RCC_ClockConfig+0x17c>)
 8001dc8:	9a01      	ldr	r2, [sp, #4]
 8001dca:	6833      	ldr	r3, [r6, #0]
 8001dcc:	402b      	ands	r3, r5
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d331      	bcc.n	8001e36 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dd2:	6822      	ldr	r2, [r4, #0]
 8001dd4:	0793      	lsls	r3, r2, #30
 8001dd6:	d443      	bmi.n	8001e60 <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dd8:	07d2      	lsls	r2, r2, #31
 8001dda:	d449      	bmi.n	8001e70 <HAL_RCC_ClockConfig+0xb8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ddc:	2501      	movs	r5, #1
 8001dde:	6833      	ldr	r3, [r6, #0]
 8001de0:	9a01      	ldr	r2, [sp, #4]
 8001de2:	402b      	ands	r3, r5
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d909      	bls.n	8001dfc <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001de8:	6833      	ldr	r3, [r6, #0]
 8001dea:	43ab      	bics	r3, r5
 8001dec:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8001dee:	f7ff fb1d 	bl	800142c <HAL_GetTick>
 8001df2:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001df4:	6833      	ldr	r3, [r6, #0]
 8001df6:	422b      	tst	r3, r5
 8001df8:	d000      	beq.n	8001dfc <HAL_RCC_ClockConfig+0x44>
 8001dfa:	e08c      	b.n	8001f16 <HAL_RCC_ClockConfig+0x15e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dfc:	6822      	ldr	r2, [r4, #0]
 8001dfe:	4d4e      	ldr	r5, [pc, #312]	; (8001f38 <HAL_RCC_ClockConfig+0x180>)
 8001e00:	0753      	lsls	r3, r2, #29
 8001e02:	d500      	bpl.n	8001e06 <HAL_RCC_ClockConfig+0x4e>
 8001e04:	e08f      	b.n	8001f26 <HAL_RCC_ClockConfig+0x16e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e06:	0712      	lsls	r2, r2, #28
 8001e08:	d506      	bpl.n	8001e18 <HAL_RCC_ClockConfig+0x60>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e0a:	68ea      	ldr	r2, [r5, #12]
 8001e0c:	6923      	ldr	r3, [r4, #16]
 8001e0e:	494b      	ldr	r1, [pc, #300]	; (8001f3c <HAL_RCC_ClockConfig+0x184>)
 8001e10:	00db      	lsls	r3, r3, #3
 8001e12:	400a      	ands	r2, r1
 8001e14:	4313      	orrs	r3, r2
 8001e16:	60eb      	str	r3, [r5, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e18:	f7ff fd38 	bl	800188c <HAL_RCC_GetSysClockFreq>
 8001e1c:	68eb      	ldr	r3, [r5, #12]
 8001e1e:	4a48      	ldr	r2, [pc, #288]	; (8001f40 <HAL_RCC_ClockConfig+0x188>)
 8001e20:	061b      	lsls	r3, r3, #24
 8001e22:	0f1b      	lsrs	r3, r3, #28
 8001e24:	5cd3      	ldrb	r3, [r2, r3]
 8001e26:	4947      	ldr	r1, [pc, #284]	; (8001f44 <HAL_RCC_ClockConfig+0x18c>)
 8001e28:	40d8      	lsrs	r0, r3
  status = HAL_InitTick(uwTickPrio);
 8001e2a:	4b47      	ldr	r3, [pc, #284]	; (8001f48 <HAL_RCC_ClockConfig+0x190>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e2c:	6008      	str	r0, [r1, #0]
  status = HAL_InitTick(uwTickPrio);
 8001e2e:	6818      	ldr	r0, [r3, #0]
 8001e30:	f7ff fab8 	bl	80013a4 <HAL_InitTick>
  if(status != HAL_OK)
 8001e34:	e7c5      	b.n	8001dc2 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e36:	6833      	ldr	r3, [r6, #0]
 8001e38:	9a01      	ldr	r2, [sp, #4]
 8001e3a:	43ab      	bics	r3, r5
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8001e40:	f7ff faf4 	bl	800142c <HAL_GetTick>
 8001e44:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e46:	6833      	ldr	r3, [r6, #0]
 8001e48:	9a01      	ldr	r2, [sp, #4]
 8001e4a:	402b      	ands	r3, r5
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d0c0      	beq.n	8001dd2 <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e50:	f7ff faec 	bl	800142c <HAL_GetTick>
 8001e54:	4b3d      	ldr	r3, [pc, #244]	; (8001f4c <HAL_RCC_ClockConfig+0x194>)
 8001e56:	1bc0      	subs	r0, r0, r7
 8001e58:	4298      	cmp	r0, r3
 8001e5a:	d9f4      	bls.n	8001e46 <HAL_RCC_ClockConfig+0x8e>
        return HAL_TIMEOUT;
 8001e5c:	2003      	movs	r0, #3
 8001e5e:	e7b0      	b.n	8001dc2 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e60:	20f0      	movs	r0, #240	; 0xf0
 8001e62:	4935      	ldr	r1, [pc, #212]	; (8001f38 <HAL_RCC_ClockConfig+0x180>)
 8001e64:	68cb      	ldr	r3, [r1, #12]
 8001e66:	4383      	bics	r3, r0
 8001e68:	68a0      	ldr	r0, [r4, #8]
 8001e6a:	4303      	orrs	r3, r0
 8001e6c:	60cb      	str	r3, [r1, #12]
 8001e6e:	e7b3      	b.n	8001dd8 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e70:	4d31      	ldr	r5, [pc, #196]	; (8001f38 <HAL_RCC_ClockConfig+0x180>)
 8001e72:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e74:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e76:	2a02      	cmp	r2, #2
 8001e78:	d118      	bne.n	8001eac <HAL_RCC_ClockConfig+0xf4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e7a:	039b      	lsls	r3, r3, #14
 8001e7c:	d5a0      	bpl.n	8001dc0 <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e7e:	2103      	movs	r1, #3
 8001e80:	68eb      	ldr	r3, [r5, #12]
 8001e82:	438b      	bics	r3, r1
 8001e84:	4313      	orrs	r3, r2
 8001e86:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 8001e88:	f7ff fad0 	bl	800142c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e8c:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8001e8e:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d118      	bne.n	8001ec6 <HAL_RCC_ClockConfig+0x10e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e94:	220c      	movs	r2, #12
 8001e96:	68eb      	ldr	r3, [r5, #12]
 8001e98:	4013      	ands	r3, r2
 8001e9a:	2b08      	cmp	r3, #8
 8001e9c:	d09e      	beq.n	8001ddc <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e9e:	f7ff fac5 	bl	800142c <HAL_GetTick>
 8001ea2:	4b2a      	ldr	r3, [pc, #168]	; (8001f4c <HAL_RCC_ClockConfig+0x194>)
 8001ea4:	1bc0      	subs	r0, r0, r7
 8001ea6:	4298      	cmp	r0, r3
 8001ea8:	d9f4      	bls.n	8001e94 <HAL_RCC_ClockConfig+0xdc>
 8001eaa:	e7d7      	b.n	8001e5c <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001eac:	2a03      	cmp	r2, #3
 8001eae:	d102      	bne.n	8001eb6 <HAL_RCC_ClockConfig+0xfe>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001eb0:	019b      	lsls	r3, r3, #6
 8001eb2:	d4e4      	bmi.n	8001e7e <HAL_RCC_ClockConfig+0xc6>
 8001eb4:	e784      	b.n	8001dc0 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001eb6:	2a01      	cmp	r2, #1
 8001eb8:	d102      	bne.n	8001ec0 <HAL_RCC_ClockConfig+0x108>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001eba:	075b      	lsls	r3, r3, #29
 8001ebc:	d4df      	bmi.n	8001e7e <HAL_RCC_ClockConfig+0xc6>
 8001ebe:	e77f      	b.n	8001dc0 <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001ec0:	059b      	lsls	r3, r3, #22
 8001ec2:	d4dc      	bmi.n	8001e7e <HAL_RCC_ClockConfig+0xc6>
 8001ec4:	e77c      	b.n	8001dc0 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ec6:	2b03      	cmp	r3, #3
 8001ec8:	d10b      	bne.n	8001ee2 <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001eca:	220c      	movs	r2, #12
 8001ecc:	68eb      	ldr	r3, [r5, #12]
 8001ece:	4013      	ands	r3, r2
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d083      	beq.n	8001ddc <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ed4:	f7ff faaa 	bl	800142c <HAL_GetTick>
 8001ed8:	4b1c      	ldr	r3, [pc, #112]	; (8001f4c <HAL_RCC_ClockConfig+0x194>)
 8001eda:	1bc0      	subs	r0, r0, r7
 8001edc:	4298      	cmp	r0, r3
 8001ede:	d9f4      	bls.n	8001eca <HAL_RCC_ClockConfig+0x112>
 8001ee0:	e7bc      	b.n	8001e5c <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d011      	beq.n	8001f0a <HAL_RCC_ClockConfig+0x152>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001ee6:	220c      	movs	r2, #12
 8001ee8:	68eb      	ldr	r3, [r5, #12]
 8001eea:	4213      	tst	r3, r2
 8001eec:	d100      	bne.n	8001ef0 <HAL_RCC_ClockConfig+0x138>
 8001eee:	e775      	b.n	8001ddc <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ef0:	f7ff fa9c 	bl	800142c <HAL_GetTick>
 8001ef4:	4b15      	ldr	r3, [pc, #84]	; (8001f4c <HAL_RCC_ClockConfig+0x194>)
 8001ef6:	1bc0      	subs	r0, r0, r7
 8001ef8:	4298      	cmp	r0, r3
 8001efa:	d9f4      	bls.n	8001ee6 <HAL_RCC_ClockConfig+0x12e>
 8001efc:	e7ae      	b.n	8001e5c <HAL_RCC_ClockConfig+0xa4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001efe:	f7ff fa95 	bl	800142c <HAL_GetTick>
 8001f02:	4b12      	ldr	r3, [pc, #72]	; (8001f4c <HAL_RCC_ClockConfig+0x194>)
 8001f04:	1bc0      	subs	r0, r0, r7
 8001f06:	4298      	cmp	r0, r3
 8001f08:	d8a8      	bhi.n	8001e5c <HAL_RCC_ClockConfig+0xa4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f0a:	220c      	movs	r2, #12
 8001f0c:	68eb      	ldr	r3, [r5, #12]
 8001f0e:	4013      	ands	r3, r2
 8001f10:	2b04      	cmp	r3, #4
 8001f12:	d1f4      	bne.n	8001efe <HAL_RCC_ClockConfig+0x146>
 8001f14:	e762      	b.n	8001ddc <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f16:	f7ff fa89 	bl	800142c <HAL_GetTick>
 8001f1a:	4b0c      	ldr	r3, [pc, #48]	; (8001f4c <HAL_RCC_ClockConfig+0x194>)
 8001f1c:	1bc0      	subs	r0, r0, r7
 8001f1e:	4298      	cmp	r0, r3
 8001f20:	d800      	bhi.n	8001f24 <HAL_RCC_ClockConfig+0x16c>
 8001f22:	e767      	b.n	8001df4 <HAL_RCC_ClockConfig+0x3c>
 8001f24:	e79a      	b.n	8001e5c <HAL_RCC_ClockConfig+0xa4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f26:	68eb      	ldr	r3, [r5, #12]
 8001f28:	4909      	ldr	r1, [pc, #36]	; (8001f50 <HAL_RCC_ClockConfig+0x198>)
 8001f2a:	400b      	ands	r3, r1
 8001f2c:	68e1      	ldr	r1, [r4, #12]
 8001f2e:	430b      	orrs	r3, r1
 8001f30:	60eb      	str	r3, [r5, #12]
 8001f32:	e768      	b.n	8001e06 <HAL_RCC_ClockConfig+0x4e>
 8001f34:	40022000 	.word	0x40022000
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	ffffc7ff 	.word	0xffffc7ff
 8001f40:	0800379c 	.word	0x0800379c
 8001f44:	20000000 	.word	0x20000000
 8001f48:	20000008 	.word	0x20000008
 8001f4c:	00001388 	.word	0x00001388
 8001f50:	fffff8ff 	.word	0xfffff8ff

08001f54 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f54:	4b04      	ldr	r3, [pc, #16]	; (8001f68 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8001f56:	4a05      	ldr	r2, [pc, #20]	; (8001f6c <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f58:	68db      	ldr	r3, [r3, #12]
 8001f5a:	4905      	ldr	r1, [pc, #20]	; (8001f70 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001f5c:	055b      	lsls	r3, r3, #21
 8001f5e:	0f5b      	lsrs	r3, r3, #29
 8001f60:	5ccb      	ldrb	r3, [r1, r3]
 8001f62:	6810      	ldr	r0, [r2, #0]
 8001f64:	40d8      	lsrs	r0, r3
}
 8001f66:	4770      	bx	lr
 8001f68:	40021000 	.word	0x40021000
 8001f6c:	20000000 	.word	0x20000000
 8001f70:	080037ac 	.word	0x080037ac

08001f74 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f74:	4b04      	ldr	r3, [pc, #16]	; (8001f88 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 8001f76:	4a05      	ldr	r2, [pc, #20]	; (8001f8c <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f78:	68db      	ldr	r3, [r3, #12]
 8001f7a:	4905      	ldr	r1, [pc, #20]	; (8001f90 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001f7c:	049b      	lsls	r3, r3, #18
 8001f7e:	0f5b      	lsrs	r3, r3, #29
 8001f80:	5ccb      	ldrb	r3, [r1, r3]
 8001f82:	6810      	ldr	r0, [r2, #0]
 8001f84:	40d8      	lsrs	r0, r3
}
 8001f86:	4770      	bx	lr
 8001f88:	40021000 	.word	0x40021000
 8001f8c:	20000000 	.word	0x20000000
 8001f90:	080037ac 	.word	0x080037ac

08001f94 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f94:	6803      	ldr	r3, [r0, #0]
{
 8001f96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001f98:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f9a:	069b      	lsls	r3, r3, #26
 8001f9c:	d52b      	bpl.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x62>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f9e:	2380      	movs	r3, #128	; 0x80
  FlagStatus       pwrclkchanged = RESET;
 8001fa0:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fa2:	4c51      	ldr	r4, [pc, #324]	; (80020e8 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8001fa4:	055b      	lsls	r3, r3, #21
 8001fa6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  FlagStatus       pwrclkchanged = RESET;
 8001fa8:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001faa:	421a      	tst	r2, r3
 8001fac:	d104      	bne.n	8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x24>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fae:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb8:	2780      	movs	r7, #128	; 0x80
 8001fba:	4e4c      	ldr	r6, [pc, #304]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8001fbc:	007f      	lsls	r7, r7, #1
 8001fbe:	6833      	ldr	r3, [r6, #0]
 8001fc0:	423b      	tst	r3, r7
 8001fc2:	d03f      	beq.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001fc4:	20c0      	movs	r0, #192	; 0xc0
 8001fc6:	22c0      	movs	r2, #192	; 0xc0
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001fc8:	6821      	ldr	r1, [r4, #0]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001fca:	686b      	ldr	r3, [r5, #4]
 8001fcc:	0380      	lsls	r0, r0, #14
 8001fce:	4059      	eors	r1, r3
 8001fd0:	0292      	lsls	r2, r2, #10
 8001fd2:	4201      	tst	r1, r0
 8001fd4:	d147      	bne.n	8002066 <HAL_RCCEx_PeriphCLKConfig+0xd2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001fd6:	6d20      	ldr	r0, [r4, #80]	; 0x50

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001fd8:	6829      	ldr	r1, [r5, #0]
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001fda:	0006      	movs	r6, r0
 8001fdc:	4016      	ands	r6, r2
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001fde:	4210      	tst	r0, r2
 8001fe0:	d14a      	bne.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001fe2:	682b      	ldr	r3, [r5, #0]
 8001fe4:	069b      	lsls	r3, r3, #26
 8001fe6:	d45b      	bmi.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001fe8:	9b00      	ldr	r3, [sp, #0]
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d103      	bne.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001ff0:	4a3f      	ldr	r2, [pc, #252]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001ff6:	682b      	ldr	r3, [r5, #0]
 8001ff8:	079a      	lsls	r2, r3, #30
 8001ffa:	d506      	bpl.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001ffc:	200c      	movs	r0, #12
 8001ffe:	493a      	ldr	r1, [pc, #232]	; (80020e8 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8002000:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8002002:	4382      	bics	r2, r0
 8002004:	68a8      	ldr	r0, [r5, #8]
 8002006:	4302      	orrs	r2, r0
 8002008:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800200a:	075a      	lsls	r2, r3, #29
 800200c:	d506      	bpl.n	800201c <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800200e:	4936      	ldr	r1, [pc, #216]	; (80020e8 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8002010:	4838      	ldr	r0, [pc, #224]	; (80020f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002012:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8002014:	4002      	ands	r2, r0
 8002016:	68e8      	ldr	r0, [r5, #12]
 8002018:	4302      	orrs	r2, r0
 800201a:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800201c:	071a      	lsls	r2, r3, #28
 800201e:	d506      	bpl.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002020:	4931      	ldr	r1, [pc, #196]	; (80020e8 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8002022:	4835      	ldr	r0, [pc, #212]	; (80020f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002024:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8002026:	4002      	ands	r2, r0
 8002028:	6928      	ldr	r0, [r5, #16]
 800202a:	4302      	orrs	r2, r0
 800202c:	64ca      	str	r2, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 800202e:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002030:	061b      	lsls	r3, r3, #24
 8002032:	d517      	bpl.n	8002064 <HAL_RCCEx_PeriphCLKConfig+0xd0>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002034:	4a2c      	ldr	r2, [pc, #176]	; (80020e8 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8002036:	4931      	ldr	r1, [pc, #196]	; (80020fc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002038:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800203a:	400b      	ands	r3, r1
 800203c:	6969      	ldr	r1, [r5, #20]
 800203e:	430b      	orrs	r3, r1
 8002040:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002042:	e00f      	b.n	8002064 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002044:	6833      	ldr	r3, [r6, #0]
 8002046:	433b      	orrs	r3, r7
 8002048:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800204a:	f7ff f9ef 	bl	800142c <HAL_GetTick>
 800204e:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002050:	6833      	ldr	r3, [r6, #0]
 8002052:	423b      	tst	r3, r7
 8002054:	d1b6      	bne.n	8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002056:	f7ff f9e9 	bl	800142c <HAL_GetTick>
 800205a:	9b01      	ldr	r3, [sp, #4]
 800205c:	1ac0      	subs	r0, r0, r3
 800205e:	2864      	cmp	r0, #100	; 0x64
 8002060:	d9f6      	bls.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0xbc>
          return HAL_TIMEOUT;
 8002062:	2003      	movs	r0, #3
}
 8002064:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002066:	0019      	movs	r1, r3
 8002068:	4011      	ands	r1, r2
 800206a:	4291      	cmp	r1, r2
 800206c:	d1b3      	bne.n	8001fd6 <HAL_RCCEx_PeriphCLKConfig+0x42>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800206e:	6821      	ldr	r1, [r4, #0]
          return HAL_ERROR;
 8002070:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002072:	0389      	lsls	r1, r1, #14
 8002074:	d5af      	bpl.n	8001fd6 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8002076:	e7f5      	b.n	8002064 <HAL_RCCEx_PeriphCLKConfig+0xd0>
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002078:	4013      	ands	r3, r2
 800207a:	42b3      	cmp	r3, r6
 800207c:	d0b1      	beq.n	8001fe2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800207e:	0689      	lsls	r1, r1, #26
 8002080:	d5b2      	bpl.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x54>
      __HAL_RCC_BACKUPRESET_FORCE();
 8002082:	2180      	movs	r1, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002084:	6d23      	ldr	r3, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 8002086:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8002088:	0309      	lsls	r1, r1, #12
 800208a:	4301      	orrs	r1, r0
 800208c:	6521      	str	r1, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800208e:	6d21      	ldr	r1, [r4, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002090:	4a1b      	ldr	r2, [pc, #108]	; (8002100 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002092:	481c      	ldr	r0, [pc, #112]	; (8002104 <HAL_RCCEx_PeriphCLKConfig+0x170>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002094:	401a      	ands	r2, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002096:	4001      	ands	r1, r0
 8002098:	6521      	str	r1, [r4, #80]	; 0x50
      RCC->CSR = temp_reg;
 800209a:	6522      	str	r2, [r4, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800209c:	05db      	lsls	r3, r3, #23
 800209e:	d412      	bmi.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x132>
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020a0:	6869      	ldr	r1, [r5, #4]
 80020a2:	23c0      	movs	r3, #192	; 0xc0
 80020a4:	000a      	movs	r2, r1
 80020a6:	029b      	lsls	r3, r3, #10
 80020a8:	401a      	ands	r2, r3
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d107      	bne.n	80020be <HAL_RCCEx_PeriphCLKConfig+0x12a>
 80020ae:	6823      	ldr	r3, [r4, #0]
 80020b0:	4815      	ldr	r0, [pc, #84]	; (8002108 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 80020b2:	4003      	ands	r3, r0
 80020b4:	20c0      	movs	r0, #192	; 0xc0
 80020b6:	0380      	lsls	r0, r0, #14
 80020b8:	4001      	ands	r1, r0
 80020ba:	430b      	orrs	r3, r1
 80020bc:	6023      	str	r3, [r4, #0]
 80020be:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80020c0:	431a      	orrs	r2, r3
 80020c2:	6522      	str	r2, [r4, #80]	; 0x50
 80020c4:	e790      	b.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x54>
        tickstart = HAL_GetTick();
 80020c6:	f7ff f9b1 	bl	800142c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80020ca:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 80020cc:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80020ce:	00bf      	lsls	r7, r7, #2
 80020d0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80020d2:	423b      	tst	r3, r7
 80020d4:	d000      	beq.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x144>
 80020d6:	e784      	b.n	8001fe2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020d8:	f7ff f9a8 	bl	800142c <HAL_GetTick>
 80020dc:	4b0b      	ldr	r3, [pc, #44]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80020de:	1b80      	subs	r0, r0, r6
 80020e0:	4298      	cmp	r0, r3
 80020e2:	d9f5      	bls.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80020e4:	e7bd      	b.n	8002062 <HAL_RCCEx_PeriphCLKConfig+0xce>
 80020e6:	46c0      	nop			; (mov r8, r8)
 80020e8:	40021000 	.word	0x40021000
 80020ec:	40007000 	.word	0x40007000
 80020f0:	efffffff 	.word	0xefffffff
 80020f4:	fffff3ff 	.word	0xfffff3ff
 80020f8:	ffffcfff 	.word	0xffffcfff
 80020fc:	fff3ffff 	.word	0xfff3ffff
 8002100:	fffcffff 	.word	0xfffcffff
 8002104:	fff7ffff 	.word	0xfff7ffff
 8002108:	ffcfffff 	.word	0xffcfffff
 800210c:	00001388 	.word	0x00001388

08002110 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8002110:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002112:	001d      	movs	r5, r3
 8002114:	0017      	movs	r7, r2
 8002116:	b085      	sub	sp, #20
 8002118:	000e      	movs	r6, r1
 800211a:	0004      	movs	r4, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800211c:	f7ff f986 	bl	800142c <HAL_GetTick>
 8002120:	19ed      	adds	r5, r5, r7
 8002122:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 8002124:	f7ff f982 	bl	800142c <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002128:	4b25      	ldr	r3, [pc, #148]	; (80021c0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb0>)
  tmp_tickstart = HAL_GetTick();
 800212a:	9001      	str	r0, [sp, #4]
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	015b      	lsls	r3, r3, #5
 8002130:	0d1b      	lsrs	r3, r3, #20
 8002132:	436b      	muls	r3, r5

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002134:	6822      	ldr	r2, [r4, #0]
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
      {
        tmp_timeout = 0U;
      }
      count--;
 8002136:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002138:	6893      	ldr	r3, [r2, #8]
 800213a:	4033      	ands	r3, r6
 800213c:	429e      	cmp	r6, r3
 800213e:	d001      	beq.n	8002144 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x34>
    }
  }

  return HAL_OK;
 8002140:	2000      	movs	r0, #0
 8002142:	e032      	b.n	80021aa <SPI_WaitFlagStateUntilTimeout.constprop.0+0x9a>
    if (Timeout != HAL_MAX_DELAY)
 8002144:	1c7b      	adds	r3, r7, #1
 8002146:	d0f7      	beq.n	8002138 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x28>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002148:	f7ff f970 	bl	800142c <HAL_GetTick>
 800214c:	9b01      	ldr	r3, [sp, #4]
 800214e:	1ac0      	subs	r0, r0, r3
 8002150:	42a8      	cmp	r0, r5
 8002152:	d32c      	bcc.n	80021ae <SPI_WaitFlagStateUntilTimeout.constprop.0+0x9e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002154:	21e0      	movs	r1, #224	; 0xe0
 8002156:	6823      	ldr	r3, [r4, #0]
 8002158:	685a      	ldr	r2, [r3, #4]
 800215a:	438a      	bics	r2, r1
 800215c:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800215e:	2282      	movs	r2, #130	; 0x82
 8002160:	6861      	ldr	r1, [r4, #4]
 8002162:	0052      	lsls	r2, r2, #1
 8002164:	4291      	cmp	r1, r2
 8002166:	d10c      	bne.n	8002182 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x72>
 8002168:	2180      	movs	r1, #128	; 0x80
 800216a:	68a2      	ldr	r2, [r4, #8]
 800216c:	0209      	lsls	r1, r1, #8
 800216e:	428a      	cmp	r2, r1
 8002170:	d003      	beq.n	800217a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002172:	2180      	movs	r1, #128	; 0x80
 8002174:	00c9      	lsls	r1, r1, #3
 8002176:	428a      	cmp	r2, r1
 8002178:	d103      	bne.n	8002182 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x72>
          __HAL_SPI_DISABLE(hspi);
 800217a:	2140      	movs	r1, #64	; 0x40
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	438a      	bics	r2, r1
 8002180:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002182:	2180      	movs	r1, #128	; 0x80
 8002184:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002186:	0189      	lsls	r1, r1, #6
 8002188:	428a      	cmp	r2, r1
 800218a:	d106      	bne.n	800219a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x8a>
          SPI_RESET_CRC(hspi);
 800218c:	6819      	ldr	r1, [r3, #0]
 800218e:	480d      	ldr	r0, [pc, #52]	; (80021c4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb4>)
 8002190:	4001      	ands	r1, r0
 8002192:	6019      	str	r1, [r3, #0]
 8002194:	6819      	ldr	r1, [r3, #0]
 8002196:	430a      	orrs	r2, r1
 8002198:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800219a:	0023      	movs	r3, r4
 800219c:	2201      	movs	r2, #1
 800219e:	3351      	adds	r3, #81	; 0x51
 80021a0:	701a      	strb	r2, [r3, #0]
        __HAL_UNLOCK(hspi);
 80021a2:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 80021a4:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 80021a6:	3450      	adds	r4, #80	; 0x50
 80021a8:	7023      	strb	r3, [r4, #0]
}
 80021aa:	b005      	add	sp, #20
 80021ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (count == 0U)
 80021ae:	9b03      	ldr	r3, [sp, #12]
        tmp_timeout = 0U;
 80021b0:	1e5a      	subs	r2, r3, #1
 80021b2:	4193      	sbcs	r3, r2
 80021b4:	425b      	negs	r3, r3
 80021b6:	401d      	ands	r5, r3
      count--;
 80021b8:	9b03      	ldr	r3, [sp, #12]
 80021ba:	3b01      	subs	r3, #1
 80021bc:	e7ba      	b.n	8002134 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
 80021be:	46c0      	nop			; (mov r8, r8)
 80021c0:	20000000 	.word	0x20000000
 80021c4:	ffffdfff 	.word	0xffffdfff

080021c8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80021c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021ca:	0013      	movs	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021cc:	2282      	movs	r2, #130	; 0x82
{
 80021ce:	0004      	movs	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021d0:	6840      	ldr	r0, [r0, #4]
 80021d2:	0052      	lsls	r2, r2, #1
 80021d4:	4290      	cmp	r0, r2
 80021d6:	d11e      	bne.n	8002216 <SPI_EndRxTransaction+0x4e>
 80021d8:	2080      	movs	r0, #128	; 0x80
 80021da:	2580      	movs	r5, #128	; 0x80
 80021dc:	68a2      	ldr	r2, [r4, #8]
 80021de:	0200      	lsls	r0, r0, #8
 80021e0:	00ed      	lsls	r5, r5, #3
 80021e2:	4282      	cmp	r2, r0
 80021e4:	d001      	beq.n	80021ea <SPI_EndRxTransaction+0x22>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80021e6:	42aa      	cmp	r2, r5
 80021e8:	d106      	bne.n	80021f8 <SPI_EndRxTransaction+0x30>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80021ea:	2740      	movs	r7, #64	; 0x40
 80021ec:	6826      	ldr	r6, [r4, #0]
 80021ee:	6830      	ldr	r0, [r6, #0]
 80021f0:	43b8      	bics	r0, r7
 80021f2:	6030      	str	r0, [r6, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80021f4:	42aa      	cmp	r2, r5
 80021f6:	d00e      	beq.n	8002216 <SPI_EndRxTransaction+0x4e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80021f8:	000a      	movs	r2, r1
 80021fa:	2180      	movs	r1, #128	; 0x80
 80021fc:	0020      	movs	r0, r4
 80021fe:	f7ff ff87 	bl	8002110 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8002202:	2800      	cmp	r0, #0
 8002204:	d101      	bne.n	800220a <SPI_EndRxTransaction+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8002206:	2000      	movs	r0, #0
}
 8002208:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800220a:	2320      	movs	r3, #32
 800220c:	6d62      	ldr	r2, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 800220e:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002210:	4313      	orrs	r3, r2
 8002212:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8002214:	e7f8      	b.n	8002208 <SPI_EndRxTransaction+0x40>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002216:	000a      	movs	r2, r1
 8002218:	2101      	movs	r1, #1
 800221a:	e7ef      	b.n	80021fc <SPI_EndRxTransaction+0x34>

0800221c <SPI_EndRxTxTransaction>:
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800221c:	4b16      	ldr	r3, [pc, #88]	; (8002278 <SPI_EndRxTxTransaction+0x5c>)
{
 800221e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002220:	0004      	movs	r4, r0
 8002222:	000d      	movs	r5, r1
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002224:	6818      	ldr	r0, [r3, #0]
 8002226:	4915      	ldr	r1, [pc, #84]	; (800227c <SPI_EndRxTxTransaction+0x60>)
{
 8002228:	0016      	movs	r6, r2
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800222a:	f7fd ff81 	bl	8000130 <__udivsi3>
 800222e:	23fa      	movs	r3, #250	; 0xfa
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	4343      	muls	r3, r0
 8002234:	9301      	str	r3, [sp, #4]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002236:	2382      	movs	r3, #130	; 0x82
 8002238:	6861      	ldr	r1, [r4, #4]
      if (count == 0U)
      {
        break;
      }
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800223a:	2280      	movs	r2, #128	; 0x80
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	4299      	cmp	r1, r3
 8002240:	d10d      	bne.n	800225e <SPI_EndRxTxTransaction+0x42>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002242:	0033      	movs	r3, r6
 8002244:	002a      	movs	r2, r5
 8002246:	2180      	movs	r1, #128	; 0x80
 8002248:	0020      	movs	r0, r4
 800224a:	f7ff ff61 	bl	8002110 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 800224e:	2800      	cmp	r0, #0
 8002250:	d00f      	beq.n	8002272 <SPI_EndRxTxTransaction+0x56>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002252:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 8002254:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002256:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002258:	4313      	orrs	r3, r2
 800225a:	6563      	str	r3, [r4, #84]	; 0x54
  }

  return HAL_OK;
}
 800225c:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
      if (count == 0U)
 800225e:	9b01      	ldr	r3, [sp, #4]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d006      	beq.n	8002272 <SPI_EndRxTxTransaction+0x56>
      count--;
 8002264:	9b01      	ldr	r3, [sp, #4]
 8002266:	3b01      	subs	r3, #1
 8002268:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800226a:	6823      	ldr	r3, [r4, #0]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	4213      	tst	r3, r2
 8002270:	d1f5      	bne.n	800225e <SPI_EndRxTxTransaction+0x42>
  return HAL_OK;
 8002272:	2000      	movs	r0, #0
 8002274:	e7f2      	b.n	800225c <SPI_EndRxTxTransaction+0x40>
 8002276:	46c0      	nop			; (mov r8, r8)
 8002278:	20000000 	.word	0x20000000
 800227c:	016e3600 	.word	0x016e3600

08002280 <HAL_SPI_Init>:
{
 8002280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002282:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002284:	2001      	movs	r0, #1
  if (hspi == NULL)
 8002286:	2c00      	cmp	r4, #0
 8002288:	d050      	beq.n	800232c <HAL_SPI_Init+0xac>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800228a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800228c:	2b00      	cmp	r3, #0
 800228e:	d14e      	bne.n	800232e <HAL_SPI_Init+0xae>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002290:	2282      	movs	r2, #130	; 0x82
 8002292:	6861      	ldr	r1, [r4, #4]
 8002294:	0052      	lsls	r2, r2, #1
 8002296:	4291      	cmp	r1, r2
 8002298:	d000      	beq.n	800229c <HAL_SPI_Init+0x1c>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800229a:	61e3      	str	r3, [r4, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800229c:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 800229e:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022a0:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80022a2:	3551      	adds	r5, #81	; 0x51
 80022a4:	782b      	ldrb	r3, [r5, #0]
 80022a6:	b2da      	uxtb	r2, r3
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d105      	bne.n	80022b8 <HAL_SPI_Init+0x38>
    hspi->Lock = HAL_UNLOCKED;
 80022ac:	0023      	movs	r3, r4
 80022ae:	3350      	adds	r3, #80	; 0x50
    HAL_SPI_MspInit(hspi);
 80022b0:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 80022b2:	701a      	strb	r2, [r3, #0]
    HAL_SPI_MspInit(hspi);
 80022b4:	f7fe ff8c 	bl	80011d0 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 80022b8:	2602      	movs	r6, #2
  __HAL_SPI_DISABLE(hspi);
 80022ba:	2240      	movs	r2, #64	; 0x40
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80022bc:	2082      	movs	r0, #130	; 0x82
 80022be:	2784      	movs	r7, #132	; 0x84
  hspi->State = HAL_SPI_STATE_BUSY;
 80022c0:	702e      	strb	r6, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 80022c2:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80022c4:	0040      	lsls	r0, r0, #1
  __HAL_SPI_DISABLE(hspi);
 80022c6:	680b      	ldr	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80022c8:	023f      	lsls	r7, r7, #8
  __HAL_SPI_DISABLE(hspi);
 80022ca:	4393      	bics	r3, r2
 80022cc:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80022ce:	6863      	ldr	r3, [r4, #4]
 80022d0:	69a2      	ldr	r2, [r4, #24]
 80022d2:	4003      	ands	r3, r0
 80022d4:	68a0      	ldr	r0, [r4, #8]
 80022d6:	4038      	ands	r0, r7
 80022d8:	2780      	movs	r7, #128	; 0x80
 80022da:	4303      	orrs	r3, r0
 80022dc:	68e0      	ldr	r0, [r4, #12]
 80022de:	013f      	lsls	r7, r7, #4
 80022e0:	4038      	ands	r0, r7
 80022e2:	4303      	orrs	r3, r0
 80022e4:	6920      	ldr	r0, [r4, #16]
 80022e6:	2738      	movs	r7, #56	; 0x38
 80022e8:	4030      	ands	r0, r6
 80022ea:	4303      	orrs	r3, r0
 80022ec:	6960      	ldr	r0, [r4, #20]
 80022ee:	3e01      	subs	r6, #1
 80022f0:	4030      	ands	r0, r6
 80022f2:	4303      	orrs	r3, r0
 80022f4:	2080      	movs	r0, #128	; 0x80
 80022f6:	0080      	lsls	r0, r0, #2
 80022f8:	4010      	ands	r0, r2
 80022fa:	4303      	orrs	r3, r0
 80022fc:	69e0      	ldr	r0, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80022fe:	0c12      	lsrs	r2, r2, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002300:	4038      	ands	r0, r7
 8002302:	4303      	orrs	r3, r0
 8002304:	6a20      	ldr	r0, [r4, #32]
 8002306:	3748      	adds	r7, #72	; 0x48
 8002308:	4038      	ands	r0, r7
 800230a:	2780      	movs	r7, #128	; 0x80
 800230c:	4303      	orrs	r3, r0
 800230e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002310:	01bf      	lsls	r7, r7, #6
 8002312:	4038      	ands	r0, r7
 8002314:	4303      	orrs	r3, r0
 8002316:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002318:	2304      	movs	r3, #4
 800231a:	2010      	movs	r0, #16
 800231c:	401a      	ands	r2, r3
 800231e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002320:	4003      	ands	r3, r0
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002322:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002324:	431a      	orrs	r2, r3
 8002326:	604a      	str	r2, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002328:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800232a:	702e      	strb	r6, [r5, #0]
}
 800232c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800232e:	2300      	movs	r3, #0
 8002330:	6123      	str	r3, [r4, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002332:	6163      	str	r3, [r4, #20]
 8002334:	e7b2      	b.n	800229c <HAL_SPI_Init+0x1c>

08002336 <HAL_SPI_Transmit>:
{
 8002336:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002338:	001d      	movs	r5, r3
  __HAL_LOCK(hspi);
 800233a:	0003      	movs	r3, r0
{
 800233c:	b085      	sub	sp, #20
 800233e:	9100      	str	r1, [sp, #0]
  __HAL_LOCK(hspi);
 8002340:	3350      	adds	r3, #80	; 0x50
{
 8002342:	0016      	movs	r6, r2
  __HAL_LOCK(hspi);
 8002344:	781a      	ldrb	r2, [r3, #0]
{
 8002346:	0004      	movs	r4, r0
  __HAL_LOCK(hspi);
 8002348:	2702      	movs	r7, #2
 800234a:	2a01      	cmp	r2, #1
 800234c:	d100      	bne.n	8002350 <HAL_SPI_Transmit+0x1a>
 800234e:	e083      	b.n	8002458 <HAL_SPI_Transmit+0x122>
 8002350:	2201      	movs	r2, #1
 8002352:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8002354:	f7ff f86a 	bl	800142c <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8002358:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 800235a:	9001      	str	r0, [sp, #4]
  if (hspi->State != HAL_SPI_STATE_READY)
 800235c:	3351      	adds	r3, #81	; 0x51
 800235e:	781a      	ldrb	r2, [r3, #0]
 8002360:	b2d7      	uxtb	r7, r2
 8002362:	2a01      	cmp	r2, #1
 8002364:	d000      	beq.n	8002368 <HAL_SPI_Transmit+0x32>
 8002366:	e0a7      	b.n	80024b8 <HAL_SPI_Transmit+0x182>
  if ((pData == NULL) || (Size == 0U))
 8002368:	9a00      	ldr	r2, [sp, #0]
 800236a:	2a00      	cmp	r2, #0
 800236c:	d071      	beq.n	8002452 <HAL_SPI_Transmit+0x11c>
 800236e:	2e00      	cmp	r6, #0
 8002370:	d06f      	beq.n	8002452 <HAL_SPI_Transmit+0x11c>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002372:	2203      	movs	r2, #3
 8002374:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002376:	9a00      	ldr	r2, [sp, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002378:	2300      	movs	r3, #0
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800237a:	6322      	str	r2, [r4, #48]	; 0x30
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800237c:	2280      	movs	r2, #128	; 0x80
 800237e:	68a1      	ldr	r1, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002380:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002382:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002384:	86e6      	strh	r6, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8002386:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002388:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800238a:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 800238c:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxXferSize  = Size;
 800238e:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_DISABLE(hspi);
 8002390:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002392:	0212      	lsls	r2, r2, #8
 8002394:	4291      	cmp	r1, r2
 8002396:	d108      	bne.n	80023aa <HAL_SPI_Transmit+0x74>
    __HAL_SPI_DISABLE(hspi);
 8002398:	2140      	movs	r1, #64	; 0x40
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	438a      	bics	r2, r1
 800239e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80023a0:	2280      	movs	r2, #128	; 0x80
 80023a2:	6819      	ldr	r1, [r3, #0]
 80023a4:	01d2      	lsls	r2, r2, #7
 80023a6:	430a      	orrs	r2, r1
 80023a8:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80023aa:	2240      	movs	r2, #64	; 0x40
 80023ac:	6819      	ldr	r1, [r3, #0]
 80023ae:	4211      	tst	r1, r2
 80023b0:	d102      	bne.n	80023b8 <HAL_SPI_Transmit+0x82>
    __HAL_SPI_ENABLE(hspi);
 80023b2:	6819      	ldr	r1, [r3, #0]
 80023b4:	430a      	orrs	r2, r1
 80023b6:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80023b8:	2180      	movs	r1, #128	; 0x80
 80023ba:	68e0      	ldr	r0, [r4, #12]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80023bc:	6862      	ldr	r2, [r4, #4]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80023be:	0109      	lsls	r1, r1, #4
 80023c0:	4288      	cmp	r0, r1
 80023c2:	d14c      	bne.n	800245e <HAL_SPI_Transmit+0x128>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80023c4:	2a00      	cmp	r2, #0
 80023c6:	d001      	beq.n	80023cc <HAL_SPI_Transmit+0x96>
 80023c8:	2e01      	cmp	r6, #1
 80023ca:	d109      	bne.n	80023e0 <HAL_SPI_Transmit+0xaa>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80023cc:	9a00      	ldr	r2, [sp, #0]
 80023ce:	8812      	ldrh	r2, [r2, #0]
 80023d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80023d2:	9b00      	ldr	r3, [sp, #0]
 80023d4:	3302      	adds	r3, #2
 80023d6:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80023d8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80023da:	3b01      	subs	r3, #1
 80023dc:	b29b      	uxth	r3, r3
 80023de:	86e3      	strh	r3, [r4, #54]	; 0x36
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80023e0:	2602      	movs	r6, #2
    while (hspi->TxXferCount > 0U)
 80023e2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d119      	bne.n	800241c <HAL_SPI_Transmit+0xe6>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80023e8:	0029      	movs	r1, r5
 80023ea:	0020      	movs	r0, r4
 80023ec:	9a01      	ldr	r2, [sp, #4]
 80023ee:	f7ff ff15 	bl	800221c <SPI_EndRxTxTransaction>
 80023f2:	2800      	cmp	r0, #0
 80023f4:	d15d      	bne.n	80024b2 <HAL_SPI_Transmit+0x17c>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80023f6:	68a3      	ldr	r3, [r4, #8]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d106      	bne.n	800240a <HAL_SPI_Transmit+0xd4>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80023fc:	9303      	str	r3, [sp, #12]
 80023fe:	6823      	ldr	r3, [r4, #0]
 8002400:	68da      	ldr	r2, [r3, #12]
 8002402:	9203      	str	r2, [sp, #12]
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	9303      	str	r3, [sp, #12]
 8002408:	9b03      	ldr	r3, [sp, #12]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800240a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800240c:	2a00      	cmp	r2, #0
 800240e:	d120      	bne.n	8002452 <HAL_SPI_Transmit+0x11c>
    hspi->State = HAL_SPI_STATE_READY;
 8002410:	0023      	movs	r3, r4
 8002412:	2101      	movs	r1, #1
 8002414:	3351      	adds	r3, #81	; 0x51
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002416:	0017      	movs	r7, r2
    hspi->State = HAL_SPI_STATE_READY;
 8002418:	7019      	strb	r1, [r3, #0]
 800241a:	e01a      	b.n	8002452 <HAL_SPI_Transmit+0x11c>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800241c:	6822      	ldr	r2, [r4, #0]
 800241e:	6893      	ldr	r3, [r2, #8]
 8002420:	4233      	tst	r3, r6
 8002422:	d009      	beq.n	8002438 <HAL_SPI_Transmit+0x102>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002424:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002426:	8819      	ldrh	r1, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002428:	3302      	adds	r3, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800242a:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800242c:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800242e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002430:	3b01      	subs	r3, #1
 8002432:	b29b      	uxth	r3, r3
 8002434:	86e3      	strh	r3, [r4, #54]	; 0x36
 8002436:	e7d4      	b.n	80023e2 <HAL_SPI_Transmit+0xac>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002438:	f7fe fff8 	bl	800142c <HAL_GetTick>
 800243c:	9b01      	ldr	r3, [sp, #4]
 800243e:	1ac0      	subs	r0, r0, r3
 8002440:	42a8      	cmp	r0, r5
 8002442:	d3ce      	bcc.n	80023e2 <HAL_SPI_Transmit+0xac>
 8002444:	1c6b      	adds	r3, r5, #1
 8002446:	d0cc      	beq.n	80023e2 <HAL_SPI_Transmit+0xac>
          hspi->State = HAL_SPI_STATE_READY;
 8002448:	0023      	movs	r3, r4
 800244a:	2201      	movs	r2, #1
          errorcode = HAL_TIMEOUT;
 800244c:	2703      	movs	r7, #3
          hspi->State = HAL_SPI_STATE_READY;
 800244e:	3351      	adds	r3, #81	; 0x51
 8002450:	701a      	strb	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8002452:	2300      	movs	r3, #0
 8002454:	3450      	adds	r4, #80	; 0x50
 8002456:	7023      	strb	r3, [r4, #0]
}
 8002458:	0038      	movs	r0, r7
 800245a:	b005      	add	sp, #20
 800245c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800245e:	2a00      	cmp	r2, #0
 8002460:	d001      	beq.n	8002466 <HAL_SPI_Transmit+0x130>
 8002462:	2e01      	cmp	r6, #1
 8002464:	d109      	bne.n	800247a <HAL_SPI_Transmit+0x144>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002466:	9a00      	ldr	r2, [sp, #0]
 8002468:	7812      	ldrb	r2, [r2, #0]
 800246a:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800246c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800246e:	3301      	adds	r3, #1
 8002470:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002472:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002474:	3b01      	subs	r3, #1
 8002476:	b29b      	uxth	r3, r3
 8002478:	86e3      	strh	r3, [r4, #54]	; 0x36
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800247a:	2602      	movs	r6, #2
    while (hspi->TxXferCount > 0U)
 800247c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800247e:	2b00      	cmp	r3, #0
 8002480:	d0b2      	beq.n	80023e8 <HAL_SPI_Transmit+0xb2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002482:	6823      	ldr	r3, [r4, #0]
 8002484:	689a      	ldr	r2, [r3, #8]
 8002486:	4232      	tst	r2, r6
 8002488:	d00a      	beq.n	80024a0 <HAL_SPI_Transmit+0x16a>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800248a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800248c:	7812      	ldrb	r2, [r2, #0]
 800248e:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002490:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002492:	3301      	adds	r3, #1
 8002494:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002496:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002498:	3b01      	subs	r3, #1
 800249a:	b29b      	uxth	r3, r3
 800249c:	86e3      	strh	r3, [r4, #54]	; 0x36
 800249e:	e7ed      	b.n	800247c <HAL_SPI_Transmit+0x146>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80024a0:	f7fe ffc4 	bl	800142c <HAL_GetTick>
 80024a4:	9b01      	ldr	r3, [sp, #4]
 80024a6:	1ac0      	subs	r0, r0, r3
 80024a8:	42a8      	cmp	r0, r5
 80024aa:	d3e7      	bcc.n	800247c <HAL_SPI_Transmit+0x146>
 80024ac:	1c6b      	adds	r3, r5, #1
 80024ae:	d0e5      	beq.n	800247c <HAL_SPI_Transmit+0x146>
 80024b0:	e7ca      	b.n	8002448 <HAL_SPI_Transmit+0x112>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80024b2:	2320      	movs	r3, #32
 80024b4:	6563      	str	r3, [r4, #84]	; 0x54
 80024b6:	e79e      	b.n	80023f6 <HAL_SPI_Transmit+0xc0>
    errorcode = HAL_BUSY;
 80024b8:	2702      	movs	r7, #2
 80024ba:	e7ca      	b.n	8002452 <HAL_SPI_Transmit+0x11c>

080024bc <HAL_SPI_TransmitReceive>:
{
 80024bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024be:	001e      	movs	r6, r3
  __HAL_LOCK(hspi);
 80024c0:	0003      	movs	r3, r0
 80024c2:	3350      	adds	r3, #80	; 0x50
{
 80024c4:	0017      	movs	r7, r2
  __HAL_LOCK(hspi);
 80024c6:	781a      	ldrb	r2, [r3, #0]
{
 80024c8:	0004      	movs	r4, r0
 80024ca:	000d      	movs	r5, r1
  __HAL_LOCK(hspi);
 80024cc:	2002      	movs	r0, #2
{
 80024ce:	b085      	sub	sp, #20
  __HAL_LOCK(hspi);
 80024d0:	2a01      	cmp	r2, #1
 80024d2:	d100      	bne.n	80024d6 <HAL_SPI_TransmitReceive+0x1a>
 80024d4:	e094      	b.n	8002600 <HAL_SPI_TransmitReceive+0x144>
 80024d6:	2201      	movs	r2, #1
 80024d8:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 80024da:	f7fe ffa7 	bl	800142c <HAL_GetTick>
  tmp_state           = hspi->State;
 80024de:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 80024e0:	9001      	str	r0, [sp, #4]
  tmp_state           = hspi->State;
 80024e2:	3351      	adds	r3, #81	; 0x51
 80024e4:	781b      	ldrb	r3, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80024e6:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 80024e8:	b2da      	uxtb	r2, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d00c      	beq.n	8002508 <HAL_SPI_TransmitReceive+0x4c>
 80024ee:	2382      	movs	r3, #130	; 0x82
    errorcode = HAL_BUSY;
 80024f0:	2002      	movs	r0, #2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80024f2:	005b      	lsls	r3, r3, #1
 80024f4:	4299      	cmp	r1, r3
 80024f6:	d000      	beq.n	80024fa <HAL_SPI_TransmitReceive+0x3e>
 80024f8:	e07f      	b.n	80025fa <HAL_SPI_TransmitReceive+0x13e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80024fa:	68a3      	ldr	r3, [r4, #8]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d000      	beq.n	8002502 <HAL_SPI_TransmitReceive+0x46>
 8002500:	e07b      	b.n	80025fa <HAL_SPI_TransmitReceive+0x13e>
 8002502:	2a04      	cmp	r2, #4
 8002504:	d000      	beq.n	8002508 <HAL_SPI_TransmitReceive+0x4c>
 8002506:	e078      	b.n	80025fa <HAL_SPI_TransmitReceive+0x13e>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002508:	2d00      	cmp	r5, #0
 800250a:	d101      	bne.n	8002510 <HAL_SPI_TransmitReceive+0x54>
    errorcode = HAL_ERROR;
 800250c:	2001      	movs	r0, #1
    goto error;
 800250e:	e074      	b.n	80025fa <HAL_SPI_TransmitReceive+0x13e>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002510:	2f00      	cmp	r7, #0
 8002512:	d0fb      	beq.n	800250c <HAL_SPI_TransmitReceive+0x50>
 8002514:	2e00      	cmp	r6, #0
 8002516:	d0f9      	beq.n	800250c <HAL_SPI_TransmitReceive+0x50>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002518:	0023      	movs	r3, r4
 800251a:	3351      	adds	r3, #81	; 0x51
 800251c:	781a      	ldrb	r2, [r3, #0]
 800251e:	2a04      	cmp	r2, #4
 8002520:	d001      	beq.n	8002526 <HAL_SPI_TransmitReceive+0x6a>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002522:	2205      	movs	r2, #5
 8002524:	701a      	strb	r2, [r3, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002526:	2300      	movs	r3, #0
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002528:	2240      	movs	r2, #64	; 0x40
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800252a:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 800252c:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 800252e:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002530:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8002532:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8002534:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002536:	6818      	ldr	r0, [r3, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002538:	63a7      	str	r7, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800253a:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800253c:	6325      	str	r5, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800253e:	86a6      	strh	r6, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002540:	4210      	tst	r0, r2
 8002542:	d102      	bne.n	800254a <HAL_SPI_TransmitReceive+0x8e>
    __HAL_SPI_ENABLE(hspi);
 8002544:	6818      	ldr	r0, [r3, #0]
 8002546:	4302      	orrs	r2, r0
 8002548:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800254a:	2280      	movs	r2, #128	; 0x80
 800254c:	68e0      	ldr	r0, [r4, #12]
 800254e:	0112      	lsls	r2, r2, #4
 8002550:	4290      	cmp	r0, r2
 8002552:	d157      	bne.n	8002604 <HAL_SPI_TransmitReceive+0x148>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002554:	2900      	cmp	r1, #0
 8002556:	d001      	beq.n	800255c <HAL_SPI_TransmitReceive+0xa0>
 8002558:	2e01      	cmp	r6, #1
 800255a:	d107      	bne.n	800256c <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800255c:	882a      	ldrh	r2, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800255e:	3502      	adds	r5, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002560:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8002562:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002564:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002566:	3b01      	subs	r3, #1
 8002568:	b29b      	uxth	r3, r3
 800256a:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800256c:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800256e:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002570:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002572:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002574:	2b00      	cmp	r3, #0
 8002576:	d10d      	bne.n	8002594 <HAL_SPI_TransmitReceive+0xd8>
 8002578:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800257a:	2b00      	cmp	r3, #0
 800257c:	d10a      	bne.n	8002594 <HAL_SPI_TransmitReceive+0xd8>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800257e:	0020      	movs	r0, r4
 8002580:	9a01      	ldr	r2, [sp, #4]
 8002582:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002584:	f7ff fe4a 	bl	800221c <SPI_EndRxTxTransaction>
 8002588:	2800      	cmp	r0, #0
 800258a:	d100      	bne.n	800258e <HAL_SPI_TransmitReceive+0xd2>
 800258c:	e082      	b.n	8002694 <HAL_SPI_TransmitReceive+0x1d8>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800258e:	2320      	movs	r3, #32
 8002590:	6563      	str	r3, [r4, #84]	; 0x54
 8002592:	e7bb      	b.n	800250c <HAL_SPI_TransmitReceive+0x50>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002594:	6821      	ldr	r1, [r4, #0]
 8002596:	688b      	ldr	r3, [r1, #8]
 8002598:	423b      	tst	r3, r7
 800259a:	d00e      	beq.n	80025ba <HAL_SPI_TransmitReceive+0xfe>
 800259c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d00b      	beq.n	80025ba <HAL_SPI_TransmitReceive+0xfe>
 80025a2:	2d01      	cmp	r5, #1
 80025a4:	d109      	bne.n	80025ba <HAL_SPI_TransmitReceive+0xfe>
        txallowed = 0U;
 80025a6:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80025a8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80025aa:	881a      	ldrh	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80025ac:	3302      	adds	r3, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80025ae:	60ca      	str	r2, [r1, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80025b0:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80025b2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80025b4:	3b01      	subs	r3, #1
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80025ba:	688b      	ldr	r3, [r1, #8]
 80025bc:	001a      	movs	r2, r3
 80025be:	4032      	ands	r2, r6
 80025c0:	4233      	tst	r3, r6
 80025c2:	d00c      	beq.n	80025de <HAL_SPI_TransmitReceive+0x122>
 80025c4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d009      	beq.n	80025de <HAL_SPI_TransmitReceive+0x122>
        txallowed = 1U;
 80025ca:	0015      	movs	r5, r2
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80025cc:	68c9      	ldr	r1, [r1, #12]
 80025ce:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80025d0:	8019      	strh	r1, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80025d2:	3302      	adds	r3, #2
 80025d4:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80025d6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80025d8:	3b01      	subs	r3, #1
 80025da:	b29b      	uxth	r3, r3
 80025dc:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80025de:	f7fe ff25 	bl	800142c <HAL_GetTick>
 80025e2:	9b01      	ldr	r3, [sp, #4]
 80025e4:	1ac0      	subs	r0, r0, r3
 80025e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80025e8:	4298      	cmp	r0, r3
 80025ea:	d3c2      	bcc.n	8002572 <HAL_SPI_TransmitReceive+0xb6>
 80025ec:	3301      	adds	r3, #1
 80025ee:	d0c0      	beq.n	8002572 <HAL_SPI_TransmitReceive+0xb6>
        hspi->State = HAL_SPI_STATE_READY;
 80025f0:	0023      	movs	r3, r4
 80025f2:	2201      	movs	r2, #1
        errorcode = HAL_TIMEOUT;
 80025f4:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 80025f6:	3351      	adds	r3, #81	; 0x51
 80025f8:	701a      	strb	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 80025fa:	2300      	movs	r3, #0
 80025fc:	3450      	adds	r4, #80	; 0x50
 80025fe:	7023      	strb	r3, [r4, #0]
}
 8002600:	b005      	add	sp, #20
 8002602:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002604:	2900      	cmp	r1, #0
 8002606:	d001      	beq.n	800260c <HAL_SPI_TransmitReceive+0x150>
 8002608:	2e01      	cmp	r6, #1
 800260a:	d108      	bne.n	800261e <HAL_SPI_TransmitReceive+0x162>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800260c:	782a      	ldrb	r2, [r5, #0]
 800260e:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002610:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002612:	3301      	adds	r3, #1
 8002614:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002616:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002618:	3b01      	subs	r3, #1
 800261a:	b29b      	uxth	r3, r3
 800261c:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800261e:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002620:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002622:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002624:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002626:	2b00      	cmp	r3, #0
 8002628:	d102      	bne.n	8002630 <HAL_SPI_TransmitReceive+0x174>
 800262a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800262c:	2b00      	cmp	r3, #0
 800262e:	d0a6      	beq.n	800257e <HAL_SPI_TransmitReceive+0xc2>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002630:	6823      	ldr	r3, [r4, #0]
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	423a      	tst	r2, r7
 8002636:	d00f      	beq.n	8002658 <HAL_SPI_TransmitReceive+0x19c>
 8002638:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800263a:	2a00      	cmp	r2, #0
 800263c:	d00c      	beq.n	8002658 <HAL_SPI_TransmitReceive+0x19c>
 800263e:	2d01      	cmp	r5, #1
 8002640:	d10a      	bne.n	8002658 <HAL_SPI_TransmitReceive+0x19c>
        txallowed = 0U;
 8002642:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002644:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002646:	7812      	ldrb	r2, [r2, #0]
 8002648:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 800264a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800264c:	3301      	adds	r3, #1
 800264e:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002650:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002652:	3b01      	subs	r3, #1
 8002654:	b29b      	uxth	r3, r3
 8002656:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002658:	6823      	ldr	r3, [r4, #0]
 800265a:	6899      	ldr	r1, [r3, #8]
 800265c:	000a      	movs	r2, r1
 800265e:	4032      	ands	r2, r6
 8002660:	4231      	tst	r1, r6
 8002662:	d00d      	beq.n	8002680 <HAL_SPI_TransmitReceive+0x1c4>
 8002664:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8002666:	2900      	cmp	r1, #0
 8002668:	d00a      	beq.n	8002680 <HAL_SPI_TransmitReceive+0x1c4>
        txallowed = 1U;
 800266a:	0015      	movs	r5, r2
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800266c:	68d9      	ldr	r1, [r3, #12]
 800266e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002670:	7019      	strb	r1, [r3, #0]
        hspi->pRxBuffPtr++;
 8002672:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002674:	3301      	adds	r3, #1
 8002676:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8002678:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800267a:	3b01      	subs	r3, #1
 800267c:	b29b      	uxth	r3, r3
 800267e:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002680:	f7fe fed4 	bl	800142c <HAL_GetTick>
 8002684:	9b01      	ldr	r3, [sp, #4]
 8002686:	1ac0      	subs	r0, r0, r3
 8002688:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800268a:	4298      	cmp	r0, r3
 800268c:	d3ca      	bcc.n	8002624 <HAL_SPI_TransmitReceive+0x168>
 800268e:	3301      	adds	r3, #1
 8002690:	d0c8      	beq.n	8002624 <HAL_SPI_TransmitReceive+0x168>
 8002692:	e7ad      	b.n	80025f0 <HAL_SPI_TransmitReceive+0x134>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002694:	68a3      	ldr	r3, [r4, #8]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d106      	bne.n	80026a8 <HAL_SPI_TransmitReceive+0x1ec>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800269a:	6823      	ldr	r3, [r4, #0]
 800269c:	9003      	str	r0, [sp, #12]
 800269e:	68da      	ldr	r2, [r3, #12]
 80026a0:	9203      	str	r2, [sp, #12]
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	9303      	str	r3, [sp, #12]
 80026a6:	9b03      	ldr	r3, [sp, #12]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80026a8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d000      	beq.n	80026b0 <HAL_SPI_TransmitReceive+0x1f4>
 80026ae:	e72d      	b.n	800250c <HAL_SPI_TransmitReceive+0x50>
    hspi->State = HAL_SPI_STATE_READY;
 80026b0:	0023      	movs	r3, r4
 80026b2:	2201      	movs	r2, #1
 80026b4:	3351      	adds	r3, #81	; 0x51
 80026b6:	701a      	strb	r2, [r3, #0]
 80026b8:	e79f      	b.n	80025fa <HAL_SPI_TransmitReceive+0x13e>
	...

080026bc <HAL_SPI_Receive>:
{
 80026bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hspi->State != HAL_SPI_STATE_READY)
 80026be:	0007      	movs	r7, r0
{
 80026c0:	b087      	sub	sp, #28
 80026c2:	9103      	str	r1, [sp, #12]
 80026c4:	9204      	str	r2, [sp, #16]
  if (hspi->State != HAL_SPI_STATE_READY)
 80026c6:	3751      	adds	r7, #81	; 0x51
{
 80026c8:	001e      	movs	r6, r3
  if (hspi->State != HAL_SPI_STATE_READY)
 80026ca:	783b      	ldrb	r3, [r7, #0]
{
 80026cc:	0004      	movs	r4, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80026ce:	b2dd      	uxtb	r5, r3
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d000      	beq.n	80026d6 <HAL_SPI_Receive+0x1a>
 80026d4:	e096      	b.n	8002804 <HAL_SPI_Receive+0x148>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80026d6:	3304      	adds	r3, #4
 80026d8:	6842      	ldr	r2, [r0, #4]
 80026da:	33ff      	adds	r3, #255	; 0xff
 80026dc:	429a      	cmp	r2, r3
 80026de:	d10d      	bne.n	80026fc <HAL_SPI_Receive+0x40>
 80026e0:	6883      	ldr	r3, [r0, #8]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d10a      	bne.n	80026fc <HAL_SPI_Receive+0x40>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80026e6:	3304      	adds	r3, #4
 80026e8:	703b      	strb	r3, [r7, #0]
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80026ea:	000a      	movs	r2, r1
 80026ec:	9b04      	ldr	r3, [sp, #16]
 80026ee:	9600      	str	r6, [sp, #0]
 80026f0:	f7ff fee4 	bl	80024bc <HAL_SPI_TransmitReceive>
 80026f4:	0005      	movs	r5, r0
}
 80026f6:	0028      	movs	r0, r5
 80026f8:	b007      	add	sp, #28
 80026fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hspi);
 80026fc:	0023      	movs	r3, r4
 80026fe:	3350      	adds	r3, #80	; 0x50
 8002700:	781a      	ldrb	r2, [r3, #0]
 8002702:	2a01      	cmp	r2, #1
 8002704:	d100      	bne.n	8002708 <HAL_SPI_Receive+0x4c>
 8002706:	e07f      	b.n	8002808 <HAL_SPI_Receive+0x14c>
 8002708:	2201      	movs	r2, #1
 800270a:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800270c:	f7fe fe8e 	bl	800142c <HAL_GetTick>
  if ((pData == NULL) || (Size == 0U))
 8002710:	9b03      	ldr	r3, [sp, #12]
  tickstart = HAL_GetTick();
 8002712:	9005      	str	r0, [sp, #20]
  if ((pData == NULL) || (Size == 0U))
 8002714:	2b00      	cmp	r3, #0
 8002716:	d065      	beq.n	80027e4 <HAL_SPI_Receive+0x128>
 8002718:	9b04      	ldr	r3, [sp, #16]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d062      	beq.n	80027e4 <HAL_SPI_Receive+0x128>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800271e:	2304      	movs	r3, #4
 8002720:	703b      	strb	r3, [r7, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002722:	2300      	movs	r3, #0
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002724:	9a03      	ldr	r2, [sp, #12]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002726:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002728:	63a2      	str	r2, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800272a:	9a04      	ldr	r2, [sp, #16]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800272c:	68a1      	ldr	r1, [r4, #8]
  hspi->RxXferCount = Size;
 800272e:	87e2      	strh	r2, [r4, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002730:	87a2      	strh	r2, [r4, #60]	; 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002732:	2280      	movs	r2, #128	; 0x80
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002734:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002736:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002738:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 800273a:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 800273c:	6463      	str	r3, [r4, #68]	; 0x44
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800273e:	0212      	lsls	r2, r2, #8
    __HAL_SPI_DISABLE(hspi);
 8002740:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002742:	4291      	cmp	r1, r2
 8002744:	d107      	bne.n	8002756 <HAL_SPI_Receive+0x9a>
    __HAL_SPI_DISABLE(hspi);
 8002746:	2140      	movs	r1, #64	; 0x40
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	438a      	bics	r2, r1
 800274c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	492e      	ldr	r1, [pc, #184]	; (800280c <HAL_SPI_Receive+0x150>)
 8002752:	400a      	ands	r2, r1
 8002754:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002756:	2240      	movs	r2, #64	; 0x40
 8002758:	6819      	ldr	r1, [r3, #0]
 800275a:	4211      	tst	r1, r2
 800275c:	d102      	bne.n	8002764 <HAL_SPI_Receive+0xa8>
    __HAL_SPI_ENABLE(hspi);
 800275e:	6819      	ldr	r1, [r3, #0]
 8002760:	430a      	orrs	r2, r1
 8002762:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002764:	68e3      	ldr	r3, [r4, #12]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d020      	beq.n	80027ac <HAL_SPI_Receive+0xf0>
    while (hspi->RxXferCount > 0U)
 800276a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800276c:	2b00      	cmp	r3, #0
 800276e:	d020      	beq.n	80027b2 <HAL_SPI_Receive+0xf6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002770:	2101      	movs	r1, #1
 8002772:	6823      	ldr	r3, [r4, #0]
 8002774:	689a      	ldr	r2, [r3, #8]
 8002776:	420a      	tst	r2, r1
 8002778:	d038      	beq.n	80027ec <HAL_SPI_Receive+0x130>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800277a:	68da      	ldr	r2, [r3, #12]
 800277c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800277e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002780:	3302      	adds	r3, #2
 8002782:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8002784:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002786:	3b01      	subs	r3, #1
 8002788:	b29b      	uxth	r3, r3
 800278a:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800278c:	e7ed      	b.n	800276a <HAL_SPI_Receive+0xae>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800278e:	2101      	movs	r1, #1
 8002790:	6823      	ldr	r3, [r4, #0]
 8002792:	689a      	ldr	r2, [r3, #8]
 8002794:	420a      	tst	r2, r1
 8002796:	d01a      	beq.n	80027ce <HAL_SPI_Receive+0x112>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002798:	7b1b      	ldrb	r3, [r3, #12]
 800279a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800279c:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800279e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80027a0:	185b      	adds	r3, r3, r1
 80027a2:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80027a4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80027a6:	3b01      	subs	r3, #1
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 80027ac:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d1ed      	bne.n	800278e <HAL_SPI_Receive+0xd2>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80027b2:	0031      	movs	r1, r6
 80027b4:	0020      	movs	r0, r4
 80027b6:	9a05      	ldr	r2, [sp, #20]
 80027b8:	f7ff fd06 	bl	80021c8 <SPI_EndRxTransaction>
 80027bc:	2800      	cmp	r0, #0
 80027be:	d11e      	bne.n	80027fe <HAL_SPI_Receive+0x142>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80027c0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d10e      	bne.n	80027e4 <HAL_SPI_Receive+0x128>
    hspi->State = HAL_SPI_STATE_READY;
 80027c6:	2201      	movs	r2, #1
  HAL_StatusTypeDef errorcode = HAL_OK;
 80027c8:	001d      	movs	r5, r3
    hspi->State = HAL_SPI_STATE_READY;
 80027ca:	703a      	strb	r2, [r7, #0]
 80027cc:	e00a      	b.n	80027e4 <HAL_SPI_Receive+0x128>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80027ce:	f7fe fe2d 	bl	800142c <HAL_GetTick>
 80027d2:	9b05      	ldr	r3, [sp, #20]
 80027d4:	1ac0      	subs	r0, r0, r3
 80027d6:	42b0      	cmp	r0, r6
 80027d8:	d3e8      	bcc.n	80027ac <HAL_SPI_Receive+0xf0>
 80027da:	1c73      	adds	r3, r6, #1
 80027dc:	d0e6      	beq.n	80027ac <HAL_SPI_Receive+0xf0>
          hspi->State = HAL_SPI_STATE_READY;
 80027de:	2301      	movs	r3, #1
          errorcode = HAL_TIMEOUT;
 80027e0:	2503      	movs	r5, #3
          hspi->State = HAL_SPI_STATE_READY;
 80027e2:	703b      	strb	r3, [r7, #0]
  __HAL_UNLOCK(hspi);
 80027e4:	2300      	movs	r3, #0
 80027e6:	3450      	adds	r4, #80	; 0x50
 80027e8:	7023      	strb	r3, [r4, #0]
  return errorcode;
 80027ea:	e784      	b.n	80026f6 <HAL_SPI_Receive+0x3a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80027ec:	f7fe fe1e 	bl	800142c <HAL_GetTick>
 80027f0:	9b05      	ldr	r3, [sp, #20]
 80027f2:	1ac0      	subs	r0, r0, r3
 80027f4:	42b0      	cmp	r0, r6
 80027f6:	d3b8      	bcc.n	800276a <HAL_SPI_Receive+0xae>
 80027f8:	1c73      	adds	r3, r6, #1
 80027fa:	d0b6      	beq.n	800276a <HAL_SPI_Receive+0xae>
 80027fc:	e7ef      	b.n	80027de <HAL_SPI_Receive+0x122>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80027fe:	2320      	movs	r3, #32
 8002800:	6563      	str	r3, [r4, #84]	; 0x54
 8002802:	e7dd      	b.n	80027c0 <HAL_SPI_Receive+0x104>
    errorcode = HAL_BUSY;
 8002804:	2502      	movs	r5, #2
 8002806:	e7ed      	b.n	80027e4 <HAL_SPI_Receive+0x128>
  __HAL_LOCK(hspi);
 8002808:	2502      	movs	r5, #2
 800280a:	e774      	b.n	80026f6 <HAL_SPI_Receive+0x3a>
 800280c:	ffffbfff 	.word	0xffffbfff

08002810 <HAL_SPI_ErrorCallback>:
 8002810:	4770      	bx	lr
	...

08002814 <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->CR2;
 8002814:	6803      	ldr	r3, [r0, #0]
{
 8002816:	b530      	push	{r4, r5, lr}
 8002818:	0004      	movs	r4, r0
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800281a:	2041      	movs	r0, #65	; 0x41
  uint32_t itsource = hspi->Instance->CR2;
 800281c:	6859      	ldr	r1, [r3, #4]
  uint32_t itflag   = hspi->Instance->SR;
 800281e:	689a      	ldr	r2, [r3, #8]
{
 8002820:	b085      	sub	sp, #20
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002822:	4010      	ands	r0, r2
 8002824:	2801      	cmp	r0, #1
 8002826:	d106      	bne.n	8002836 <HAL_SPI_IRQHandler+0x22>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002828:	0648      	lsls	r0, r1, #25
 800282a:	d504      	bpl.n	8002836 <HAL_SPI_IRQHandler+0x22>
    hspi->RxISR(hspi);
 800282c:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hspi->TxISR(hspi);
 800282e:	0020      	movs	r0, r4
 8002830:	4798      	blx	r3
}
 8002832:	b005      	add	sp, #20
 8002834:	bd30      	pop	{r4, r5, pc}
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002836:	0790      	lsls	r0, r2, #30
 8002838:	d503      	bpl.n	8002842 <HAL_SPI_IRQHandler+0x2e>
 800283a:	0608      	lsls	r0, r1, #24
 800283c:	d501      	bpl.n	8002842 <HAL_SPI_IRQHandler+0x2e>
    hspi->TxISR(hspi);
 800283e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002840:	e7f5      	b.n	800282e <HAL_SPI_IRQHandler+0x1a>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002842:	20b0      	movs	r0, #176	; 0xb0
 8002844:	0040      	lsls	r0, r0, #1
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002846:	4202      	tst	r2, r0
 8002848:	d0f3      	beq.n	8002832 <HAL_SPI_IRQHandler+0x1e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800284a:	0688      	lsls	r0, r1, #26
 800284c:	d5f1      	bpl.n	8002832 <HAL_SPI_IRQHandler+0x1e>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800284e:	0650      	lsls	r0, r2, #25
 8002850:	d50f      	bpl.n	8002872 <HAL_SPI_IRQHandler+0x5e>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002852:	0020      	movs	r0, r4
 8002854:	3051      	adds	r0, #81	; 0x51
 8002856:	7800      	ldrb	r0, [r0, #0]
 8002858:	2803      	cmp	r0, #3
 800285a:	d050      	beq.n	80028fe <HAL_SPI_IRQHandler+0xea>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800285c:	2004      	movs	r0, #4
 800285e:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8002860:	4328      	orrs	r0, r5
 8002862:	6560      	str	r0, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002864:	2000      	movs	r0, #0
 8002866:	9000      	str	r0, [sp, #0]
 8002868:	68d8      	ldr	r0, [r3, #12]
 800286a:	9000      	str	r0, [sp, #0]
 800286c:	6898      	ldr	r0, [r3, #8]
 800286e:	9000      	str	r0, [sp, #0]
 8002870:	9800      	ldr	r0, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002872:	0690      	lsls	r0, r2, #26
 8002874:	d50c      	bpl.n	8002890 <HAL_SPI_IRQHandler+0x7c>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002876:	2001      	movs	r0, #1
 8002878:	6d65      	ldr	r5, [r4, #84]	; 0x54
 800287a:	4328      	orrs	r0, r5
 800287c:	6560      	str	r0, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800287e:	2000      	movs	r0, #0
 8002880:	2540      	movs	r5, #64	; 0x40
 8002882:	9002      	str	r0, [sp, #8]
 8002884:	6898      	ldr	r0, [r3, #8]
 8002886:	9002      	str	r0, [sp, #8]
 8002888:	6818      	ldr	r0, [r3, #0]
 800288a:	43a8      	bics	r0, r5
 800288c:	6018      	str	r0, [r3, #0]
 800288e:	9802      	ldr	r0, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002890:	05d2      	lsls	r2, r2, #23
 8002892:	d508      	bpl.n	80028a6 <HAL_SPI_IRQHandler+0x92>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002894:	2208      	movs	r2, #8
 8002896:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002898:	4302      	orrs	r2, r0
 800289a:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800289c:	2200      	movs	r2, #0
 800289e:	9203      	str	r2, [sp, #12]
 80028a0:	689a      	ldr	r2, [r3, #8]
 80028a2:	9203      	str	r2, [sp, #12]
 80028a4:	9a03      	ldr	r2, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80028a6:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80028a8:	2a00      	cmp	r2, #0
 80028aa:	d0c2      	beq.n	8002832 <HAL_SPI_IRQHandler+0x1e>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80028ac:	20e0      	movs	r0, #224	; 0xe0
 80028ae:	685a      	ldr	r2, [r3, #4]
 80028b0:	4382      	bics	r2, r0
 80028b2:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 80028b4:	0022      	movs	r2, r4
 80028b6:	38df      	subs	r0, #223	; 0xdf
 80028b8:	3251      	adds	r2, #81	; 0x51
 80028ba:	7010      	strb	r0, [r2, #0]
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80028bc:	3002      	adds	r0, #2
 80028be:	4201      	tst	r1, r0
 80028c0:	d025      	beq.n	800290e <HAL_SPI_IRQHandler+0xfa>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80028c2:	685a      	ldr	r2, [r3, #4]
 80028c4:	4382      	bics	r2, r0
        if (hspi->hdmarx != NULL)
 80028c6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80028c8:	605a      	str	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 80028ca:	2800      	cmp	r0, #0
 80028cc:	d009      	beq.n	80028e2 <HAL_SPI_IRQHandler+0xce>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80028ce:	4b12      	ldr	r3, [pc, #72]	; (8002918 <HAL_SPI_IRQHandler+0x104>)
 80028d0:	6383      	str	r3, [r0, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80028d2:	f7fe feb7 	bl	8001644 <HAL_DMA_Abort_IT>
 80028d6:	2800      	cmp	r0, #0
 80028d8:	d003      	beq.n	80028e2 <HAL_SPI_IRQHandler+0xce>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80028da:	2340      	movs	r3, #64	; 0x40
 80028dc:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80028de:	4313      	orrs	r3, r2
 80028e0:	6563      	str	r3, [r4, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80028e2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80028e4:	2800      	cmp	r0, #0
 80028e6:	d0a4      	beq.n	8002832 <HAL_SPI_IRQHandler+0x1e>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80028e8:	4b0b      	ldr	r3, [pc, #44]	; (8002918 <HAL_SPI_IRQHandler+0x104>)
 80028ea:	6383      	str	r3, [r0, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80028ec:	f7fe feaa 	bl	8001644 <HAL_DMA_Abort_IT>
 80028f0:	2800      	cmp	r0, #0
 80028f2:	d09e      	beq.n	8002832 <HAL_SPI_IRQHandler+0x1e>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80028f4:	2340      	movs	r3, #64	; 0x40
 80028f6:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80028f8:	4313      	orrs	r3, r2
 80028fa:	6563      	str	r3, [r4, #84]	; 0x54
 80028fc:	e799      	b.n	8002832 <HAL_SPI_IRQHandler+0x1e>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80028fe:	2200      	movs	r2, #0
 8002900:	9201      	str	r2, [sp, #4]
 8002902:	68da      	ldr	r2, [r3, #12]
 8002904:	9201      	str	r2, [sp, #4]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	9301      	str	r3, [sp, #4]
 800290a:	9b01      	ldr	r3, [sp, #4]
        return;
 800290c:	e791      	b.n	8002832 <HAL_SPI_IRQHandler+0x1e>
        HAL_SPI_ErrorCallback(hspi);
 800290e:	0020      	movs	r0, r4
 8002910:	f7ff ff7e 	bl	8002810 <HAL_SPI_ErrorCallback>
 8002914:	e78d      	b.n	8002832 <HAL_SPI_IRQHandler+0x1e>
 8002916:	46c0      	nop			; (mov r8, r8)
 8002918:	0800291d 	.word	0x0800291d

0800291c <SPI_DMAAbortOnError>:
  hspi->RxXferCount = 0U;
 800291c:	2300      	movs	r3, #0
{
 800291e:	b510      	push	{r4, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002920:	6a80      	ldr	r0, [r0, #40]	; 0x28
  hspi->RxXferCount = 0U;
 8002922:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8002924:	86c3      	strh	r3, [r0, #54]	; 0x36
  HAL_SPI_ErrorCallback(hspi);
 8002926:	f7ff ff73 	bl	8002810 <HAL_SPI_ErrorCallback>
}
 800292a:	bd10      	pop	{r4, pc}

0800292c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800292c:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800292e:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002932:	2201      	movs	r2, #1
 8002934:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002938:	6801      	ldr	r1, [r0, #0]
 800293a:	4d12      	ldr	r5, [pc, #72]	; (8002984 <UART_EndRxTransfer+0x58>)
 800293c:	680b      	ldr	r3, [r1, #0]
 800293e:	402b      	ands	r3, r5
 8002940:	600b      	str	r3, [r1, #0]
 8002942:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002946:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800294a:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800294e:	6801      	ldr	r1, [r0, #0]
 8002950:	688b      	ldr	r3, [r1, #8]
 8002952:	4393      	bics	r3, r2
 8002954:	608b      	str	r3, [r1, #8]
 8002956:	f384 8810 	msr	PRIMASK, r4

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800295a:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800295c:	4293      	cmp	r3, r2
 800295e:	d10a      	bne.n	8002976 <UART_EndRxTransfer+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002960:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002964:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002968:	2410      	movs	r4, #16
 800296a:	6802      	ldr	r2, [r0, #0]
 800296c:	6813      	ldr	r3, [r2, #0]
 800296e:	43a3      	bics	r3, r4
 8002970:	6013      	str	r3, [r2, #0]
 8002972:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002976:	2220      	movs	r2, #32
 8002978:	1d03      	adds	r3, r0, #4
 800297a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800297c:	2300      	movs	r3, #0
 800297e:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002980:	6683      	str	r3, [r0, #104]	; 0x68
}
 8002982:	bd30      	pop	{r4, r5, pc}
 8002984:	fffffedf 	.word	0xfffffedf

08002988 <HAL_UART_Transmit_DMA>:
{
 8002988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800298a:	0013      	movs	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800298c:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
{
 800298e:	0004      	movs	r4, r0
    return HAL_BUSY;
 8002990:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 8002992:	2a20      	cmp	r2, #32
 8002994:	d130      	bne.n	80029f8 <HAL_UART_Transmit_DMA+0x70>
      return HAL_ERROR;
 8002996:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8002998:	2900      	cmp	r1, #0
 800299a:	d02d      	beq.n	80029f8 <HAL_UART_Transmit_DMA+0x70>
 800299c:	2b00      	cmp	r3, #0
 800299e:	d02b      	beq.n	80029f8 <HAL_UART_Transmit_DMA+0x70>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029a0:	2280      	movs	r2, #128	; 0x80
 80029a2:	68a0      	ldr	r0, [r4, #8]
 80029a4:	0152      	lsls	r2, r2, #5
 80029a6:	4290      	cmp	r0, r2
 80029a8:	d106      	bne.n	80029b8 <HAL_UART_Transmit_DMA+0x30>
 80029aa:	6922      	ldr	r2, [r4, #16]
 80029ac:	2a00      	cmp	r2, #0
 80029ae:	d103      	bne.n	80029b8 <HAL_UART_Transmit_DMA+0x30>
      if ((((uint32_t)pData) & 1U) != 0U)
 80029b0:	3201      	adds	r2, #1
      return HAL_ERROR;
 80029b2:	0010      	movs	r0, r2
      if ((((uint32_t)pData) & 1U) != 0U)
 80029b4:	4211      	tst	r1, r2
 80029b6:	d11f      	bne.n	80029f8 <HAL_UART_Transmit_DMA+0x70>
    huart->TxXferSize  = Size;
 80029b8:	0022      	movs	r2, r4
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029ba:	0025      	movs	r5, r4
    huart->TxXferSize  = Size;
 80029bc:	3250      	adds	r2, #80	; 0x50
    huart->pTxBuffPtr  = pData;
 80029be:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029c0:	2600      	movs	r6, #0
    huart->TxXferSize  = Size;
 80029c2:	8013      	strh	r3, [r2, #0]
    huart->TxXferCount = Size;
 80029c4:	8053      	strh	r3, [r2, #2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029c6:	2221      	movs	r2, #33	; 0x21
    if (huart->hdmatx != NULL)
 80029c8:	6f20      	ldr	r0, [r4, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029ca:	3508      	adds	r5, #8
 80029cc:	67ee      	str	r6, [r5, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029ce:	67e2      	str	r2, [r4, #124]	; 0x7c
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80029d0:	6822      	ldr	r2, [r4, #0]
    if (huart->hdmatx != NULL)
 80029d2:	42b0      	cmp	r0, r6
 80029d4:	d011      	beq.n	80029fa <HAL_UART_Transmit_DMA+0x72>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80029d6:	4f11      	ldr	r7, [pc, #68]	; (8002a1c <HAL_UART_Transmit_DMA+0x94>)
      huart->hdmatx->XferAbortCallback = NULL;
 80029d8:	6386      	str	r6, [r0, #56]	; 0x38
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80029da:	62c7      	str	r7, [r0, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80029dc:	4f10      	ldr	r7, [pc, #64]	; (8002a20 <HAL_UART_Transmit_DMA+0x98>)
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80029de:	3228      	adds	r2, #40	; 0x28
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80029e0:	6307      	str	r7, [r0, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80029e2:	4f10      	ldr	r7, [pc, #64]	; (8002a24 <HAL_UART_Transmit_DMA+0x9c>)
 80029e4:	6347      	str	r7, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80029e6:	f7fe fdcd 	bl	8001584 <HAL_DMA_Start_IT>
 80029ea:	42b0      	cmp	r0, r6
 80029ec:	d005      	beq.n	80029fa <HAL_UART_Transmit_DMA+0x72>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80029ee:	2310      	movs	r3, #16
        return HAL_ERROR;
 80029f0:	2001      	movs	r0, #1
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80029f2:	67eb      	str	r3, [r5, #124]	; 0x7c
        huart->gState = HAL_UART_STATE_READY;
 80029f4:	18db      	adds	r3, r3, r3
 80029f6:	67e3      	str	r3, [r4, #124]	; 0x7c
}
 80029f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80029fa:	2240      	movs	r2, #64	; 0x40
 80029fc:	6823      	ldr	r3, [r4, #0]
 80029fe:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a00:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a04:	2301      	movs	r3, #1
 8002a06:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002a0a:	6822      	ldr	r2, [r4, #0]
 8002a0c:	337f      	adds	r3, #127	; 0x7f
 8002a0e:	6890      	ldr	r0, [r2, #8]
 8002a10:	4303      	orrs	r3, r0
 8002a12:	6093      	str	r3, [r2, #8]
 8002a14:	f381 8810 	msr	PRIMASK, r1
    return HAL_OK;
 8002a18:	2000      	movs	r0, #0
 8002a1a:	e7ed      	b.n	80029f8 <HAL_UART_Transmit_DMA+0x70>
 8002a1c:	08002a29 	.word	0x08002a29
 8002a20:	08002a7b 	.word	0x08002a7b
 8002a24:	08002a87 	.word	0x08002a87

08002a28 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002a28:	0003      	movs	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8002a2a:	681b      	ldr	r3, [r3, #0]
{
 8002a2c:	b570      	push	{r4, r5, r6, lr}
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	2320      	movs	r3, #32
 8002a32:	0011      	movs	r1, r2
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002a34:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8002a36:	4019      	ands	r1, r3
 8002a38:	421a      	tst	r2, r3
 8002a3a:	d11a      	bne.n	8002a72 <UART_DMATransmitCplt+0x4a>
  {
    huart->TxXferCount = 0U;
 8002a3c:	0003      	movs	r3, r0
 8002a3e:	3352      	adds	r3, #82	; 0x52
 8002a40:	8019      	strh	r1, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a42:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a46:	2201      	movs	r2, #1
 8002a48:	f382 8810 	msr	PRIMASK, r2

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002a4c:	2580      	movs	r5, #128	; 0x80
 8002a4e:	6801      	ldr	r1, [r0, #0]
 8002a50:	688b      	ldr	r3, [r1, #8]
 8002a52:	43ab      	bics	r3, r5
 8002a54:	608b      	str	r3, [r1, #8]
 8002a56:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a5a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a5e:	f382 8810 	msr	PRIMASK, r2

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002a62:	2340      	movs	r3, #64	; 0x40
 8002a64:	6802      	ldr	r2, [r0, #0]
 8002a66:	6810      	ldr	r0, [r2, #0]
 8002a68:	4303      	orrs	r3, r0
 8002a6a:	6013      	str	r3, [r2, #0]
 8002a6c:	f381 8810 	msr	PRIMASK, r1
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002a70:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UART_TxCpltCallback(huart);
 8002a72:	f7fe fb65 	bl	8001140 <HAL_UART_TxCpltCallback>
}
 8002a76:	e7fb      	b.n	8002a70 <UART_DMATransmitCplt+0x48>

08002a78 <HAL_UART_TxHalfCpltCallback>:
 8002a78:	4770      	bx	lr

08002a7a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002a7a:	b510      	push	{r4, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8002a7c:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8002a7e:	f7ff fffb 	bl	8002a78 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002a82:	bd10      	pop	{r4, pc}

08002a84 <HAL_UART_RxCpltCallback>:
 8002a84:	4770      	bx	lr

08002a86 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002a86:	b570      	push	{r4, r5, r6, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002a88:	6a84      	ldr	r4, [r0, #40]	; 0x28

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8002a8a:	1d23      	adds	r3, r4, #4
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8002a8c:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8002a8e:	6fd9      	ldr	r1, [r3, #124]	; 0x7c

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8002a90:	6823      	ldr	r3, [r4, #0]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	061b      	lsls	r3, r3, #24
 8002a96:	d513      	bpl.n	8002ac0 <UART_DMAError+0x3a>
 8002a98:	2a21      	cmp	r2, #33	; 0x21
 8002a9a:	d111      	bne.n	8002ac0 <UART_DMAError+0x3a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8002a9c:	0023      	movs	r3, r4
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	3352      	adds	r3, #82	; 0x52
 8002aa2:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002aa4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002aae:	25c0      	movs	r5, #192	; 0xc0
 8002ab0:	6822      	ldr	r2, [r4, #0]
 8002ab2:	6813      	ldr	r3, [r2, #0]
 8002ab4:	43ab      	bics	r3, r5
 8002ab6:	6013      	str	r3, [r2, #0]
 8002ab8:	f380 8810 	msr	PRIMASK, r0
  huart->gState = HAL_UART_STATE_READY;
 8002abc:	2320      	movs	r3, #32
 8002abe:	67e3      	str	r3, [r4, #124]	; 0x7c
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8002ac0:	6823      	ldr	r3, [r4, #0]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	065b      	lsls	r3, r3, #25
 8002ac6:	d508      	bpl.n	8002ada <UART_DMAError+0x54>
 8002ac8:	2922      	cmp	r1, #34	; 0x22
 8002aca:	d106      	bne.n	8002ada <UART_DMAError+0x54>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8002acc:	0023      	movs	r3, r4
 8002ace:	2200      	movs	r2, #0
 8002ad0:	335a      	adds	r3, #90	; 0x5a
    UART_EndRxTransfer(huart);
 8002ad2:	0020      	movs	r0, r4
    huart->RxXferCount = 0U;
 8002ad4:	801a      	strh	r2, [r3, #0]
    UART_EndRxTransfer(huart);
 8002ad6:	f7ff ff29 	bl	800292c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002ada:	0022      	movs	r2, r4
 8002adc:	2310      	movs	r3, #16
 8002ade:	3208      	adds	r2, #8
 8002ae0:	6fd1      	ldr	r1, [r2, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002ae2:	0020      	movs	r0, r4
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002ae4:	430b      	orrs	r3, r1
 8002ae6:	67d3      	str	r3, [r2, #124]	; 0x7c
  HAL_UART_ErrorCallback(huart);
 8002ae8:	f7fe fb3e 	bl	8001168 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002aec:	bd70      	pop	{r4, r5, r6, pc}

08002aee <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002aee:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8002af0:	2300      	movs	r3, #0
 8002af2:	0002      	movs	r2, r0
{
 8002af4:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 8002af6:	325a      	adds	r2, #90	; 0x5a
 8002af8:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 8002afa:	3a08      	subs	r2, #8
 8002afc:	8013      	strh	r3, [r2, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002afe:	f7fe fb33 	bl	8001168 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002b02:	bd10      	pop	{r4, pc}

08002b04 <HAL_UART_IRQHandler>:
{
 8002b04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002b06:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002b08:	6800      	ldr	r0, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002b0a:	4bab      	ldr	r3, [pc, #684]	; (8002db8 <HAL_UART_IRQHandler+0x2b4>)
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002b0c:	69c1      	ldr	r1, [r0, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002b0e:	6806      	ldr	r6, [r0, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002b10:	6885      	ldr	r5, [r0, #8]
  if (errorflags == 0U)
 8002b12:	4219      	tst	r1, r3
 8002b14:	d10b      	bne.n	8002b2e <HAL_UART_IRQHandler+0x2a>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002b16:	2320      	movs	r3, #32
 8002b18:	4219      	tst	r1, r3
 8002b1a:	d100      	bne.n	8002b1e <HAL_UART_IRQHandler+0x1a>
 8002b1c:	e080      	b.n	8002c20 <HAL_UART_IRQHandler+0x11c>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002b1e:	421e      	tst	r6, r3
 8002b20:	d100      	bne.n	8002b24 <HAL_UART_IRQHandler+0x20>
 8002b22:	e07d      	b.n	8002c20 <HAL_UART_IRQHandler+0x11c>
      if (huart->RxISR != NULL)
 8002b24:	6ea3      	ldr	r3, [r4, #104]	; 0x68
      huart->TxISR(huart);
 8002b26:	0020      	movs	r0, r4
    if (huart->TxISR != NULL)
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d16f      	bne.n	8002c0c <HAL_UART_IRQHandler+0x108>
 8002b2c:	e06f      	b.n	8002c0e <HAL_UART_IRQHandler+0x10a>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002b2e:	2301      	movs	r3, #1
 8002b30:	002f      	movs	r7, r5
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002b32:	4aa2      	ldr	r2, [pc, #648]	; (8002dbc <HAL_UART_IRQHandler+0x2b8>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002b34:	401f      	ands	r7, r3
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002b36:	4032      	ands	r2, r6
 8002b38:	433a      	orrs	r2, r7
 8002b3a:	d100      	bne.n	8002b3e <HAL_UART_IRQHandler+0x3a>
 8002b3c:	e070      	b.n	8002c20 <HAL_UART_IRQHandler+0x11c>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002b3e:	0025      	movs	r5, r4
 8002b40:	3508      	adds	r5, #8
 8002b42:	4219      	tst	r1, r3
 8002b44:	d005      	beq.n	8002b52 <HAL_UART_IRQHandler+0x4e>
 8002b46:	05f2      	lsls	r2, r6, #23
 8002b48:	d503      	bpl.n	8002b52 <HAL_UART_IRQHandler+0x4e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002b4a:	6203      	str	r3, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002b4c:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	67eb      	str	r3, [r5, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002b52:	2302      	movs	r3, #2
 8002b54:	4219      	tst	r1, r3
 8002b56:	d006      	beq.n	8002b66 <HAL_UART_IRQHandler+0x62>
 8002b58:	2f00      	cmp	r7, #0
 8002b5a:	d004      	beq.n	8002b66 <HAL_UART_IRQHandler+0x62>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002b5c:	6203      	str	r3, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002b5e:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 8002b60:	18db      	adds	r3, r3, r3
 8002b62:	4313      	orrs	r3, r2
 8002b64:	67eb      	str	r3, [r5, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002b66:	2304      	movs	r3, #4
 8002b68:	4219      	tst	r1, r3
 8002b6a:	d006      	beq.n	8002b7a <HAL_UART_IRQHandler+0x76>
 8002b6c:	2f00      	cmp	r7, #0
 8002b6e:	d004      	beq.n	8002b7a <HAL_UART_IRQHandler+0x76>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002b70:	6203      	str	r3, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002b72:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 8002b74:	3b02      	subs	r3, #2
 8002b76:	4313      	orrs	r3, r2
 8002b78:	67eb      	str	r3, [r5, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002b7a:	2308      	movs	r3, #8
 8002b7c:	4219      	tst	r1, r3
 8002b7e:	d007      	beq.n	8002b90 <HAL_UART_IRQHandler+0x8c>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002b80:	2220      	movs	r2, #32
 8002b82:	4032      	ands	r2, r6
 8002b84:	433a      	orrs	r2, r7
 8002b86:	d003      	beq.n	8002b90 <HAL_UART_IRQHandler+0x8c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002b88:	6203      	str	r3, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002b8a:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	67eb      	str	r3, [r5, #124]	; 0x7c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002b90:	2380      	movs	r3, #128	; 0x80
 8002b92:	011b      	lsls	r3, r3, #4
 8002b94:	4219      	tst	r1, r3
 8002b96:	d006      	beq.n	8002ba6 <HAL_UART_IRQHandler+0xa2>
 8002b98:	0172      	lsls	r2, r6, #5
 8002b9a:	d504      	bpl.n	8002ba6 <HAL_UART_IRQHandler+0xa2>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002b9c:	6203      	str	r3, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002b9e:	2320      	movs	r3, #32
 8002ba0:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	67eb      	str	r3, [r5, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002ba6:	6feb      	ldr	r3, [r5, #124]	; 0x7c
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d030      	beq.n	8002c0e <HAL_UART_IRQHandler+0x10a>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002bac:	2320      	movs	r3, #32
 8002bae:	4219      	tst	r1, r3
 8002bb0:	d006      	beq.n	8002bc0 <HAL_UART_IRQHandler+0xbc>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002bb2:	421e      	tst	r6, r3
 8002bb4:	d004      	beq.n	8002bc0 <HAL_UART_IRQHandler+0xbc>
        if (huart->RxISR != NULL)
 8002bb6:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d001      	beq.n	8002bc0 <HAL_UART_IRQHandler+0xbc>
          huart->RxISR(huart);
 8002bbc:	0020      	movs	r0, r4
 8002bbe:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002bc0:	6822      	ldr	r2, [r4, #0]
      errorcode = huart->ErrorCode;
 8002bc2:	6feb      	ldr	r3, [r5, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002bc4:	2740      	movs	r7, #64	; 0x40
 8002bc6:	6896      	ldr	r6, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002bc8:	2228      	movs	r2, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002bca:	403e      	ands	r6, r7
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002bcc:	4013      	ands	r3, r2
        UART_EndRxTransfer(huart);
 8002bce:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002bd0:	431e      	orrs	r6, r3
 8002bd2:	d021      	beq.n	8002c18 <HAL_UART_IRQHandler+0x114>
        UART_EndRxTransfer(huart);
 8002bd4:	f7ff feaa 	bl	800292c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bd8:	6823      	ldr	r3, [r4, #0]
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	423b      	tst	r3, r7
 8002bde:	d017      	beq.n	8002c10 <HAL_UART_IRQHandler+0x10c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002be0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002be4:	2301      	movs	r3, #1
 8002be6:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bea:	6822      	ldr	r2, [r4, #0]
 8002bec:	6893      	ldr	r3, [r2, #8]
 8002bee:	43bb      	bics	r3, r7
 8002bf0:	6093      	str	r3, [r2, #8]
 8002bf2:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 8002bf6:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8002bf8:	2800      	cmp	r0, #0
 8002bfa:	d009      	beq.n	8002c10 <HAL_UART_IRQHandler+0x10c>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002bfc:	4b70      	ldr	r3, [pc, #448]	; (8002dc0 <HAL_UART_IRQHandler+0x2bc>)
 8002bfe:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002c00:	f7fe fd20 	bl	8001644 <HAL_DMA_Abort_IT>
 8002c04:	2800      	cmp	r0, #0
 8002c06:	d002      	beq.n	8002c0e <HAL_UART_IRQHandler+0x10a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002c08:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8002c0a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002c0c:	4798      	blx	r3
}
 8002c0e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
            HAL_UART_ErrorCallback(huart);
 8002c10:	0020      	movs	r0, r4
 8002c12:	f7fe faa9 	bl	8001168 <HAL_UART_ErrorCallback>
 8002c16:	e7fa      	b.n	8002c0e <HAL_UART_IRQHandler+0x10a>
        HAL_UART_ErrorCallback(huart);
 8002c18:	f7fe faa6 	bl	8001168 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c1c:	67ee      	str	r6, [r5, #124]	; 0x7c
 8002c1e:	e7f6      	b.n	8002c0e <HAL_UART_IRQHandler+0x10a>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c20:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002c22:	2b01      	cmp	r3, #1
 8002c24:	d000      	beq.n	8002c28 <HAL_UART_IRQHandler+0x124>
 8002c26:	e09a      	b.n	8002d5e <HAL_UART_IRQHandler+0x25a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002c28:	2210      	movs	r2, #16
 8002c2a:	4211      	tst	r1, r2
 8002c2c:	d100      	bne.n	8002c30 <HAL_UART_IRQHandler+0x12c>
 8002c2e:	e096      	b.n	8002d5e <HAL_UART_IRQHandler+0x25a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002c30:	4216      	tst	r6, r2
 8002c32:	d100      	bne.n	8002c36 <HAL_UART_IRQHandler+0x132>
 8002c34:	e093      	b.n	8002d5e <HAL_UART_IRQHandler+0x25a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002c36:	6202      	str	r2, [r0, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c38:	6881      	ldr	r1, [r0, #8]
 8002c3a:	2640      	movs	r6, #64	; 0x40
 8002c3c:	000f      	movs	r7, r1
 8002c3e:	4037      	ands	r7, r6
 8002c40:	4231      	tst	r1, r6
 8002c42:	d053      	beq.n	8002cec <HAL_UART_IRQHandler+0x1e8>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002c44:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8002c46:	6808      	ldr	r0, [r1, #0]
 8002c48:	6841      	ldr	r1, [r0, #4]
 8002c4a:	b289      	uxth	r1, r1
      if ((nb_remaining_rx_data > 0U)
 8002c4c:	2900      	cmp	r1, #0
 8002c4e:	d0de      	beq.n	8002c0e <HAL_UART_IRQHandler+0x10a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002c50:	0025      	movs	r5, r4
 8002c52:	3558      	adds	r5, #88	; 0x58
 8002c54:	882d      	ldrh	r5, [r5, #0]
 8002c56:	428d      	cmp	r5, r1
 8002c58:	d9d9      	bls.n	8002c0e <HAL_UART_IRQHandler+0x10a>
        huart->RxXferCount = nb_remaining_rx_data;
 8002c5a:	0025      	movs	r5, r4
 8002c5c:	355a      	adds	r5, #90	; 0x5a
 8002c5e:	8029      	strh	r1, [r5, #0]
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002c60:	6801      	ldr	r1, [r0, #0]
 8002c62:	2020      	movs	r0, #32
 8002c64:	000d      	movs	r5, r1
 8002c66:	4005      	ands	r5, r0
 8002c68:	9501      	str	r5, [sp, #4]
 8002c6a:	4201      	tst	r1, r0
 8002c6c:	d130      	bne.n	8002cd0 <HAL_UART_IRQHandler+0x1cc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c6e:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c72:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002c76:	6825      	ldr	r5, [r4, #0]
 8002c78:	4a52      	ldr	r2, [pc, #328]	; (8002dc4 <HAL_UART_IRQHandler+0x2c0>)
 8002c7a:	6829      	ldr	r1, [r5, #0]
 8002c7c:	4011      	ands	r1, r2
 8002c7e:	6029      	str	r1, [r5, #0]
 8002c80:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c84:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c88:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c8c:	6825      	ldr	r5, [r4, #0]
 8002c8e:	68a9      	ldr	r1, [r5, #8]
 8002c90:	4399      	bics	r1, r3
 8002c92:	60a9      	str	r1, [r5, #8]
 8002c94:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c98:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c9c:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ca0:	0021      	movs	r1, r4
 8002ca2:	c980      	ldmia	r1!, {r7}
 8002ca4:	68bd      	ldr	r5, [r7, #8]
 8002ca6:	43b5      	bics	r5, r6
 8002ca8:	60bd      	str	r5, [r7, #8]
 8002caa:	f38c 8810 	msr	PRIMASK, ip
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cae:	9a01      	ldr	r2, [sp, #4]
          huart->RxState = HAL_UART_STATE_READY;
 8002cb0:	67c8      	str	r0, [r1, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cb2:	6622      	str	r2, [r4, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cb4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cb8:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cbc:	2210      	movs	r2, #16
 8002cbe:	6821      	ldr	r1, [r4, #0]
 8002cc0:	680b      	ldr	r3, [r1, #0]
 8002cc2:	4393      	bics	r3, r2
 8002cc4:	600b      	str	r3, [r1, #0]
 8002cc6:	f380 8810 	msr	PRIMASK, r0
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002cca:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8002ccc:	f7fe fc9a 	bl	8001604 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002cd0:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002cd2:	0022      	movs	r2, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002cd4:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002cd6:	0023      	movs	r3, r4
 8002cd8:	3258      	adds	r2, #88	; 0x58
 8002cda:	335a      	adds	r3, #90	; 0x5a
 8002cdc:	881b      	ldrh	r3, [r3, #0]
 8002cde:	8811      	ldrh	r1, [r2, #0]
 8002ce0:	1ac9      	subs	r1, r1, r3
 8002ce2:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002ce4:	0020      	movs	r0, r4
 8002ce6:	f7fe fa25 	bl	8001134 <HAL_UARTEx_RxEventCallback>
 8002cea:	e790      	b.n	8002c0e <HAL_UART_IRQHandler+0x10a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002cec:	0025      	movs	r5, r4
 8002cee:	0021      	movs	r1, r4
 8002cf0:	355a      	adds	r5, #90	; 0x5a
 8002cf2:	8828      	ldrh	r0, [r5, #0]
      if ((huart->RxXferCount > 0U)
 8002cf4:	882d      	ldrh	r5, [r5, #0]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002cf6:	3158      	adds	r1, #88	; 0x58
 8002cf8:	8809      	ldrh	r1, [r1, #0]
 8002cfa:	b280      	uxth	r0, r0
      if ((huart->RxXferCount > 0U)
 8002cfc:	2d00      	cmp	r5, #0
 8002cfe:	d100      	bne.n	8002d02 <HAL_UART_IRQHandler+0x1fe>
 8002d00:	e785      	b.n	8002c0e <HAL_UART_IRQHandler+0x10a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002d02:	1a09      	subs	r1, r1, r0
 8002d04:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8002d06:	2900      	cmp	r1, #0
 8002d08:	d100      	bne.n	8002d0c <HAL_UART_IRQHandler+0x208>
 8002d0a:	e780      	b.n	8002c0e <HAL_UART_IRQHandler+0x10a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d0c:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d10:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d14:	6825      	ldr	r5, [r4, #0]
 8002d16:	4a2c      	ldr	r2, [pc, #176]	; (8002dc8 <HAL_UART_IRQHandler+0x2c4>)
 8002d18:	6828      	ldr	r0, [r5, #0]
 8002d1a:	4010      	ands	r0, r2
 8002d1c:	6028      	str	r0, [r5, #0]
 8002d1e:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d22:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d26:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d2a:	0020      	movs	r0, r4
 8002d2c:	c840      	ldmia	r0!, {r6}
 8002d2e:	68b5      	ldr	r5, [r6, #8]
 8002d30:	439d      	bics	r5, r3
 8002d32:	60b5      	str	r5, [r6, #8]
 8002d34:	f38c 8810 	msr	PRIMASK, ip
        huart->RxState = HAL_UART_STATE_READY;
 8002d38:	2520      	movs	r5, #32
 8002d3a:	67c5      	str	r5, [r0, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d3c:	6627      	str	r7, [r4, #96]	; 0x60
        huart->RxISR = NULL;
 8002d3e:	66a7      	str	r7, [r4, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d40:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d44:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d48:	6820      	ldr	r0, [r4, #0]
 8002d4a:	3232      	adds	r2, #50	; 0x32
 8002d4c:	6803      	ldr	r3, [r0, #0]
 8002d4e:	32ff      	adds	r2, #255	; 0xff
 8002d50:	4393      	bics	r3, r2
 8002d52:	6003      	str	r3, [r0, #0]
 8002d54:	f385 8810 	msr	PRIMASK, r5
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002d58:	2302      	movs	r3, #2
 8002d5a:	6663      	str	r3, [r4, #100]	; 0x64
 8002d5c:	e7c2      	b.n	8002ce4 <HAL_UART_IRQHandler+0x1e0>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002d5e:	2380      	movs	r3, #128	; 0x80
 8002d60:	035b      	lsls	r3, r3, #13
 8002d62:	4219      	tst	r1, r3
 8002d64:	d006      	beq.n	8002d74 <HAL_UART_IRQHandler+0x270>
 8002d66:	026d      	lsls	r5, r5, #9
 8002d68:	d504      	bpl.n	8002d74 <HAL_UART_IRQHandler+0x270>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002d6a:	6203      	str	r3, [r0, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8002d6c:	0020      	movs	r0, r4
 8002d6e:	f000 fc93 	bl	8003698 <HAL_UARTEx_WakeupCallback>
    return;
 8002d72:	e74c      	b.n	8002c0e <HAL_UART_IRQHandler+0x10a>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002d74:	2380      	movs	r3, #128	; 0x80
 8002d76:	4219      	tst	r1, r3
 8002d78:	d003      	beq.n	8002d82 <HAL_UART_IRQHandler+0x27e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002d7a:	421e      	tst	r6, r3
 8002d7c:	d001      	beq.n	8002d82 <HAL_UART_IRQHandler+0x27e>
    if (huart->TxISR != NULL)
 8002d7e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8002d80:	e6d1      	b.n	8002b26 <HAL_UART_IRQHandler+0x22>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002d82:	2240      	movs	r2, #64	; 0x40
 8002d84:	4211      	tst	r1, r2
 8002d86:	d100      	bne.n	8002d8a <HAL_UART_IRQHandler+0x286>
 8002d88:	e741      	b.n	8002c0e <HAL_UART_IRQHandler+0x10a>
 8002d8a:	4216      	tst	r6, r2
 8002d8c:	d100      	bne.n	8002d90 <HAL_UART_IRQHandler+0x28c>
 8002d8e:	e73e      	b.n	8002c0e <HAL_UART_IRQHandler+0x10a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d90:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d94:	2301      	movs	r3, #1
 8002d96:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002d9a:	6821      	ldr	r1, [r4, #0]
 8002d9c:	680b      	ldr	r3, [r1, #0]
 8002d9e:	4393      	bics	r3, r2
 8002da0:	600b      	str	r3, [r1, #0]
 8002da2:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002da6:	2320      	movs	r3, #32
 8002da8:	67e3      	str	r3, [r4, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002daa:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002dac:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 8002dae:	66e3      	str	r3, [r4, #108]	; 0x6c
  HAL_UART_TxCpltCallback(huart);
 8002db0:	f7fe f9c6 	bl	8001140 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002db4:	e72b      	b.n	8002c0e <HAL_UART_IRQHandler+0x10a>
 8002db6:	46c0      	nop			; (mov r8, r8)
 8002db8:	0000080f 	.word	0x0000080f
 8002dbc:	04000120 	.word	0x04000120
 8002dc0:	08002aef 	.word	0x08002aef
 8002dc4:	fffffeff 	.word	0xfffffeff
 8002dc8:	fffffedf 	.word	0xfffffedf

08002dcc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8002dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t uhMask = huart->Mask;
 8002dce:	0003      	movs	r3, r0
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002dd0:	1d01      	adds	r1, r0, #4
 8002dd2:	6fcc      	ldr	r4, [r1, #124]	; 0x7c
  uint16_t uhMask = huart->Mask;
 8002dd4:	335c      	adds	r3, #92	; 0x5c
 8002dd6:	881a      	ldrh	r2, [r3, #0]
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002dd8:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002dda:	2c22      	cmp	r4, #34	; 0x22
 8002ddc:	d15a      	bne.n	8002e94 <UART_RxISR_8BIT+0xc8>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002de0:	6d44      	ldr	r4, [r0, #84]	; 0x54
 8002de2:	4013      	ands	r3, r2
    huart->pRxBuffPtr++;
    huart->RxXferCount--;
 8002de4:	0002      	movs	r2, r0
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002de6:	7023      	strb	r3, [r4, #0]
    huart->pRxBuffPtr++;
 8002de8:	6d43      	ldr	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8002dea:	325a      	adds	r2, #90	; 0x5a
    huart->pRxBuffPtr++;
 8002dec:	3301      	adds	r3, #1
 8002dee:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8002df0:	8813      	ldrh	r3, [r2, #0]
 8002df2:	3b01      	subs	r3, #1
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	8013      	strh	r3, [r2, #0]

    if (huart->RxXferCount == 0U)
 8002df8:	8813      	ldrh	r3, [r2, #0]
 8002dfa:	b29c      	uxth	r4, r3
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d145      	bne.n	8002e8c <UART_RxISR_8BIT+0xc0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e00:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e04:	3301      	adds	r3, #1
 8002e06:	f383 8810 	msr	PRIMASK, r3
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e0a:	6805      	ldr	r5, [r0, #0]
 8002e0c:	4f24      	ldr	r7, [pc, #144]	; (8002ea0 <UART_RxISR_8BIT+0xd4>)
 8002e0e:	682a      	ldr	r2, [r5, #0]
 8002e10:	403a      	ands	r2, r7
 8002e12:	602a      	str	r2, [r5, #0]
 8002e14:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e18:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e1c:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e20:	6805      	ldr	r5, [r0, #0]
 8002e22:	68aa      	ldr	r2, [r5, #8]
 8002e24:	439a      	bics	r2, r3
 8002e26:	60aa      	str	r2, [r5, #8]
 8002e28:	f386 8810 	msr	PRIMASK, r6

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002e2c:	2220      	movs	r2, #32
 8002e2e:	67ca      	str	r2, [r1, #124]	; 0x7c
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002e30:	6802      	ldr	r2, [r0, #0]
 8002e32:	491c      	ldr	r1, [pc, #112]	; (8002ea4 <UART_RxISR_8BIT+0xd8>)
      huart->RxISR = NULL;
 8002e34:	6684      	str	r4, [r0, #104]	; 0x68
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e36:	6644      	str	r4, [r0, #100]	; 0x64
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002e38:	428a      	cmp	r2, r1
 8002e3a:	d00d      	beq.n	8002e58 <UART_RxISR_8BIT+0x8c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002e3c:	6852      	ldr	r2, [r2, #4]
 8002e3e:	0212      	lsls	r2, r2, #8
 8002e40:	d50a      	bpl.n	8002e58 <UART_RxISR_8BIT+0x8c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e42:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e46:	f383 8810 	msr	PRIMASK, r3
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002e4a:	6802      	ldr	r2, [r0, #0]
 8002e4c:	4c16      	ldr	r4, [pc, #88]	; (8002ea8 <UART_RxISR_8BIT+0xdc>)
 8002e4e:	6813      	ldr	r3, [r2, #0]
 8002e50:	4023      	ands	r3, r4
 8002e52:	6013      	str	r3, [r2, #0]
 8002e54:	f381 8810 	msr	PRIMASK, r1
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e58:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d117      	bne.n	8002e8e <UART_RxISR_8BIT+0xc2>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e5e:	2200      	movs	r2, #0
 8002e60:	6602      	str	r2, [r0, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e62:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e66:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e6a:	6801      	ldr	r1, [r0, #0]
 8002e6c:	330f      	adds	r3, #15
 8002e6e:	680a      	ldr	r2, [r1, #0]
 8002e70:	439a      	bics	r2, r3
 8002e72:	600a      	str	r2, [r1, #0]
 8002e74:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002e78:	6802      	ldr	r2, [r0, #0]
 8002e7a:	69d1      	ldr	r1, [r2, #28]
 8002e7c:	4219      	tst	r1, r3
 8002e7e:	d000      	beq.n	8002e82 <UART_RxISR_8BIT+0xb6>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002e80:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002e82:	0003      	movs	r3, r0
 8002e84:	3358      	adds	r3, #88	; 0x58
 8002e86:	8819      	ldrh	r1, [r3, #0]
 8002e88:	f7fe f954 	bl	8001134 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002e8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        HAL_UART_RxCpltCallback(huart);
 8002e8e:	f7ff fdf9 	bl	8002a84 <HAL_UART_RxCpltCallback>
 8002e92:	e7fb      	b.n	8002e8c <UART_RxISR_8BIT+0xc0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002e94:	2208      	movs	r2, #8
 8002e96:	6999      	ldr	r1, [r3, #24]
 8002e98:	430a      	orrs	r2, r1
 8002e9a:	619a      	str	r2, [r3, #24]
}
 8002e9c:	e7f6      	b.n	8002e8c <UART_RxISR_8BIT+0xc0>
 8002e9e:	46c0      	nop			; (mov r8, r8)
 8002ea0:	fffffedf 	.word	0xfffffedf
 8002ea4:	40004800 	.word	0x40004800
 8002ea8:	fbffffff 	.word	0xfbffffff

08002eac <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8002eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8002eae:	0003      	movs	r3, r0
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002eb0:	1d02      	adds	r2, r0, #4
 8002eb2:	6fd1      	ldr	r1, [r2, #124]	; 0x7c
  uint16_t uhMask = huart->Mask;
 8002eb4:	335c      	adds	r3, #92	; 0x5c
 8002eb6:	881c      	ldrh	r4, [r3, #0]
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002eb8:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002eba:	2922      	cmp	r1, #34	; 0x22
 8002ebc:	d159      	bne.n	8002f72 <UART_RxISR_16BIT+0xc6>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002ebe:	6a59      	ldr	r1, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8002ec0:	6d43      	ldr	r3, [r0, #84]	; 0x54
    *tmp = (uint16_t)(uhdata & uhMask);
 8002ec2:	4021      	ands	r1, r4
 8002ec4:	8019      	strh	r1, [r3, #0]
    huart->pRxBuffPtr += 2U;
    huart->RxXferCount--;
 8002ec6:	0001      	movs	r1, r0
    huart->pRxBuffPtr += 2U;
 8002ec8:	3302      	adds	r3, #2
 8002eca:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8002ecc:	315a      	adds	r1, #90	; 0x5a
 8002ece:	880b      	ldrh	r3, [r1, #0]
 8002ed0:	3b01      	subs	r3, #1
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	800b      	strh	r3, [r1, #0]

    if (huart->RxXferCount == 0U)
 8002ed6:	880b      	ldrh	r3, [r1, #0]
 8002ed8:	b29c      	uxth	r4, r3
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d145      	bne.n	8002f6a <UART_RxISR_16BIT+0xbe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ede:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ee2:	3301      	adds	r3, #1
 8002ee4:	f383 8810 	msr	PRIMASK, r3
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ee8:	6805      	ldr	r5, [r0, #0]
 8002eea:	4f24      	ldr	r7, [pc, #144]	; (8002f7c <UART_RxISR_16BIT+0xd0>)
 8002eec:	6829      	ldr	r1, [r5, #0]
 8002eee:	4039      	ands	r1, r7
 8002ef0:	6029      	str	r1, [r5, #0]
 8002ef2:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ef6:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002efa:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002efe:	6805      	ldr	r5, [r0, #0]
 8002f00:	68a9      	ldr	r1, [r5, #8]
 8002f02:	4399      	bics	r1, r3
 8002f04:	60a9      	str	r1, [r5, #8]
 8002f06:	f386 8810 	msr	PRIMASK, r6

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002f0a:	2120      	movs	r1, #32
 8002f0c:	67d1      	str	r1, [r2, #124]	; 0x7c
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002f0e:	6802      	ldr	r2, [r0, #0]
 8002f10:	491b      	ldr	r1, [pc, #108]	; (8002f80 <UART_RxISR_16BIT+0xd4>)
      huart->RxISR = NULL;
 8002f12:	6684      	str	r4, [r0, #104]	; 0x68
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f14:	6644      	str	r4, [r0, #100]	; 0x64
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002f16:	428a      	cmp	r2, r1
 8002f18:	d00d      	beq.n	8002f36 <UART_RxISR_16BIT+0x8a>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002f1a:	6852      	ldr	r2, [r2, #4]
 8002f1c:	0212      	lsls	r2, r2, #8
 8002f1e:	d50a      	bpl.n	8002f36 <UART_RxISR_16BIT+0x8a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f20:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f24:	f383 8810 	msr	PRIMASK, r3
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002f28:	6802      	ldr	r2, [r0, #0]
 8002f2a:	4c16      	ldr	r4, [pc, #88]	; (8002f84 <UART_RxISR_16BIT+0xd8>)
 8002f2c:	6813      	ldr	r3, [r2, #0]
 8002f2e:	4023      	ands	r3, r4
 8002f30:	6013      	str	r3, [r2, #0]
 8002f32:	f381 8810 	msr	PRIMASK, r1
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f36:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d117      	bne.n	8002f6c <UART_RxISR_16BIT+0xc0>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	6602      	str	r2, [r0, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f40:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f44:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f48:	6801      	ldr	r1, [r0, #0]
 8002f4a:	330f      	adds	r3, #15
 8002f4c:	680a      	ldr	r2, [r1, #0]
 8002f4e:	439a      	bics	r2, r3
 8002f50:	600a      	str	r2, [r1, #0]
 8002f52:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002f56:	6802      	ldr	r2, [r0, #0]
 8002f58:	69d1      	ldr	r1, [r2, #28]
 8002f5a:	4219      	tst	r1, r3
 8002f5c:	d000      	beq.n	8002f60 <UART_RxISR_16BIT+0xb4>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002f5e:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002f60:	0003      	movs	r3, r0
 8002f62:	3358      	adds	r3, #88	; 0x58
 8002f64:	8819      	ldrh	r1, [r3, #0]
 8002f66:	f7fe f8e5 	bl	8001134 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002f6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        HAL_UART_RxCpltCallback(huart);
 8002f6c:	f7ff fd8a 	bl	8002a84 <HAL_UART_RxCpltCallback>
 8002f70:	e7fb      	b.n	8002f6a <UART_RxISR_16BIT+0xbe>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002f72:	2208      	movs	r2, #8
 8002f74:	6999      	ldr	r1, [r3, #24]
 8002f76:	430a      	orrs	r2, r1
 8002f78:	619a      	str	r2, [r3, #24]
}
 8002f7a:	e7f6      	b.n	8002f6a <UART_RxISR_16BIT+0xbe>
 8002f7c:	fffffedf 	.word	0xfffffedf
 8002f80:	40004800 	.word	0x40004800
 8002f84:	fbffffff 	.word	0xfbffffff

08002f88 <HAL_MultiProcessor_EnterMuteMode>:
  __HAL_UART_SEND_REQ(huart, UART_MUTE_MODE_REQUEST);
 8002f88:	2304      	movs	r3, #4
 8002f8a:	6802      	ldr	r2, [r0, #0]
 8002f8c:	6991      	ldr	r1, [r2, #24]
 8002f8e:	430b      	orrs	r3, r1
 8002f90:	6193      	str	r3, [r2, #24]
}
 8002f92:	4770      	bx	lr

08002f94 <UART_SetConfig>:
{
 8002f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f96:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f98:	6925      	ldr	r5, [r4, #16]
 8002f9a:	68a1      	ldr	r1, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 8002f9c:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f9e:	4329      	orrs	r1, r5
 8002fa0:	6965      	ldr	r5, [r4, #20]
 8002fa2:	69c3      	ldr	r3, [r0, #28]
 8002fa4:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002fa6:	6810      	ldr	r0, [r2, #0]
 8002fa8:	4d69      	ldr	r5, [pc, #420]	; (8003150 <UART_SetConfig+0x1bc>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002faa:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002fac:	4028      	ands	r0, r5
 8002fae:	4301      	orrs	r1, r0
 8002fb0:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fb2:	6851      	ldr	r1, [r2, #4]
 8002fb4:	4867      	ldr	r0, [pc, #412]	; (8003154 <UART_SetConfig+0x1c0>)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002fb6:	4d68      	ldr	r5, [pc, #416]	; (8003158 <UART_SetConfig+0x1c4>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fb8:	4001      	ands	r1, r0
 8002fba:	68e0      	ldr	r0, [r4, #12]
 8002fbc:	4301      	orrs	r1, r0
 8002fbe:	6051      	str	r1, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002fc0:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002fc2:	42aa      	cmp	r2, r5
 8002fc4:	d001      	beq.n	8002fca <UART_SetConfig+0x36>
    tmpreg |= huart->Init.OneBitSampling;
 8002fc6:	6a21      	ldr	r1, [r4, #32]
 8002fc8:	4308      	orrs	r0, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002fca:	6891      	ldr	r1, [r2, #8]
 8002fcc:	4e63      	ldr	r6, [pc, #396]	; (800315c <UART_SetConfig+0x1c8>)
 8002fce:	4031      	ands	r1, r6
 8002fd0:	4301      	orrs	r1, r0
 8002fd2:	6091      	str	r1, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002fd4:	4962      	ldr	r1, [pc, #392]	; (8003160 <UART_SetConfig+0x1cc>)
 8002fd6:	428a      	cmp	r2, r1
 8002fd8:	d113      	bne.n	8003002 <UART_SetConfig+0x6e>
 8002fda:	250c      	movs	r5, #12
 8002fdc:	4a61      	ldr	r2, [pc, #388]	; (8003164 <UART_SetConfig+0x1d0>)
 8002fde:	4862      	ldr	r0, [pc, #392]	; (8003168 <UART_SetConfig+0x1d4>)
 8002fe0:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8002fe2:	4029      	ands	r1, r5
 8002fe4:	5c40      	ldrb	r0, [r0, r1]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fe6:	2180      	movs	r1, #128	; 0x80
 8002fe8:	0209      	lsls	r1, r1, #8
 8002fea:	428b      	cmp	r3, r1
 8002fec:	d000      	beq.n	8002ff0 <UART_SetConfig+0x5c>
 8002fee:	e07e      	b.n	80030ee <UART_SetConfig+0x15a>
    switch (clocksource)
 8002ff0:	2808      	cmp	r0, #8
 8002ff2:	d819      	bhi.n	8003028 <UART_SetConfig+0x94>
 8002ff4:	f7fd f892 	bl	800011c <__gnu_thumb1_case_uqi>
 8002ff8:	18595651 	.word	0x18595651
 8002ffc:	18181878 	.word	0x18181878
 8003000:	63          	.byte	0x63
 8003001:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003002:	42aa      	cmp	r2, r5
 8003004:	d000      	beq.n	8003008 <UART_SetConfig+0x74>
 8003006:	e09c      	b.n	8003142 <UART_SetConfig+0x1ae>
 8003008:	21c0      	movs	r1, #192	; 0xc0
 800300a:	2080      	movs	r0, #128	; 0x80
 800300c:	4a55      	ldr	r2, [pc, #340]	; (8003164 <UART_SetConfig+0x1d0>)
 800300e:	0109      	lsls	r1, r1, #4
 8003010:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8003012:	0100      	lsls	r0, r0, #4
 8003014:	400b      	ands	r3, r1
 8003016:	4283      	cmp	r3, r0
 8003018:	d016      	beq.n	8003048 <UART_SetConfig+0xb4>
 800301a:	d807      	bhi.n	800302c <UART_SetConfig+0x98>
 800301c:	2b00      	cmp	r3, #0
 800301e:	d00a      	beq.n	8003036 <UART_SetConfig+0xa2>
 8003020:	2280      	movs	r2, #128	; 0x80
 8003022:	00d2      	lsls	r2, r2, #3
 8003024:	4293      	cmp	r3, r2
 8003026:	d035      	beq.n	8003094 <UART_SetConfig+0x100>
    switch (clocksource)
 8003028:	2001      	movs	r0, #1
 800302a:	e009      	b.n	8003040 <UART_SetConfig+0xac>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800302c:	428b      	cmp	r3, r1
 800302e:	d1fb      	bne.n	8003028 <UART_SetConfig+0x94>
 8003030:	2080      	movs	r0, #128	; 0x80
 8003032:	0200      	lsls	r0, r0, #8
 8003034:	e012      	b.n	800305c <UART_SetConfig+0xc8>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003036:	f7fe ff8d 	bl	8001f54 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800303a:	2800      	cmp	r0, #0
 800303c:	d10e      	bne.n	800305c <UART_SetConfig+0xc8>
 800303e:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8003040:	2300      	movs	r3, #0
 8003042:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8003044:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8003046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003048:	2310      	movs	r3, #16
 800304a:	6810      	ldr	r0, [r2, #0]
 800304c:	4018      	ands	r0, r3
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800304e:	4243      	negs	r3, r0
 8003050:	4158      	adcs	r0, r3
 8003052:	4b46      	ldr	r3, [pc, #280]	; (800316c <UART_SetConfig+0x1d8>)
 8003054:	4240      	negs	r0, r0
 8003056:	4018      	ands	r0, r3
 8003058:	4b45      	ldr	r3, [pc, #276]	; (8003170 <UART_SetConfig+0x1dc>)
 800305a:	18c0      	adds	r0, r0, r3
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800305c:	2203      	movs	r2, #3
 800305e:	6863      	ldr	r3, [r4, #4]
 8003060:	435a      	muls	r2, r3
 8003062:	4282      	cmp	r2, r0
 8003064:	d8e0      	bhi.n	8003028 <UART_SetConfig+0x94>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003066:	031a      	lsls	r2, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003068:	4282      	cmp	r2, r0
 800306a:	d3dd      	bcc.n	8003028 <UART_SetConfig+0x94>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800306c:	2700      	movs	r7, #0
 800306e:	0e02      	lsrs	r2, r0, #24
 8003070:	0201      	lsls	r1, r0, #8
 8003072:	085e      	lsrs	r6, r3, #1
 8003074:	1989      	adds	r1, r1, r6
 8003076:	417a      	adcs	r2, r7
 8003078:	0008      	movs	r0, r1
 800307a:	0011      	movs	r1, r2
 800307c:	001a      	movs	r2, r3
 800307e:	003b      	movs	r3, r7
 8003080:	f7fd f8e2 	bl	8000248 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003084:	4b3b      	ldr	r3, [pc, #236]	; (8003174 <UART_SetConfig+0x1e0>)
 8003086:	18c2      	adds	r2, r0, r3
 8003088:	4b3b      	ldr	r3, [pc, #236]	; (8003178 <UART_SetConfig+0x1e4>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800308a:	429a      	cmp	r2, r3
 800308c:	d8cc      	bhi.n	8003028 <UART_SetConfig+0x94>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800308e:	6823      	ldr	r3, [r4, #0]
 8003090:	60d8      	str	r0, [r3, #12]
 8003092:	e7d4      	b.n	800303e <UART_SetConfig+0xaa>
        pclk = HAL_RCC_GetSysClockFreq();
 8003094:	f7fe fbfa 	bl	800188c <HAL_RCC_GetSysClockFreq>
        break;
 8003098:	e7cf      	b.n	800303a <UART_SetConfig+0xa6>
        pclk = HAL_RCC_GetPCLK1Freq();
 800309a:	f7fe ff5b 	bl	8001f54 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 800309e:	1e03      	subs	r3, r0, #0
    if (pclk != 0U)
 80030a0:	d0cd      	beq.n	800303e <UART_SetConfig+0xaa>
 80030a2:	e00c      	b.n	80030be <UART_SetConfig+0x12a>
        pclk = HAL_RCC_GetPCLK2Freq();
 80030a4:	f7fe ff66 	bl	8001f74 <HAL_RCC_GetPCLK2Freq>
 80030a8:	e7f9      	b.n	800309e <UART_SetConfig+0x10a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80030aa:	6813      	ldr	r3, [r2, #0]
 80030ac:	2210      	movs	r2, #16
 80030ae:	4013      	ands	r3, r2
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80030b0:	425a      	negs	r2, r3
 80030b2:	4153      	adcs	r3, r2
 80030b4:	4a2d      	ldr	r2, [pc, #180]	; (800316c <UART_SetConfig+0x1d8>)
 80030b6:	425b      	negs	r3, r3
 80030b8:	4013      	ands	r3, r2
 80030ba:	4a2d      	ldr	r2, [pc, #180]	; (8003170 <UART_SetConfig+0x1dc>)
 80030bc:	189b      	adds	r3, r3, r2
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80030be:	6861      	ldr	r1, [r4, #4]
 80030c0:	0058      	lsls	r0, r3, #1
 80030c2:	084b      	lsrs	r3, r1, #1
 80030c4:	18c0      	adds	r0, r0, r3
 80030c6:	f7fd f833 	bl	8000130 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80030ca:	0002      	movs	r2, r0
 80030cc:	4b2b      	ldr	r3, [pc, #172]	; (800317c <UART_SetConfig+0x1e8>)
 80030ce:	3a10      	subs	r2, #16
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d8a9      	bhi.n	8003028 <UART_SetConfig+0x94>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80030d4:	230f      	movs	r3, #15
 80030d6:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80030d8:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80030da:	439a      	bics	r2, r3
 80030dc:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80030de:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 80030e0:	6822      	ldr	r2, [r4, #0]
 80030e2:	4303      	orrs	r3, r0
 80030e4:	60d3      	str	r3, [r2, #12]
 80030e6:	e7aa      	b.n	800303e <UART_SetConfig+0xaa>
        pclk = HAL_RCC_GetSysClockFreq();
 80030e8:	f7fe fbd0 	bl	800188c <HAL_RCC_GetSysClockFreq>
 80030ec:	e7d7      	b.n	800309e <UART_SetConfig+0x10a>
    switch (clocksource)
 80030ee:	2808      	cmp	r0, #8
 80030f0:	d89a      	bhi.n	8003028 <UART_SetConfig+0x94>
 80030f2:	f7fd f809 	bl	8000108 <__gnu_thumb1_case_sqi>
 80030f6:	0a05      	.short	0x0a05
 80030f8:	9920990d 	.word	0x9920990d
 80030fc:	9999      	.short	0x9999
 80030fe:	23          	.byte	0x23
 80030ff:	00          	.byte	0x00
        pclk = HAL_RCC_GetPCLK1Freq();
 8003100:	f7fe ff28 	bl	8001f54 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003104:	2800      	cmp	r0, #0
 8003106:	d09a      	beq.n	800303e <UART_SetConfig+0xaa>
 8003108:	e00c      	b.n	8003124 <UART_SetConfig+0x190>
        pclk = HAL_RCC_GetPCLK2Freq();
 800310a:	f7fe ff33 	bl	8001f74 <HAL_RCC_GetPCLK2Freq>
        break;
 800310e:	e7f9      	b.n	8003104 <UART_SetConfig+0x170>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003110:	2310      	movs	r3, #16
 8003112:	6810      	ldr	r0, [r2, #0]
 8003114:	4018      	ands	r0, r3
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003116:	4243      	negs	r3, r0
 8003118:	4158      	adcs	r0, r3
 800311a:	4b14      	ldr	r3, [pc, #80]	; (800316c <UART_SetConfig+0x1d8>)
 800311c:	4240      	negs	r0, r0
 800311e:	4018      	ands	r0, r3
 8003120:	4b13      	ldr	r3, [pc, #76]	; (8003170 <UART_SetConfig+0x1dc>)
 8003122:	18c0      	adds	r0, r0, r3
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003124:	6861      	ldr	r1, [r4, #4]
 8003126:	084b      	lsrs	r3, r1, #1
 8003128:	1818      	adds	r0, r3, r0
 800312a:	f7fd f801 	bl	8000130 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800312e:	0002      	movs	r2, r0
 8003130:	4b12      	ldr	r3, [pc, #72]	; (800317c <UART_SetConfig+0x1e8>)
 8003132:	3a10      	subs	r2, #16
 8003134:	e7a9      	b.n	800308a <UART_SetConfig+0xf6>
        pclk = HAL_RCC_GetSysClockFreq();
 8003136:	f7fe fba9 	bl	800188c <HAL_RCC_GetSysClockFreq>
        break;
 800313a:	e7e3      	b.n	8003104 <UART_SetConfig+0x170>
    switch (clocksource)
 800313c:	2080      	movs	r0, #128	; 0x80
 800313e:	0200      	lsls	r0, r0, #8
 8003140:	e7f0      	b.n	8003124 <UART_SetConfig+0x190>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003142:	2280      	movs	r2, #128	; 0x80
 8003144:	2001      	movs	r0, #1
 8003146:	0212      	lsls	r2, r2, #8
 8003148:	4293      	cmp	r3, r2
 800314a:	d100      	bne.n	800314e <UART_SetConfig+0x1ba>
 800314c:	e778      	b.n	8003040 <UART_SetConfig+0xac>
 800314e:	e76b      	b.n	8003028 <UART_SetConfig+0x94>
 8003150:	efff69f3 	.word	0xefff69f3
 8003154:	ffffcfff 	.word	0xffffcfff
 8003158:	40004800 	.word	0x40004800
 800315c:	fffff4ff 	.word	0xfffff4ff
 8003160:	40004400 	.word	0x40004400
 8003164:	40021000 	.word	0x40021000
 8003168:	080037bd 	.word	0x080037bd
 800316c:	00b71b00 	.word	0x00b71b00
 8003170:	003d0900 	.word	0x003d0900
 8003174:	fffffd00 	.word	0xfffffd00
 8003178:	000ffcff 	.word	0x000ffcff
 800317c:	0000ffef 	.word	0x0000ffef

08003180 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003180:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8003182:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003184:	07da      	lsls	r2, r3, #31
 8003186:	d506      	bpl.n	8003196 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003188:	6801      	ldr	r1, [r0, #0]
 800318a:	4c28      	ldr	r4, [pc, #160]	; (800322c <UART_AdvFeatureConfig+0xac>)
 800318c:	684a      	ldr	r2, [r1, #4]
 800318e:	4022      	ands	r2, r4
 8003190:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8003192:	4322      	orrs	r2, r4
 8003194:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003196:	079a      	lsls	r2, r3, #30
 8003198:	d506      	bpl.n	80031a8 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800319a:	6801      	ldr	r1, [r0, #0]
 800319c:	4c24      	ldr	r4, [pc, #144]	; (8003230 <UART_AdvFeatureConfig+0xb0>)
 800319e:	684a      	ldr	r2, [r1, #4]
 80031a0:	4022      	ands	r2, r4
 80031a2:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80031a4:	4322      	orrs	r2, r4
 80031a6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80031a8:	075a      	lsls	r2, r3, #29
 80031aa:	d506      	bpl.n	80031ba <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80031ac:	6801      	ldr	r1, [r0, #0]
 80031ae:	4c21      	ldr	r4, [pc, #132]	; (8003234 <UART_AdvFeatureConfig+0xb4>)
 80031b0:	684a      	ldr	r2, [r1, #4]
 80031b2:	4022      	ands	r2, r4
 80031b4:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80031b6:	4322      	orrs	r2, r4
 80031b8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80031ba:	071a      	lsls	r2, r3, #28
 80031bc:	d506      	bpl.n	80031cc <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80031be:	6801      	ldr	r1, [r0, #0]
 80031c0:	4c1d      	ldr	r4, [pc, #116]	; (8003238 <UART_AdvFeatureConfig+0xb8>)
 80031c2:	684a      	ldr	r2, [r1, #4]
 80031c4:	4022      	ands	r2, r4
 80031c6:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80031c8:	4322      	orrs	r2, r4
 80031ca:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80031cc:	06da      	lsls	r2, r3, #27
 80031ce:	d506      	bpl.n	80031de <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80031d0:	6801      	ldr	r1, [r0, #0]
 80031d2:	4c1a      	ldr	r4, [pc, #104]	; (800323c <UART_AdvFeatureConfig+0xbc>)
 80031d4:	688a      	ldr	r2, [r1, #8]
 80031d6:	4022      	ands	r2, r4
 80031d8:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80031da:	4322      	orrs	r2, r4
 80031dc:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80031de:	069a      	lsls	r2, r3, #26
 80031e0:	d506      	bpl.n	80031f0 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80031e2:	6801      	ldr	r1, [r0, #0]
 80031e4:	4c16      	ldr	r4, [pc, #88]	; (8003240 <UART_AdvFeatureConfig+0xc0>)
 80031e6:	688a      	ldr	r2, [r1, #8]
 80031e8:	4022      	ands	r2, r4
 80031ea:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80031ec:	4322      	orrs	r2, r4
 80031ee:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80031f0:	065a      	lsls	r2, r3, #25
 80031f2:	d510      	bpl.n	8003216 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80031f4:	6801      	ldr	r1, [r0, #0]
 80031f6:	4d13      	ldr	r5, [pc, #76]	; (8003244 <UART_AdvFeatureConfig+0xc4>)
 80031f8:	684a      	ldr	r2, [r1, #4]
 80031fa:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80031fc:	402a      	ands	r2, r5
 80031fe:	4322      	orrs	r2, r4
 8003200:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003202:	2280      	movs	r2, #128	; 0x80
 8003204:	0352      	lsls	r2, r2, #13
 8003206:	4294      	cmp	r4, r2
 8003208:	d105      	bne.n	8003216 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800320a:	684a      	ldr	r2, [r1, #4]
 800320c:	4c0e      	ldr	r4, [pc, #56]	; (8003248 <UART_AdvFeatureConfig+0xc8>)
 800320e:	4022      	ands	r2, r4
 8003210:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003212:	4322      	orrs	r2, r4
 8003214:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003216:	061b      	lsls	r3, r3, #24
 8003218:	d506      	bpl.n	8003228 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800321a:	6802      	ldr	r2, [r0, #0]
 800321c:	490b      	ldr	r1, [pc, #44]	; (800324c <UART_AdvFeatureConfig+0xcc>)
 800321e:	6853      	ldr	r3, [r2, #4]
 8003220:	400b      	ands	r3, r1
 8003222:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003224:	430b      	orrs	r3, r1
 8003226:	6053      	str	r3, [r2, #4]
}
 8003228:	bd30      	pop	{r4, r5, pc}
 800322a:	46c0      	nop			; (mov r8, r8)
 800322c:	fffdffff 	.word	0xfffdffff
 8003230:	fffeffff 	.word	0xfffeffff
 8003234:	fffbffff 	.word	0xfffbffff
 8003238:	ffff7fff 	.word	0xffff7fff
 800323c:	ffffefff 	.word	0xffffefff
 8003240:	ffffdfff 	.word	0xffffdfff
 8003244:	ffefffff 	.word	0xffefffff
 8003248:	ff9fffff 	.word	0xff9fffff
 800324c:	fff7ffff 	.word	0xfff7ffff

08003250 <UART_WaitOnFlagUntilTimeout>:
{
 8003250:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003252:	0004      	movs	r4, r0
 8003254:	000d      	movs	r5, r1
 8003256:	0017      	movs	r7, r2
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003258:	2608      	movs	r6, #8
{
 800325a:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800325c:	6822      	ldr	r2, [r4, #0]
 800325e:	69d3      	ldr	r3, [r2, #28]
 8003260:	402b      	ands	r3, r5
 8003262:	1b5b      	subs	r3, r3, r5
 8003264:	4259      	negs	r1, r3
 8003266:	414b      	adcs	r3, r1
 8003268:	42bb      	cmp	r3, r7
 800326a:	d001      	beq.n	8003270 <UART_WaitOnFlagUntilTimeout+0x20>
  return HAL_OK;
 800326c:	2000      	movs	r0, #0
 800326e:	e021      	b.n	80032b4 <UART_WaitOnFlagUntilTimeout+0x64>
    if (Timeout != HAL_MAX_DELAY)
 8003270:	9b08      	ldr	r3, [sp, #32]
 8003272:	3301      	adds	r3, #1
 8003274:	d0f3      	beq.n	800325e <UART_WaitOnFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003276:	f7fe f8d9 	bl	800142c <HAL_GetTick>
 800327a:	9b00      	ldr	r3, [sp, #0]
 800327c:	1ac0      	subs	r0, r0, r3
 800327e:	9b08      	ldr	r3, [sp, #32]
 8003280:	4298      	cmp	r0, r3
 8003282:	d828      	bhi.n	80032d6 <UART_WaitOnFlagUntilTimeout+0x86>
 8003284:	2b00      	cmp	r3, #0
 8003286:	d026      	beq.n	80032d6 <UART_WaitOnFlagUntilTimeout+0x86>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003288:	2104      	movs	r1, #4
 800328a:	6823      	ldr	r3, [r4, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	420a      	tst	r2, r1
 8003290:	d0e4      	beq.n	800325c <UART_WaitOnFlagUntilTimeout+0xc>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003292:	69da      	ldr	r2, [r3, #28]
 8003294:	0011      	movs	r1, r2
 8003296:	4031      	ands	r1, r6
 8003298:	9101      	str	r1, [sp, #4]
 800329a:	4232      	tst	r2, r6
 800329c:	d00b      	beq.n	80032b6 <UART_WaitOnFlagUntilTimeout+0x66>
           UART_EndRxTransfer(huart);
 800329e:	0020      	movs	r0, r4
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80032a0:	621e      	str	r6, [r3, #32]
           UART_EndRxTransfer(huart);
 80032a2:	f7ff fb43 	bl	800292c <UART_EndRxTransfer>
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80032a6:	0023      	movs	r3, r4
 80032a8:	3308      	adds	r3, #8
 80032aa:	67de      	str	r6, [r3, #124]	; 0x7c
           __HAL_UNLOCK(huart);
 80032ac:	2300      	movs	r3, #0
           return HAL_ERROR;
 80032ae:	2001      	movs	r0, #1
           __HAL_UNLOCK(huart);
 80032b0:	3478      	adds	r4, #120	; 0x78
 80032b2:	7023      	strb	r3, [r4, #0]
}
 80032b4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80032b6:	2280      	movs	r2, #128	; 0x80
 80032b8:	69d9      	ldr	r1, [r3, #28]
 80032ba:	0112      	lsls	r2, r2, #4
 80032bc:	4211      	tst	r1, r2
 80032be:	d0cd      	beq.n	800325c <UART_WaitOnFlagUntilTimeout+0xc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80032c0:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 80032c2:	0020      	movs	r0, r4
 80032c4:	f7ff fb32 	bl	800292c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80032c8:	0023      	movs	r3, r4
 80032ca:	2220      	movs	r2, #32
 80032cc:	3308      	adds	r3, #8
 80032ce:	67da      	str	r2, [r3, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 80032d0:	9b01      	ldr	r3, [sp, #4]
 80032d2:	3478      	adds	r4, #120	; 0x78
 80032d4:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 80032d6:	2003      	movs	r0, #3
 80032d8:	e7ec      	b.n	80032b4 <UART_WaitOnFlagUntilTimeout+0x64>
	...

080032dc <HAL_UART_Receive>:
{
 80032dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032de:	0017      	movs	r7, r2
 80032e0:	b087      	sub	sp, #28
  if (huart->RxState == HAL_UART_STATE_READY)
 80032e2:	1d02      	adds	r2, r0, #4
{
 80032e4:	9305      	str	r3, [sp, #20]
  if (huart->RxState == HAL_UART_STATE_READY)
 80032e6:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
{
 80032e8:	0004      	movs	r4, r0
 80032ea:	000e      	movs	r6, r1
    return HAL_BUSY;
 80032ec:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 80032ee:	2b20      	cmp	r3, #32
 80032f0:	d160      	bne.n	80033b4 <HAL_UART_Receive+0xd8>
      return  HAL_ERROR;
 80032f2:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 80032f4:	2900      	cmp	r1, #0
 80032f6:	d05d      	beq.n	80033b4 <HAL_UART_Receive+0xd8>
 80032f8:	2f00      	cmp	r7, #0
 80032fa:	d05b      	beq.n	80033b4 <HAL_UART_Receive+0xd8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032fc:	2380      	movs	r3, #128	; 0x80
 80032fe:	68a1      	ldr	r1, [r4, #8]
 8003300:	015b      	lsls	r3, r3, #5
 8003302:	4299      	cmp	r1, r3
 8003304:	d104      	bne.n	8003310 <HAL_UART_Receive+0x34>
 8003306:	6923      	ldr	r3, [r4, #16]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d101      	bne.n	8003310 <HAL_UART_Receive+0x34>
      if ((((uint32_t)pData) & 1U) != 0U)
 800330c:	4206      	tst	r6, r0
 800330e:	d151      	bne.n	80033b4 <HAL_UART_Receive+0xd8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003310:	0023      	movs	r3, r4
 8003312:	2500      	movs	r5, #0
 8003314:	3308      	adds	r3, #8
 8003316:	67dd      	str	r5, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003318:	2322      	movs	r3, #34	; 0x22
 800331a:	67d3      	str	r3, [r2, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800331c:	6625      	str	r5, [r4, #96]	; 0x60
    tickstart = HAL_GetTick();
 800331e:	f7fe f885 	bl	800142c <HAL_GetTick>
    huart->RxXferSize  = Size;
 8003322:	0023      	movs	r3, r4
    UART_MASK_COMPUTATION(huart);
 8003324:	2280      	movs	r2, #128	; 0x80
    huart->RxXferSize  = Size;
 8003326:	3358      	adds	r3, #88	; 0x58
 8003328:	801f      	strh	r7, [r3, #0]
    huart->RxXferCount = Size;
 800332a:	3302      	adds	r3, #2
 800332c:	9303      	str	r3, [sp, #12]
 800332e:	801f      	strh	r7, [r3, #0]
    UART_MASK_COMPUTATION(huart);
 8003330:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8003332:	9004      	str	r0, [sp, #16]
    UART_MASK_COMPUTATION(huart);
 8003334:	0152      	lsls	r2, r2, #5
 8003336:	4293      	cmp	r3, r2
 8003338:	d11c      	bne.n	8003374 <HAL_UART_Receive+0x98>
 800333a:	6925      	ldr	r5, [r4, #16]
 800333c:	1e69      	subs	r1, r5, #1
 800333e:	418d      	sbcs	r5, r1
 8003340:	21ff      	movs	r1, #255	; 0xff
 8003342:	426d      	negs	r5, r5
 8003344:	438d      	bics	r5, r1
 8003346:	4925      	ldr	r1, [pc, #148]	; (80033dc <HAL_UART_Receive+0x100>)
 8003348:	186d      	adds	r5, r5, r1
 800334a:	0021      	movs	r1, r4
 800334c:	315c      	adds	r1, #92	; 0x5c
      pdata16bits = NULL;
 800334e:	2700      	movs	r7, #0
    UART_MASK_COMPUTATION(huart);
 8003350:	800d      	strh	r5, [r1, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003352:	4293      	cmp	r3, r2
 8003354:	d104      	bne.n	8003360 <HAL_UART_Receive+0x84>
 8003356:	6923      	ldr	r3, [r4, #16]
 8003358:	42bb      	cmp	r3, r7
 800335a:	d101      	bne.n	8003360 <HAL_UART_Receive+0x84>
 800335c:	0037      	movs	r7, r6
      pdata8bits  = NULL;
 800335e:	001e      	movs	r6, r3
    while (huart->RxXferCount > 0U)
 8003360:	0023      	movs	r3, r4
 8003362:	335a      	adds	r3, #90	; 0x5a
 8003364:	881b      	ldrh	r3, [r3, #0]
 8003366:	b298      	uxth	r0, r3
 8003368:	2b00      	cmp	r3, #0
 800336a:	d115      	bne.n	8003398 <HAL_UART_Receive+0xbc>
    huart->RxState = HAL_UART_STATE_READY;
 800336c:	3404      	adds	r4, #4
 800336e:	3320      	adds	r3, #32
 8003370:	67e3      	str	r3, [r4, #124]	; 0x7c
    return HAL_OK;
 8003372:	e01f      	b.n	80033b4 <HAL_UART_Receive+0xd8>
    UART_MASK_COMPUTATION(huart);
 8003374:	2b00      	cmp	r3, #0
 8003376:	d105      	bne.n	8003384 <HAL_UART_Receive+0xa8>
 8003378:	6921      	ldr	r1, [r4, #16]
 800337a:	257f      	movs	r5, #127	; 0x7f
 800337c:	2900      	cmp	r1, #0
 800337e:	d1e4      	bne.n	800334a <HAL_UART_Receive+0x6e>
 8003380:	3580      	adds	r5, #128	; 0x80
 8003382:	e7e2      	b.n	800334a <HAL_UART_Receive+0x6e>
 8003384:	2180      	movs	r1, #128	; 0x80
 8003386:	0549      	lsls	r1, r1, #21
 8003388:	428b      	cmp	r3, r1
 800338a:	d1de      	bne.n	800334a <HAL_UART_Receive+0x6e>
 800338c:	6921      	ldr	r1, [r4, #16]
 800338e:	257f      	movs	r5, #127	; 0x7f
 8003390:	2900      	cmp	r1, #0
 8003392:	d0da      	beq.n	800334a <HAL_UART_Receive+0x6e>
 8003394:	3d40      	subs	r5, #64	; 0x40
 8003396:	e7d8      	b.n	800334a <HAL_UART_Receive+0x6e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003398:	9b05      	ldr	r3, [sp, #20]
 800339a:	2200      	movs	r2, #0
 800339c:	9300      	str	r3, [sp, #0]
 800339e:	2120      	movs	r1, #32
 80033a0:	0020      	movs	r0, r4
 80033a2:	9b04      	ldr	r3, [sp, #16]
 80033a4:	f7ff ff54 	bl	8003250 <UART_WaitOnFlagUntilTimeout>
 80033a8:	2800      	cmp	r0, #0
 80033aa:	d005      	beq.n	80033b8 <HAL_UART_Receive+0xdc>
        huart->RxState = HAL_UART_STATE_READY;
 80033ac:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 80033ae:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 80033b0:	3404      	adds	r4, #4
 80033b2:	67e3      	str	r3, [r4, #124]	; 0x7c
}
 80033b4:	b007      	add	sp, #28
 80033b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80033b8:	6823      	ldr	r3, [r4, #0]
 80033ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033bc:	402b      	ands	r3, r5
      if (pdata8bits == NULL)
 80033be:	2e00      	cmp	r6, #0
 80033c0:	d108      	bne.n	80033d4 <HAL_UART_Receive+0xf8>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80033c2:	803b      	strh	r3, [r7, #0]
        pdata16bits++;
 80033c4:	3702      	adds	r7, #2
      huart->RxXferCount--;
 80033c6:	9b03      	ldr	r3, [sp, #12]
 80033c8:	9a03      	ldr	r2, [sp, #12]
 80033ca:	881b      	ldrh	r3, [r3, #0]
 80033cc:	3b01      	subs	r3, #1
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	8013      	strh	r3, [r2, #0]
 80033d2:	e7c5      	b.n	8003360 <HAL_UART_Receive+0x84>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80033d4:	7033      	strb	r3, [r6, #0]
        pdata8bits++;
 80033d6:	3601      	adds	r6, #1
 80033d8:	e7f5      	b.n	80033c6 <HAL_UART_Receive+0xea>
 80033da:	46c0      	nop			; (mov r8, r8)
 80033dc:	000001ff 	.word	0x000001ff

080033e0 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033e0:	0003      	movs	r3, r0
{
 80033e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033e4:	2500      	movs	r5, #0
{
 80033e6:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033e8:	3308      	adds	r3, #8
 80033ea:	67dd      	str	r5, [r3, #124]	; 0x7c
  tickstart = HAL_GetTick();
 80033ec:	f7fe f81e 	bl	800142c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80033f0:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80033f2:	0006      	movs	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	071b      	lsls	r3, r3, #28
 80033f8:	d51d      	bpl.n	8003436 <UART_CheckIdleState+0x56>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80033fa:	2180      	movs	r1, #128	; 0x80
 80033fc:	4b26      	ldr	r3, [pc, #152]	; (8003498 <UART_CheckIdleState+0xb8>)
 80033fe:	002a      	movs	r2, r5
 8003400:	9300      	str	r3, [sp, #0]
 8003402:	0389      	lsls	r1, r1, #14
 8003404:	0003      	movs	r3, r0
 8003406:	0020      	movs	r0, r4
 8003408:	f7ff ff22 	bl	8003250 <UART_WaitOnFlagUntilTimeout>
 800340c:	42a8      	cmp	r0, r5
 800340e:	d012      	beq.n	8003436 <UART_CheckIdleState+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003410:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003414:	2301      	movs	r3, #1
 8003416:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800341a:	2080      	movs	r0, #128	; 0x80
 800341c:	6822      	ldr	r2, [r4, #0]
 800341e:	6813      	ldr	r3, [r2, #0]
 8003420:	4383      	bics	r3, r0
 8003422:	6013      	str	r3, [r2, #0]
 8003424:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8003428:	2320      	movs	r3, #32
 800342a:	67e3      	str	r3, [r4, #124]	; 0x7c
      return HAL_TIMEOUT;
 800342c:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 800342e:	2300      	movs	r3, #0
 8003430:	3478      	adds	r4, #120	; 0x78
 8003432:	7023      	strb	r3, [r4, #0]
}
 8003434:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003436:	0025      	movs	r5, r4
 8003438:	cd08      	ldmia	r5!, {r3}
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	075b      	lsls	r3, r3, #29
 800343e:	d523      	bpl.n	8003488 <UART_CheckIdleState+0xa8>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003440:	2180      	movs	r1, #128	; 0x80
 8003442:	4b15      	ldr	r3, [pc, #84]	; (8003498 <UART_CheckIdleState+0xb8>)
 8003444:	2200      	movs	r2, #0
 8003446:	9300      	str	r3, [sp, #0]
 8003448:	0020      	movs	r0, r4
 800344a:	0033      	movs	r3, r6
 800344c:	03c9      	lsls	r1, r1, #15
 800344e:	f7ff feff 	bl	8003250 <UART_WaitOnFlagUntilTimeout>
 8003452:	2800      	cmp	r0, #0
 8003454:	d018      	beq.n	8003488 <UART_CheckIdleState+0xa8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003456:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800345a:	2201      	movs	r2, #1
 800345c:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003460:	6821      	ldr	r1, [r4, #0]
 8003462:	4e0e      	ldr	r6, [pc, #56]	; (800349c <UART_CheckIdleState+0xbc>)
 8003464:	680b      	ldr	r3, [r1, #0]
 8003466:	4033      	ands	r3, r6
 8003468:	600b      	str	r3, [r1, #0]
 800346a:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800346e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003472:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003476:	6821      	ldr	r1, [r4, #0]
 8003478:	688b      	ldr	r3, [r1, #8]
 800347a:	4393      	bics	r3, r2
 800347c:	608b      	str	r3, [r1, #8]
 800347e:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8003482:	2320      	movs	r3, #32
 8003484:	67eb      	str	r3, [r5, #124]	; 0x7c
 8003486:	e7d1      	b.n	800342c <UART_CheckIdleState+0x4c>
  huart->gState = HAL_UART_STATE_READY;
 8003488:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800348a:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800348c:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800348e:	67eb      	str	r3, [r5, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003490:	6620      	str	r0, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003492:	6660      	str	r0, [r4, #100]	; 0x64
  return HAL_OK;
 8003494:	e7cb      	b.n	800342e <UART_CheckIdleState+0x4e>
 8003496:	46c0      	nop			; (mov r8, r8)
 8003498:	01ffffff 	.word	0x01ffffff
 800349c:	fffffedf 	.word	0xfffffedf

080034a0 <HAL_UART_Init>:
{
 80034a0:	b510      	push	{r4, lr}
 80034a2:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 80034a4:	d101      	bne.n	80034aa <HAL_UART_Init+0xa>
    return HAL_ERROR;
 80034a6:	2001      	movs	r0, #1
}
 80034a8:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 80034aa:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d104      	bne.n	80034ba <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 80034b0:	0002      	movs	r2, r0
 80034b2:	3278      	adds	r2, #120	; 0x78
 80034b4:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 80034b6:	f7fd febf 	bl	8001238 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80034ba:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80034bc:	2101      	movs	r1, #1
 80034be:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80034c0:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 80034c2:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80034c4:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 80034c6:	438b      	bics	r3, r1
 80034c8:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80034ca:	f7ff fd63 	bl	8002f94 <UART_SetConfig>
 80034ce:	2801      	cmp	r0, #1
 80034d0:	d0e9      	beq.n	80034a6 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80034d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d002      	beq.n	80034de <HAL_UART_Init+0x3e>
    UART_AdvFeatureConfig(huart);
 80034d8:	0020      	movs	r0, r4
 80034da:	f7ff fe51 	bl	8003180 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034de:	6823      	ldr	r3, [r4, #0]
 80034e0:	4907      	ldr	r1, [pc, #28]	; (8003500 <HAL_UART_Init+0x60>)
 80034e2:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 80034e4:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034e6:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034e8:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034ec:	689a      	ldr	r2, [r3, #8]
 80034ee:	438a      	bics	r2, r1
 80034f0:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80034f2:	2201      	movs	r2, #1
 80034f4:	6819      	ldr	r1, [r3, #0]
 80034f6:	430a      	orrs	r2, r1
 80034f8:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80034fa:	f7ff ff71 	bl	80033e0 <UART_CheckIdleState>
 80034fe:	e7d3      	b.n	80034a8 <HAL_UART_Init+0x8>
 8003500:	ffffb7ff 	.word	0xffffb7ff

08003504 <HAL_MultiProcessor_Init>:
{
 8003504:	b570      	push	{r4, r5, r6, lr}
 8003506:	0004      	movs	r4, r0
 8003508:	000e      	movs	r6, r1
 800350a:	0015      	movs	r5, r2
  if (huart == NULL)
 800350c:	2800      	cmp	r0, #0
 800350e:	d101      	bne.n	8003514 <HAL_MultiProcessor_Init+0x10>
    return HAL_ERROR;
 8003510:	2001      	movs	r0, #1
}
 8003512:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8003514:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8003516:	2b00      	cmp	r3, #0
 8003518:	d104      	bne.n	8003524 <HAL_MultiProcessor_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 800351a:	0002      	movs	r2, r0
 800351c:	3278      	adds	r2, #120	; 0x78
 800351e:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8003520:	f7fd fe8a 	bl	8001238 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8003524:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8003526:	2101      	movs	r1, #1
 8003528:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800352a:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 800352c:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800352e:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8003530:	438b      	bics	r3, r1
 8003532:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003534:	f7ff fd2e 	bl	8002f94 <UART_SetConfig>
 8003538:	2801      	cmp	r0, #1
 800353a:	d0e9      	beq.n	8003510 <HAL_MultiProcessor_Init+0xc>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800353c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800353e:	2b00      	cmp	r3, #0
 8003540:	d002      	beq.n	8003548 <HAL_MultiProcessor_Init+0x44>
    UART_AdvFeatureConfig(huart);
 8003542:	0020      	movs	r0, r4
 8003544:	f7ff fe1c 	bl	8003180 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003548:	6823      	ldr	r3, [r4, #0]
 800354a:	490f      	ldr	r1, [pc, #60]	; (8003588 <HAL_MultiProcessor_Init+0x84>)
 800354c:	685a      	ldr	r2, [r3, #4]
 800354e:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003550:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003552:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003554:	689a      	ldr	r2, [r3, #8]
 8003556:	438a      	bics	r2, r1
 8003558:	609a      	str	r2, [r3, #8]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 800355a:	2280      	movs	r2, #128	; 0x80
 800355c:	0112      	lsls	r2, r2, #4
 800355e:	4295      	cmp	r5, r2
 8003560:	d105      	bne.n	800356e <HAL_MultiProcessor_Init+0x6a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 8003562:	6859      	ldr	r1, [r3, #4]
 8003564:	0636      	lsls	r6, r6, #24
 8003566:	0209      	lsls	r1, r1, #8
 8003568:	0a09      	lsrs	r1, r1, #8
 800356a:	4331      	orrs	r1, r6
 800356c:	6059      	str	r1, [r3, #4]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	4906      	ldr	r1, [pc, #24]	; (800358c <HAL_MultiProcessor_Init+0x88>)
  return (UART_CheckIdleState(huart));
 8003572:	0020      	movs	r0, r4
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 8003574:	400a      	ands	r2, r1
 8003576:	432a      	orrs	r2, r5
 8003578:	601a      	str	r2, [r3, #0]
  __HAL_UART_ENABLE(huart);
 800357a:	2201      	movs	r2, #1
 800357c:	6819      	ldr	r1, [r3, #0]
 800357e:	430a      	orrs	r2, r1
 8003580:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8003582:	f7ff ff2d 	bl	80033e0 <UART_CheckIdleState>
 8003586:	e7c4      	b.n	8003512 <HAL_MultiProcessor_Init+0xe>
 8003588:	ffffb7ff 	.word	0xffffb7ff
 800358c:	fffff7ff 	.word	0xfffff7ff

08003590 <HAL_MultiProcessor_EnableMuteMode>:
  __HAL_LOCK(huart);
 8003590:	0001      	movs	r1, r0
{
 8003592:	b510      	push	{r4, lr}
  __HAL_LOCK(huart);
 8003594:	3178      	adds	r1, #120	; 0x78
 8003596:	780a      	ldrb	r2, [r1, #0]
{
 8003598:	0003      	movs	r3, r0
  __HAL_LOCK(huart);
 800359a:	2002      	movs	r0, #2
 800359c:	2a01      	cmp	r2, #1
 800359e:	d014      	beq.n	80035ca <HAL_MultiProcessor_EnableMuteMode+0x3a>
 80035a0:	2201      	movs	r2, #1
 80035a2:	700a      	strb	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80035a4:	2124      	movs	r1, #36	; 0x24
 80035a6:	67d9      	str	r1, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035a8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035ac:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_MME);
 80035b0:	2280      	movs	r2, #128	; 0x80
 80035b2:	6819      	ldr	r1, [r3, #0]
 80035b4:	0192      	lsls	r2, r2, #6
 80035b6:	680c      	ldr	r4, [r1, #0]
 80035b8:	4322      	orrs	r2, r4
 80035ba:	600a      	str	r2, [r1, #0]
 80035bc:	f380 8810 	msr	PRIMASK, r0
  huart->gState = HAL_UART_STATE_READY;
 80035c0:	2220      	movs	r2, #32
  return (UART_CheckIdleState(huart));
 80035c2:	0018      	movs	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 80035c4:	67da      	str	r2, [r3, #124]	; 0x7c
  return (UART_CheckIdleState(huart));
 80035c6:	f7ff ff0b 	bl	80033e0 <UART_CheckIdleState>
}
 80035ca:	bd10      	pop	{r4, pc}

080035cc <UART_Start_Receive_IT>:
  huart->RxXferSize  = Size;
 80035cc:	0003      	movs	r3, r0
 80035ce:	3358      	adds	r3, #88	; 0x58
{
 80035d0:	b510      	push	{r4, lr}
  huart->pRxBuffPtr  = pData;
 80035d2:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxXferSize  = Size;
 80035d4:	801a      	strh	r2, [r3, #0]
  huart->RxXferCount = Size;
 80035d6:	805a      	strh	r2, [r3, #2]
  UART_MASK_COMPUTATION(huart);
 80035d8:	2180      	movs	r1, #128	; 0x80
  huart->RxISR       = NULL;
 80035da:	2300      	movs	r3, #0
  UART_MASK_COMPUTATION(huart);
 80035dc:	6882      	ldr	r2, [r0, #8]
  huart->RxISR       = NULL;
 80035de:	6683      	str	r3, [r0, #104]	; 0x68
  UART_MASK_COMPUTATION(huart);
 80035e0:	0149      	lsls	r1, r1, #5
 80035e2:	428a      	cmp	r2, r1
 80035e4:	d138      	bne.n	8003658 <UART_Start_Receive_IT+0x8c>
 80035e6:	6903      	ldr	r3, [r0, #16]
 80035e8:	1e5a      	subs	r2, r3, #1
 80035ea:	4193      	sbcs	r3, r2
 80035ec:	22ff      	movs	r2, #255	; 0xff
 80035ee:	425b      	negs	r3, r3
 80035f0:	4393      	bics	r3, r2
 80035f2:	4a26      	ldr	r2, [pc, #152]	; (800368c <UART_Start_Receive_IT+0xc0>)
 80035f4:	189b      	adds	r3, r3, r2
 80035f6:	0002      	movs	r2, r0
 80035f8:	325c      	adds	r2, #92	; 0x5c
 80035fa:	8013      	strh	r3, [r2, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035fc:	0003      	movs	r3, r0
 80035fe:	2200      	movs	r2, #0
 8003600:	3308      	adds	r3, #8
 8003602:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003604:	1d03      	adds	r3, r0, #4
 8003606:	3222      	adds	r2, #34	; 0x22
 8003608:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800360a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800360e:	2301      	movs	r3, #1
 8003610:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003614:	6802      	ldr	r2, [r0, #0]
 8003616:	6894      	ldr	r4, [r2, #8]
 8003618:	4323      	orrs	r3, r4
 800361a:	6093      	str	r3, [r2, #8]
 800361c:	f381 8810 	msr	PRIMASK, r1
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003620:	2180      	movs	r1, #128	; 0x80
 8003622:	6884      	ldr	r4, [r0, #8]
 8003624:	6902      	ldr	r2, [r0, #16]
    huart->RxISR = UART_RxISR_8BIT;
 8003626:	4b1a      	ldr	r3, [pc, #104]	; (8003690 <UART_Start_Receive_IT+0xc4>)
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003628:	0149      	lsls	r1, r1, #5
 800362a:	428c      	cmp	r4, r1
 800362c:	d102      	bne.n	8003634 <UART_Start_Receive_IT+0x68>
 800362e:	2a00      	cmp	r2, #0
 8003630:	d100      	bne.n	8003634 <UART_Start_Receive_IT+0x68>
    huart->RxISR = UART_RxISR_16BIT;
 8003632:	4b18      	ldr	r3, [pc, #96]	; (8003694 <UART_Start_Receive_IT+0xc8>)
 8003634:	6683      	str	r3, [r0, #104]	; 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003636:	2301      	movs	r3, #1
 8003638:	2a00      	cmp	r2, #0
 800363a:	d01f      	beq.n	800367c <UART_Start_Receive_IT+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800363c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003640:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003644:	6802      	ldr	r2, [r0, #0]
 8003646:	3320      	adds	r3, #32
 8003648:	6810      	ldr	r0, [r2, #0]
 800364a:	33ff      	adds	r3, #255	; 0xff
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800364c:	4303      	orrs	r3, r0
 800364e:	6013      	str	r3, [r2, #0]
 8003650:	f381 8810 	msr	PRIMASK, r1
}
 8003654:	2000      	movs	r0, #0
 8003656:	bd10      	pop	{r4, pc}
  UART_MASK_COMPUTATION(huart);
 8003658:	2a00      	cmp	r2, #0
 800365a:	d105      	bne.n	8003668 <UART_Start_Receive_IT+0x9c>
 800365c:	6902      	ldr	r2, [r0, #16]
 800365e:	237f      	movs	r3, #127	; 0x7f
 8003660:	2a00      	cmp	r2, #0
 8003662:	d1c8      	bne.n	80035f6 <UART_Start_Receive_IT+0x2a>
 8003664:	3380      	adds	r3, #128	; 0x80
 8003666:	e7c6      	b.n	80035f6 <UART_Start_Receive_IT+0x2a>
 8003668:	2180      	movs	r1, #128	; 0x80
 800366a:	0549      	lsls	r1, r1, #21
 800366c:	428a      	cmp	r2, r1
 800366e:	d1c2      	bne.n	80035f6 <UART_Start_Receive_IT+0x2a>
 8003670:	6902      	ldr	r2, [r0, #16]
 8003672:	237f      	movs	r3, #127	; 0x7f
 8003674:	2a00      	cmp	r2, #0
 8003676:	d0be      	beq.n	80035f6 <UART_Start_Receive_IT+0x2a>
 8003678:	3b40      	subs	r3, #64	; 0x40
 800367a:	e7bc      	b.n	80035f6 <UART_Start_Receive_IT+0x2a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800367c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003680:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003684:	6802      	ldr	r2, [r0, #0]
 8003686:	2320      	movs	r3, #32
 8003688:	6810      	ldr	r0, [r2, #0]
 800368a:	e7df      	b.n	800364c <UART_Start_Receive_IT+0x80>
 800368c:	000001ff 	.word	0x000001ff
 8003690:	08002dcd 	.word	0x08002dcd
 8003694:	08002ead 	.word	0x08002ead

08003698 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003698:	4770      	bx	lr

0800369a <HAL_MultiProcessorEx_AddressLength_Set>:
  *          @arg @ref UART_ADDRESS_DETECT_4B 4-bit long address
  *          @arg @ref UART_ADDRESS_DETECT_7B 6-, 7- or 8-bit long address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessorEx_AddressLength_Set(UART_HandleTypeDef *huart, uint32_t AddressLength)
{
 800369a:	0003      	movs	r3, r0
 800369c:	b570      	push	{r4, r5, r6, lr}
  /* Check the UART handle allocation */
  if (huart == NULL)
  {
    return HAL_ERROR;
 800369e:	2001      	movs	r0, #1
{
 80036a0:	000c      	movs	r4, r1
  if (huart == NULL)
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d010      	beq.n	80036c8 <HAL_MultiProcessorEx_AddressLength_Set+0x2e>
  }

  /* Check the address length parameter */
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(AddressLength));

  huart->gState = HAL_UART_STATE_BUSY;
 80036a6:	2224      	movs	r2, #36	; 0x24

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);

  /* Set the address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, AddressLength);
 80036a8:	2510      	movs	r5, #16
  huart->gState = HAL_UART_STATE_BUSY;
 80036aa:	67da      	str	r2, [r3, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	6811      	ldr	r1, [r2, #0]
 80036b0:	4381      	bics	r1, r0
 80036b2:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, AddressLength);
 80036b4:	6851      	ldr	r1, [r2, #4]
 80036b6:	43a9      	bics	r1, r5
 80036b8:	4321      	orrs	r1, r4
 80036ba:	6051      	str	r1, [r2, #4]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80036bc:	6811      	ldr	r1, [r2, #0]
 80036be:	4308      	orrs	r0, r1
 80036c0:	6010      	str	r0, [r2, #0]

  /* TEACK and/or REACK to check before moving huart->gState to Ready */
  return (UART_CheckIdleState(huart));
 80036c2:	0018      	movs	r0, r3
 80036c4:	f7ff fe8c 	bl	80033e0 <UART_CheckIdleState>
}
 80036c8:	bd70      	pop	{r4, r5, r6, pc}

080036ca <HAL_UARTEx_ReceiveToIdle_IT>:
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80036ca:	1d03      	adds	r3, r0, #4
 80036cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
{
 80036ce:	b570      	push	{r4, r5, r6, lr}
 80036d0:	0004      	movs	r4, r0

    return status;
  }
  else
  {
    return HAL_BUSY;
 80036d2:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 80036d4:	2b20      	cmp	r3, #32
 80036d6:	d102      	bne.n	80036de <HAL_UARTEx_ReceiveToIdle_IT+0x14>
    if ((pData == NULL) || (Size == 0U))
 80036d8:	2900      	cmp	r1, #0
 80036da:	d101      	bne.n	80036e0 <HAL_UARTEx_ReceiveToIdle_IT+0x16>
      return HAL_ERROR;
 80036dc:	2001      	movs	r0, #1
  }
}
 80036de:	bd70      	pop	{r4, r5, r6, pc}
    if ((pData == NULL) || (Size == 0U))
 80036e0:	2a00      	cmp	r2, #0
 80036e2:	d0fb      	beq.n	80036dc <HAL_UARTEx_ReceiveToIdle_IT+0x12>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036e4:	2080      	movs	r0, #128	; 0x80
 80036e6:	68a5      	ldr	r5, [r4, #8]
 80036e8:	2301      	movs	r3, #1
 80036ea:	0140      	lsls	r0, r0, #5
 80036ec:	4285      	cmp	r5, r0
 80036ee:	d104      	bne.n	80036fa <HAL_UARTEx_ReceiveToIdle_IT+0x30>
 80036f0:	6920      	ldr	r0, [r4, #16]
 80036f2:	2800      	cmp	r0, #0
 80036f4:	d101      	bne.n	80036fa <HAL_UARTEx_ReceiveToIdle_IT+0x30>
      if ((((uint32_t)pData) & 1U) != 0U)
 80036f6:	4219      	tst	r1, r3
 80036f8:	d1f0      	bne.n	80036dc <HAL_UARTEx_ReceiveToIdle_IT+0x12>
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80036fa:	6623      	str	r3, [r4, #96]	; 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80036fc:	2300      	movs	r3, #0
    status =  UART_Start_Receive_IT(huart, pData, Size);
 80036fe:	0020      	movs	r0, r4
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003700:	6663      	str	r3, [r4, #100]	; 0x64
    status =  UART_Start_Receive_IT(huart, pData, Size);
 8003702:	f7ff ff63 	bl	80035cc <UART_Start_Receive_IT>
    if (status == HAL_OK)
 8003706:	2800      	cmp	r0, #0
 8003708:	d1e9      	bne.n	80036de <HAL_UARTEx_ReceiveToIdle_IT+0x14>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800370a:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800370c:	2a01      	cmp	r2, #1
 800370e:	d1e5      	bne.n	80036dc <HAL_UARTEx_ReceiveToIdle_IT+0x12>
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003710:	2310      	movs	r3, #16
 8003712:	6821      	ldr	r1, [r4, #0]
 8003714:	620b      	str	r3, [r1, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003716:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800371a:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800371e:	6822      	ldr	r2, [r4, #0]
 8003720:	6814      	ldr	r4, [r2, #0]
 8003722:	4323      	orrs	r3, r4
 8003724:	6013      	str	r3, [r2, #0]
 8003726:	f381 8810 	msr	PRIMASK, r1
}
 800372a:	e7d8      	b.n	80036de <HAL_UARTEx_ReceiveToIdle_IT+0x14>

0800372c <memset>:
 800372c:	0003      	movs	r3, r0
 800372e:	1882      	adds	r2, r0, r2
 8003730:	4293      	cmp	r3, r2
 8003732:	d100      	bne.n	8003736 <memset+0xa>
 8003734:	4770      	bx	lr
 8003736:	7019      	strb	r1, [r3, #0]
 8003738:	3301      	adds	r3, #1
 800373a:	e7f9      	b.n	8003730 <memset+0x4>

0800373c <__libc_init_array>:
 800373c:	b570      	push	{r4, r5, r6, lr}
 800373e:	2600      	movs	r6, #0
 8003740:	4c0c      	ldr	r4, [pc, #48]	; (8003774 <__libc_init_array+0x38>)
 8003742:	4d0d      	ldr	r5, [pc, #52]	; (8003778 <__libc_init_array+0x3c>)
 8003744:	1b64      	subs	r4, r4, r5
 8003746:	10a4      	asrs	r4, r4, #2
 8003748:	42a6      	cmp	r6, r4
 800374a:	d109      	bne.n	8003760 <__libc_init_array+0x24>
 800374c:	2600      	movs	r6, #0
 800374e:	f000 f819 	bl	8003784 <_init>
 8003752:	4c0a      	ldr	r4, [pc, #40]	; (800377c <__libc_init_array+0x40>)
 8003754:	4d0a      	ldr	r5, [pc, #40]	; (8003780 <__libc_init_array+0x44>)
 8003756:	1b64      	subs	r4, r4, r5
 8003758:	10a4      	asrs	r4, r4, #2
 800375a:	42a6      	cmp	r6, r4
 800375c:	d105      	bne.n	800376a <__libc_init_array+0x2e>
 800375e:	bd70      	pop	{r4, r5, r6, pc}
 8003760:	00b3      	lsls	r3, r6, #2
 8003762:	58eb      	ldr	r3, [r5, r3]
 8003764:	4798      	blx	r3
 8003766:	3601      	adds	r6, #1
 8003768:	e7ee      	b.n	8003748 <__libc_init_array+0xc>
 800376a:	00b3      	lsls	r3, r6, #2
 800376c:	58eb      	ldr	r3, [r5, r3]
 800376e:	4798      	blx	r3
 8003770:	3601      	adds	r6, #1
 8003772:	e7f2      	b.n	800375a <__libc_init_array+0x1e>
 8003774:	080037d4 	.word	0x080037d4
 8003778:	080037d4 	.word	0x080037d4
 800377c:	080037d8 	.word	0x080037d8
 8003780:	080037d4 	.word	0x080037d4

08003784 <_init>:
 8003784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003786:	46c0      	nop			; (mov r8, r8)
 8003788:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800378a:	bc08      	pop	{r3}
 800378c:	469e      	mov	lr, r3
 800378e:	4770      	bx	lr

08003790 <_fini>:
 8003790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003792:	46c0      	nop			; (mov r8, r8)
 8003794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003796:	bc08      	pop	{r3}
 8003798:	469e      	mov	lr, r3
 800379a:	4770      	bx	lr
