Initializing CoreGen with the user repository list from
'C:\Users\yingyu\AppData\Roaming\Xilinx\CoreGen\13.3\indexes\xil_index_map.xml'.
CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.3\ISE_DS\ISE\coregen\' [reloaded]
INFO:sim - Generating component instance 'subpll' of 'xilinx.com:ip:clk_wiz:3.2'
   from
   'C:\Xilinx\13.3\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\clk_wiz_v3
   _2\component.xml'.
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'subpll' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'subpll'...
WARNING:sim - A core named 'subpll' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'subpll'...
Delivered 3 files into directory
C:/Users/yingyu/Desktop/LUPA_ISE/LUPA1.0/LUPA300/ipcore_dir/tmp/_cg/subpll
Delivering associated files for 'subpll'...
Delivered 4 files into directory
C:/Users/yingyu/Desktop/LUPA_ISE/LUPA1.0/LUPA300/ipcore_dir/tmp/_cg/subpll
Delivered 1 file into directory
C:/Users/yingyu/Desktop/LUPA_ISE/LUPA1.0/LUPA300/ipcore_dir/tmp/_cg/subpll
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx25.nph' in environment
C:\Xilinx\13.3\ISE_DS\ISE\.
INFO:sim - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'subpll'...
Generating ISE project...
WARNING:coreutil -  This core does not have a top level called "/subpll"
WARNING:coreutil -  Top level has been set to "/subpll_exdes"
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'subpll'.
