Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Apr  6 19:22:11 2024
| Host         : P1-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clockdiv_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.081        0.000                      0                   83        0.265        0.000                      0                   83        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.081        0.000                      0                   83        0.265        0.000                      0                   83        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 servo_control/serializer/pulseCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_control/serializer/signal_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 1.377ns (47.557%)  route 1.518ns (52.443%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 10.019 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.712     5.315    servo_control/serializer/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  servo_control/serializer/pulseCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 f  servo_control/serializer/pulseCounter_reg[1]/Q
                         net (fo=4, routed)           0.849     6.620    servo_control/serializer/pulseCounter_reg[1]
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.124     6.744 r  servo_control/serializer/lessThan_carry_i_4/O
                         net (fo=1, routed)           0.669     7.413    servo_control/serializer/lessThan_carry_i_4_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.939 r  servo_control/serializer/lessThan_carry/CO[3]
                         net (fo=1, routed)           0.000     7.939    servo_control/serializer/lessThan_carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.053 r  servo_control/serializer/lessThan_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.053    servo_control/serializer/lessThan_carry__0_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.210 r  servo_control/serializer/lessThan_carry__1/CO[1]
                         net (fo=1, routed)           0.000     8.210    servo_control/serializer/lessThan
    SLICE_X4Y83          FDRE                                         r  servo_control/serializer/signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.596    10.019    servo_control/serializer/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  servo_control/serializer/signal_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.278    
                         clock uncertainty           -0.035    10.242    
    SLICE_X4Y83          FDRE (Setup_fdre_C_D)        0.049    10.291    servo_control/serializer/signal_reg
  -------------------------------------------------------------------
                         required time                         10.291    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 servo_control/serializer/pulseCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_control/serializer/pulseCounter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 1.905ns (40.609%)  route 2.786ns (59.391%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.712     5.315    servo_control/serializer/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  servo_control/serializer/pulseCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 f  servo_control/serializer/pulseCounter_reg[0]/Q
                         net (fo=4, routed)           0.995     6.766    servo_control/serializer/pulseCounter_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     6.890 r  servo_control/serializer/pulseCounter[0]_i_8/O
                         net (fo=1, routed)           0.797     7.687    servo_control/serializer/pulseCounter[0]_i_8_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.811 r  servo_control/serializer/pulseCounter[0]_i_2/O
                         net (fo=19, routed)          0.994     8.805    servo_control/serializer/pulseCounter[0]_i_2_n_0
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.124     8.929 r  servo_control/serializer/pulseCounter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.929    servo_control/serializer/pulseCounter[0]_i_3_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.330 r  servo_control/serializer/pulseCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    servo_control/serializer/pulseCounter_reg[0]_i_1_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  servo_control/serializer/pulseCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    servo_control/serializer/pulseCounter_reg[4]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.558 r  servo_control/serializer/pulseCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    servo_control/serializer/pulseCounter_reg[8]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  servo_control/serializer/pulseCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    servo_control/serializer/pulseCounter_reg[12]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.006 r  servo_control/serializer/pulseCounter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.006    servo_control/serializer/pulseCounter_reg[16]_i_1_n_6
    SLICE_X3Y83          FDCE                                         r  servo_control/serializer/pulseCounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.598    15.021    servo_control/serializer/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  servo_control/serializer/pulseCounter_reg[17]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y83          FDCE (Setup_fdce_C_D)        0.062    15.322    servo_control/serializer/pulseCounter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 servo_control/serializer/pulseCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_control/serializer/pulseCounter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.794ns (39.169%)  route 2.786ns (60.831%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.712     5.315    servo_control/serializer/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  servo_control/serializer/pulseCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 f  servo_control/serializer/pulseCounter_reg[0]/Q
                         net (fo=4, routed)           0.995     6.766    servo_control/serializer/pulseCounter_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     6.890 r  servo_control/serializer/pulseCounter[0]_i_8/O
                         net (fo=1, routed)           0.797     7.687    servo_control/serializer/pulseCounter[0]_i_8_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.811 r  servo_control/serializer/pulseCounter[0]_i_2/O
                         net (fo=19, routed)          0.994     8.805    servo_control/serializer/pulseCounter[0]_i_2_n_0
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.124     8.929 r  servo_control/serializer/pulseCounter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.929    servo_control/serializer/pulseCounter[0]_i_3_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.330 r  servo_control/serializer/pulseCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    servo_control/serializer/pulseCounter_reg[0]_i_1_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  servo_control/serializer/pulseCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    servo_control/serializer/pulseCounter_reg[4]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.558 r  servo_control/serializer/pulseCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    servo_control/serializer/pulseCounter_reg[8]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  servo_control/serializer/pulseCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    servo_control/serializer/pulseCounter_reg[12]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.895 r  servo_control/serializer/pulseCounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.895    servo_control/serializer/pulseCounter_reg[16]_i_1_n_7
    SLICE_X3Y83          FDCE                                         r  servo_control/serializer/pulseCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.598    15.021    servo_control/serializer/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  servo_control/serializer/pulseCounter_reg[16]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y83          FDCE (Setup_fdce_C_D)        0.062    15.322    servo_control/serializer/pulseCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 servo_control/serializer/pulseCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_control/serializer/pulseCounter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 1.791ns (39.129%)  route 2.786ns (60.870%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.712     5.315    servo_control/serializer/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  servo_control/serializer/pulseCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 f  servo_control/serializer/pulseCounter_reg[0]/Q
                         net (fo=4, routed)           0.995     6.766    servo_control/serializer/pulseCounter_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     6.890 r  servo_control/serializer/pulseCounter[0]_i_8/O
                         net (fo=1, routed)           0.797     7.687    servo_control/serializer/pulseCounter[0]_i_8_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.811 r  servo_control/serializer/pulseCounter[0]_i_2/O
                         net (fo=19, routed)          0.994     8.805    servo_control/serializer/pulseCounter[0]_i_2_n_0
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.124     8.929 r  servo_control/serializer/pulseCounter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.929    servo_control/serializer/pulseCounter[0]_i_3_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.330 r  servo_control/serializer/pulseCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    servo_control/serializer/pulseCounter_reg[0]_i_1_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  servo_control/serializer/pulseCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    servo_control/serializer/pulseCounter_reg[4]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.558 r  servo_control/serializer/pulseCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    servo_control/serializer/pulseCounter_reg[8]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.892 r  servo_control/serializer/pulseCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.892    servo_control/serializer/pulseCounter_reg[12]_i_1_n_6
    SLICE_X3Y82          FDCE                                         r  servo_control/serializer/pulseCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.597    15.020    servo_control/serializer/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  servo_control/serializer/pulseCounter_reg[13]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDCE (Setup_fdce_C_D)        0.062    15.321    servo_control/serializer/pulseCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.890ns (22.334%)  route 3.095ns (77.666%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.717     5.320    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518     5.838 f  count_reg[21]/Q
                         net (fo=2, routed)           0.810     6.648    count_reg_n_0_[21]
    SLICE_X7Y64          LUT4 (Prop_lut4_I2_O)        0.124     6.772 f  count[0]_i_6/O
                         net (fo=1, routed)           0.634     7.406    count[0]_i_6_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I1_O)        0.124     7.530 f  count[0]_i_2/O
                         net (fo=3, routed)           0.705     8.235    count[0]_i_2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I0_O)        0.124     8.359 r  count[31]_i_1/O
                         net (fo=31, routed)          0.945     9.305    clockdiv_reg
    SLICE_X6Y67          FDRE                                         r  count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.595    15.018    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y67          FDRE (Setup_fdre_C_R)       -0.524    14.734    count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.890ns (22.334%)  route 3.095ns (77.666%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.717     5.320    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518     5.838 f  count_reg[21]/Q
                         net (fo=2, routed)           0.810     6.648    count_reg_n_0_[21]
    SLICE_X7Y64          LUT4 (Prop_lut4_I2_O)        0.124     6.772 f  count[0]_i_6/O
                         net (fo=1, routed)           0.634     7.406    count[0]_i_6_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I1_O)        0.124     7.530 f  count[0]_i_2/O
                         net (fo=3, routed)           0.705     8.235    count[0]_i_2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I0_O)        0.124     8.359 r  count[31]_i_1/O
                         net (fo=31, routed)          0.945     9.305    clockdiv_reg
    SLICE_X6Y67          FDRE                                         r  count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.595    15.018    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  count_reg[30]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y67          FDRE (Setup_fdre_C_R)       -0.524    14.734    count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.890ns (22.334%)  route 3.095ns (77.666%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.717     5.320    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518     5.838 f  count_reg[21]/Q
                         net (fo=2, routed)           0.810     6.648    count_reg_n_0_[21]
    SLICE_X7Y64          LUT4 (Prop_lut4_I2_O)        0.124     6.772 f  count[0]_i_6/O
                         net (fo=1, routed)           0.634     7.406    count[0]_i_6_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I1_O)        0.124     7.530 f  count[0]_i_2/O
                         net (fo=3, routed)           0.705     8.235    count[0]_i_2_n_0
    SLICE_X7Y62          LUT4 (Prop_lut4_I0_O)        0.124     8.359 r  count[31]_i_1/O
                         net (fo=31, routed)          0.945     9.305    clockdiv_reg
    SLICE_X6Y67          FDRE                                         r  count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.595    15.018    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  count_reg[31]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y67          FDRE (Setup_fdre_C_R)       -0.524    14.734    count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 servo_control/serializer/pulseCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_control/serializer/pulseCounter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 1.770ns (38.849%)  route 2.786ns (61.151%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.712     5.315    servo_control/serializer/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  servo_control/serializer/pulseCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 f  servo_control/serializer/pulseCounter_reg[0]/Q
                         net (fo=4, routed)           0.995     6.766    servo_control/serializer/pulseCounter_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     6.890 r  servo_control/serializer/pulseCounter[0]_i_8/O
                         net (fo=1, routed)           0.797     7.687    servo_control/serializer/pulseCounter[0]_i_8_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.811 r  servo_control/serializer/pulseCounter[0]_i_2/O
                         net (fo=19, routed)          0.994     8.805    servo_control/serializer/pulseCounter[0]_i_2_n_0
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.124     8.929 r  servo_control/serializer/pulseCounter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.929    servo_control/serializer/pulseCounter[0]_i_3_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.330 r  servo_control/serializer/pulseCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    servo_control/serializer/pulseCounter_reg[0]_i_1_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  servo_control/serializer/pulseCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    servo_control/serializer/pulseCounter_reg[4]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.558 r  servo_control/serializer/pulseCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    servo_control/serializer/pulseCounter_reg[8]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.871 r  servo_control/serializer/pulseCounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.871    servo_control/serializer/pulseCounter_reg[12]_i_1_n_4
    SLICE_X3Y82          FDCE                                         r  servo_control/serializer/pulseCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.597    15.020    servo_control/serializer/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  servo_control/serializer/pulseCounter_reg[15]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDCE (Setup_fdce_C_D)        0.062    15.321    servo_control/serializer/pulseCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 servo_control/serializer/pulseCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_control/serializer/pulseCounter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 1.696ns (37.839%)  route 2.786ns (62.161%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.712     5.315    servo_control/serializer/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  servo_control/serializer/pulseCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 f  servo_control/serializer/pulseCounter_reg[0]/Q
                         net (fo=4, routed)           0.995     6.766    servo_control/serializer/pulseCounter_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     6.890 r  servo_control/serializer/pulseCounter[0]_i_8/O
                         net (fo=1, routed)           0.797     7.687    servo_control/serializer/pulseCounter[0]_i_8_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.811 r  servo_control/serializer/pulseCounter[0]_i_2/O
                         net (fo=19, routed)          0.994     8.805    servo_control/serializer/pulseCounter[0]_i_2_n_0
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.124     8.929 r  servo_control/serializer/pulseCounter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.929    servo_control/serializer/pulseCounter[0]_i_3_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.330 r  servo_control/serializer/pulseCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    servo_control/serializer/pulseCounter_reg[0]_i_1_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  servo_control/serializer/pulseCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    servo_control/serializer/pulseCounter_reg[4]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.558 r  servo_control/serializer/pulseCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    servo_control/serializer/pulseCounter_reg[8]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.797 r  servo_control/serializer/pulseCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.797    servo_control/serializer/pulseCounter_reg[12]_i_1_n_5
    SLICE_X3Y82          FDCE                                         r  servo_control/serializer/pulseCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.597    15.020    servo_control/serializer/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  servo_control/serializer/pulseCounter_reg[14]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDCE (Setup_fdce_C_D)        0.062    15.321    servo_control/serializer/pulseCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 servo_control/serializer/pulseCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_control/serializer/pulseCounter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.680ns (37.617%)  route 2.786ns (62.383%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.712     5.315    servo_control/serializer/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  servo_control/serializer/pulseCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 f  servo_control/serializer/pulseCounter_reg[0]/Q
                         net (fo=4, routed)           0.995     6.766    servo_control/serializer/pulseCounter_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124     6.890 r  servo_control/serializer/pulseCounter[0]_i_8/O
                         net (fo=1, routed)           0.797     7.687    servo_control/serializer/pulseCounter[0]_i_8_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.811 r  servo_control/serializer/pulseCounter[0]_i_2/O
                         net (fo=19, routed)          0.994     8.805    servo_control/serializer/pulseCounter[0]_i_2_n_0
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.124     8.929 r  servo_control/serializer/pulseCounter[0]_i_3/O
                         net (fo=1, routed)           0.000     8.929    servo_control/serializer/pulseCounter[0]_i_3_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.330 r  servo_control/serializer/pulseCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    servo_control/serializer/pulseCounter_reg[0]_i_1_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  servo_control/serializer/pulseCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    servo_control/serializer/pulseCounter_reg[4]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.558 r  servo_control/serializer/pulseCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    servo_control/serializer/pulseCounter_reg[8]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.781 r  servo_control/serializer/pulseCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.781    servo_control/serializer/pulseCounter_reg[12]_i_1_n_7
    SLICE_X3Y82          FDCE                                         r  servo_control/serializer/pulseCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.597    15.020    servo_control/serializer/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  servo_control/serializer/pulseCounter_reg[12]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDCE (Setup_fdce_C_D)        0.062    15.321    servo_control/serializer/pulseCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  5.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  count_reg[11]/Q
                         net (fo=2, routed)           0.125     1.809    count_reg_n_0_[11]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.919    data0[11]
    SLICE_X6Y62          FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.134     1.653    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  count_reg[15]/Q
                         net (fo=2, routed)           0.126     1.808    count_reg_n_0_[15]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.918    data0[15]
    SLICE_X6Y63          FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.869     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.134     1.652    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  count_reg[19]/Q
                         net (fo=2, routed)           0.126     1.808    count_reg_n_0_[19]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.918    data0[19]
    SLICE_X6Y64          FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.869     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.134     1.652    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  count_reg[23]/Q
                         net (fo=2, routed)           0.126     1.808    count_reg_n_0_[23]
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.918    data0[23]
    SLICE_X6Y65          FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.868     2.033    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X6Y65          FDRE (Hold_fdre_C_D)         0.134     1.652    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  count_reg[7]/Q
                         net (fo=2, routed)           0.126     1.810    count_reg_n_0_[7]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.920    data0[7]
    SLICE_X6Y61          FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.134     1.654    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  count_reg[27]/Q
                         net (fo=2, routed)           0.126     1.807    count_reg_n_0_[27]
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    data0[27]
    SLICE_X6Y66          FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.867     2.032    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  count_reg[27]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X6Y66          FDRE (Hold_fdre_C_D)         0.134     1.651    count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y60          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  count_reg[3]/Q
                         net (fo=2, routed)           0.127     1.811    count_reg_n_0_[3]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    data0[3]
    SLICE_X6Y60          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y60          FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X6Y60          FDRE (Hold_fdre_C_D)         0.134     1.654    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  count_reg[31]/Q
                         net (fo=2, routed)           0.127     1.807    count_reg_n_0_[31]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.917    data0[31]
    SLICE_X6Y67          FDRE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  count_reg[31]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.134     1.650    count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  count_reg[11]/Q
                         net (fo=2, routed)           0.125     1.809    count_reg_n_0_[11]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.955 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.955    data0[12]
    SLICE_X6Y62          FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.134     1.653    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  count_reg[15]/Q
                         net (fo=2, routed)           0.126     1.808    count_reg_n_0_[15]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.954 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.954    data0[16]
    SLICE_X6Y63          FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.869     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.134     1.652    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y62     clockdiv_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y62     count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y62     count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y62     count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y62     count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y63     count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y63     count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y63     count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y63     count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     clockdiv_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     clockdiv_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y62     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y62     count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y62     count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y62     count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y62     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y62     count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     clockdiv_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     clockdiv_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y62     count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y62     count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y62     count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y62     count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y62     count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y62     count_reg[12]/C



