INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alvin/Documents/LogicDesignLabMonday/pre_lab5_1_105033110_ver1/pre_lab5_1_105033110_ver1.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alvin/Documents/LogicDesignLabMonday/pre_lab5_1_105033110_ver1/pre_lab5_1_105033110_ver1.srcs/sim_1/new/test_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alvin/Documents/LogicDesignLabMonday/pre_lab5_1_105033110_ver1/pre_lab5_1_105033110_ver1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
